Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 19 01:28:07 2025
| Host         : DESKTOP-2CVGOV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  16          
SYNTH-9    Warning   Small multiplier                            8           
TIMING-16  Warning   Large setup violation                       8           
TIMING-18  Warning   Missing input or output delay               25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.657      -20.662                     17                 3786        0.056        0.000                      0                 3786        4.500        0.000                       0                  1965  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         -2.657      -20.662                     17                 3625        0.056        0.000                      0                 3625        4.500        0.000                       0                  1942  
  vga_clk_gen       13.776        0.000                      0                   63        0.165        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         3.859        0.000                      0                   92        0.456        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.199        0.000                      0                    6        1.856        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -2.657ns,  Total Violation      -20.662ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.657ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.612ns  (logic 7.852ns (62.260%)  route 4.760ns (37.740%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.023    13.851 r  cart_list_render0/unscaled_y_mult/P[10]
                         net (fo=9, routed)           0.771    14.621    cart_list_render0/D_0[2]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.745 r  cart_list_render0/anim_addr[8]_i_16/O
                         net (fo=1, routed)           0.000    14.745    cart_list_render0/anim_addr[8]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.295 r  cart_list_render0/anim_addr_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.295    cart_list_render0/anim_addr_reg[8]_i_4_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.517 r  cart_list_render0/anim_addr_reg[9]_i_6/O[0]
                         net (fo=1, routed)           0.505    16.022    cart_list_render0/ram_addr1[6]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    16.964 r  cart_list_render0/anim_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.453    17.418    cart_list_render0/ram_addr0[8]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.307    17.725 r  cart_list_render0/anim_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    17.725    cart_list_render0_n_30
    SLICE_X57Y23         FDRE                                         r  anim_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.441    14.813    clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  anim_addr_reg[8]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.031    15.067    anim_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -17.725    
  -------------------------------------------------------------------
                         slack                                 -2.657    

Slack (VIOLATED) :        -2.626ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 7.781ns (61.850%)  route 4.799ns (38.150%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.023    13.851 r  cart_list_render0/unscaled_y_mult/P[10]
                         net (fo=9, routed)           0.771    14.621    cart_list_render0/D_0[2]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.745 r  cart_list_render0/anim_addr[8]_i_16/O
                         net (fo=1, routed)           0.000    14.745    cart_list_render0/anim_addr[8]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.295 r  cart_list_render0/anim_addr_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.295    cart_list_render0/anim_addr_reg[8]_i_4_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.517 r  cart_list_render0/anim_addr_reg[9]_i_6/O[0]
                         net (fo=1, routed)           0.505    16.022    cart_list_render0/ram_addr1[6]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    16.899 r  cart_list_render0/anim_addr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.493    17.392    cart_list_render0/ram_addr0[7]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.301    17.693 r  cart_list_render0/anim_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    17.693    cart_list_render0_n_31
    SLICE_X57Y23         FDRE                                         r  anim_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.441    14.813    clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  anim_addr_reg[7]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.031    15.067    anim_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 -2.626    

Slack (VIOLATED) :        -2.606ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.560ns  (logic 7.912ns (62.993%)  route 4.648ns (37.007%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.023    13.851 r  cart_list_render0/unscaled_y_mult/P[10]
                         net (fo=9, routed)           0.771    14.621    cart_list_render0/D_0[2]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.745 r  cart_list_render0/anim_addr[8]_i_16/O
                         net (fo=1, routed)           0.000    14.745    cart_list_render0/anim_addr[8]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.295 r  cart_list_render0/anim_addr_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.295    cart_list_render0/anim_addr_reg[8]_i_4_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.629 r  cart_list_render0/anim_addr_reg[9]_i_6/O[1]
                         net (fo=1, routed)           0.543    16.172    cart_list_render0/ram_addr1[7]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    16.855 r  cart_list_render0/anim_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.855    cart_list_render0/anim_addr_reg[8]_i_2_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.074 r  cart_list_render0/anim_addr_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.304    17.378    cart_list_render0/ram_addr0[9]
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.295    17.673 r  cart_list_render0/anim_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    17.673    cart_list_render0_n_29
    SLICE_X57Y24         FDRE                                         r  anim_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.439    14.811    clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  anim_addr_reg[9]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X57Y24         FDRE (Setup_fdre_C_D)        0.032    15.066    anim_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                 -2.606    

Slack (VIOLATED) :        -2.331ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.335ns  (logic 7.718ns (62.567%)  route 4.617ns (37.433%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.023    13.851 r  cart_list_render0/unscaled_y_mult/P[10]
                         net (fo=9, routed)           0.771    14.621    cart_list_render0/D_0[2]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.745 r  cart_list_render0/anim_addr[8]_i_16/O
                         net (fo=1, routed)           0.000    14.745    cart_list_render0/anim_addr[8]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.325 r  cart_list_render0/anim_addr_reg[8]_i_4/O[2]
                         net (fo=1, routed)           0.505    15.830    cart_list_render0/ram_addr1[4]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    16.508 r  cart_list_render0/anim_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.508    cart_list_render0/anim_addr_reg[4]_i_2_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.831 r  cart_list_render0/anim_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.311    17.142    cart_list_render0/ram_addr0[6]
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.306    17.448 r  cart_list_render0/anim_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    17.448    cart_list_render0_n_32
    SLICE_X56Y23         FDRE                                         r  anim_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.441    14.813    clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  anim_addr_reg[6]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X56Y23         FDRE (Setup_fdre_C_D)        0.081    15.117    anim_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -17.448    
  -------------------------------------------------------------------
                         slack                                 -2.331    

Slack (VIOLATED) :        -2.240ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 7.603ns (62.284%)  route 4.604ns (37.716%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.023    13.851 r  cart_list_render0/unscaled_y_mult/P[10]
                         net (fo=9, routed)           0.771    14.621    cart_list_render0/D_0[2]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.745 r  cart_list_render0/anim_addr[8]_i_16/O
                         net (fo=1, routed)           0.000    14.745    cart_list_render0/anim_addr[8]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.325 r  cart_list_render0/anim_addr_reg[8]_i_4/O[2]
                         net (fo=1, routed)           0.505    15.830    cart_list_render0/ram_addr1[4]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    16.508 r  cart_list_render0/anim_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.508    cart_list_render0/anim_addr_reg[4]_i_2_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.727 r  cart_list_render0/anim_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.298    17.025    cart_list_render0/ram_addr0[5]
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.295    17.320 r  cart_list_render0/anim_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    17.320    cart_list_render0_n_33
    SLICE_X55Y24         FDRE                                         r  anim_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.438    14.810    clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  anim_addr_reg[5]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X55Y24         FDRE (Setup_fdre_C_D)        0.032    15.079    anim_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -17.320    
  -------------------------------------------------------------------
                         slack                                 -2.240    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.034ns  (logic 7.275ns (60.451%)  route 4.759ns (39.549%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.023    13.851 r  cart_list_render0/unscaled_y_mult/P[10]
                         net (fo=9, routed)           0.771    14.621    cart_list_render0/D_0[2]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.745 r  cart_list_render0/anim_addr[8]_i_16/O
                         net (fo=1, routed)           0.000    14.745    cart_list_render0/anim_addr[8]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.325 r  cart_list_render0/anim_addr_reg[8]_i_4/O[2]
                         net (fo=1, routed)           0.505    15.830    cart_list_render0/ram_addr1[4]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.557    16.387 r  cart_list_render0/anim_addr_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.453    16.840    cart_list_render0/ram_addr0[4]
    SLICE_X57Y22         LUT4 (Prop_lut4_I0_O)        0.307    17.147 r  cart_list_render0/anim_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    17.147    cart_list_render0_n_34
    SLICE_X57Y22         FDRE                                         r  anim_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  anim_addr_reg[4]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.031    15.068    anim_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -17.147    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.788ns  (logic 7.101ns (60.241%)  route 4.687ns (39.759%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT1=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      4.023    13.851 f  cart_list_render0/unscaled_y_mult/P[9]
                         net (fo=10, routed)          0.529    14.379    cart_list_render0/D_0[1]
    SLICE_X55Y22         LUT1 (Prop_lut1_I0_O)        0.124    14.503 r  cart_list_render0/anim_addr[8]_i_17/O
                         net (fo=1, routed)           0.000    14.503    cart_list_render0/ram_addr2[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.750 r  cart_list_render0/anim_addr_reg[8]_i_4/O[0]
                         net (fo=2, routed)           0.634    15.385    cart_list_render0/ram_addr1[2]
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.722    16.107 r  cart_list_render0/anim_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.493    16.600    cart_list_render0/ram_addr0[3]
    SLICE_X57Y22         LUT4 (Prop_lut4_I0_O)        0.301    16.901 r  cart_list_render0/anim_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    16.901    cart_list_render0_n_35
    SLICE_X57Y22         FDRE                                         r  anim_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  anim_addr_reg[3]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.031    15.068    anim_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                 -1.832    

Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 6.913ns (61.508%)  route 4.326ns (38.492%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT1=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      4.023    13.851 f  cart_list_render0/unscaled_y_mult/P[9]
                         net (fo=10, routed)          0.529    14.379    cart_list_render0/D_0[1]
    SLICE_X55Y22         LUT1 (Prop_lut1_I0_O)        0.124    14.503 r  cart_list_render0/anim_addr[8]_i_17/O
                         net (fo=1, routed)           0.000    14.503    cart_list_render0/ram_addr2[1]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.750 r  cart_list_render0/anim_addr_reg[8]_i_4/O[0]
                         net (fo=2, routed)           0.456    15.206    cart_list_render0/ram_addr1[2]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.299    15.505 r  cart_list_render0/anim_addr[4]_i_5/O
                         net (fo=1, routed)           0.000    15.505    cart_list_render0/anim_addr[4]_i_5_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.735 r  cart_list_render0/anim_addr_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.311    16.046    cart_list_render0/ram_addr0[2]
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.306    16.352 r  cart_list_render0/anim_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    16.352    cart_list_render0_n_36
    SLICE_X56Y22         FDRE                                         r  anim_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  anim_addr_reg[2]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.081    15.118    anim_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -16.352    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -0.533ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anim_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 6.378ns (60.546%)  route 4.156ns (39.454%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  pixel_y_core_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  pixel_y_core_reg[4]/Q
                         net (fo=175, routed)         0.923     6.492    cart_list_render0/font_rom/Q[4]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.616 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_46__1/O
                         net (fo=5, routed)           0.810     7.426    cart_list_render0/font_rom/pixel_y_core_reg[9]_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  cart_list_render0/font_rom/BRAM_PC_VGA_0_i_26__3/O
                         net (fo=32, routed)          0.774     8.324    cart_list_render0/font_rom_n_14
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  cart_list_render0/unscaled_y_mult_i_15/O
                         net (fo=1, routed)           0.000     8.448    cart_list_render0/unscaled_y_mult_i_15_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.981 r  cart_list_render0/unscaled_y_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.981    cart_list_render0/unscaled_y_mult_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.304 r  cart_list_render0/unscaled_y_mult_i_1/O[1]
                         net (fo=1, routed)           0.524     9.828    cart_list_render0/unscaled_y_mult_i_1_n_6
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      4.023    13.851 r  cart_list_render0/unscaled_y_mult/P[8]
                         net (fo=4, routed)           0.524    14.374    cart_list_render0/D_0[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.498 r  cart_list_render0/anim_addr[4]_i_6/O
                         net (fo=1, routed)           0.000    14.498    cart_list_render0/anim_addr[4]_i_6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.750 r  cart_list_render0/anim_addr_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.602    15.352    cart_list_render0/ram_addr0[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.295    15.647 r  cart_list_render0/anim_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    15.647    cart_list_render0_n_37
    SLICE_X56Y22         FDRE                                         r  anim_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  anim_addr_reg[1]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.077    15.114    anim_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 cart_list_render0/active_rows_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 3.411ns (32.561%)  route 7.065ns (67.439%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.551     5.103    cart_list_render0/clk_IBUF_BUFG
    SLICE_X45Y23         FDCE                                         r  cart_list_render0/active_rows_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.456     5.559 r  cart_list_render0/active_rows_reg[1]/Q
                         net (fo=43, routed)          0.986     6.545    cart_list_render0/font_rom/rgb_reg_reg[11]_i_90_1
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     6.669 r  cart_list_render0/font_rom/rgb_reg[11]_i_170/O
                         net (fo=1, routed)           0.000     6.669    cart_list_render0/font_rom/rgb_reg[11]_i_170_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.219 r  cart_list_render0/font_rom/rgb_reg_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000     7.219    cart_list_render0/font_rom/rgb_reg_reg[11]_i_157_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  cart_list_render0/font_rom/rgb_reg_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.009     7.342    cart_list_render0/font_rom/rgb_reg_reg[11]_i_158_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  cart_list_render0/font_rom/rgb_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.456    cart_list_render0/font_rom/rgb_reg_reg[11]_i_129_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.678 f  cart_list_render0/font_rom/rgb_reg_reg[11]_i_128/O[0]
                         net (fo=1, routed)           0.624     8.302    cart_list_render0/font_rom/in_v_range10_out[19]
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.299     8.601 r  cart_list_render0/font_rom/rgb_reg[11]_i_88/O
                         net (fo=1, routed)           0.000     8.601    cart_list_render0/font_rom/rgb_reg[11]_i_88_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.151 r  cart_list_render0/font_rom/rgb_reg_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.151    cart_list_render0/font_rom/rgb_reg_reg[11]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 f  cart_list_render0/font_rom/rgb_reg_reg[11]_i_30/CO[3]
                         net (fo=2, routed)           1.206    10.471    cart_list_render0/font_rom/CO[0]
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.595 r  cart_list_render0/font_rom/anim_addr[9]_i_8/O
                         net (fo=4, routed)           0.455    11.050    cart_list_render0/font_rom_n_7
    SLICE_X50Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.174 f  cart_list_render0/anim_addr[9]_i_3/O
                         net (fo=36, routed)          0.697    11.871    cart_list_render0/is_list_reading_ram
    SLICE_X54Y18         LUT5 (Prop_lut5_I4_O)        0.124    11.995 f  cart_list_render0/rgb_reg[11]_i_33/O
                         net (fo=18, routed)          0.860    12.856    cart_list_render0/rgb_reg[11]_i_33_n_0
    SLICE_X52Y17         LUT4 (Prop_lut4_I2_O)        0.124    12.980 r  cart_list_render0/rgb_reg[1]_i_6/O
                         net (fo=2, routed)           0.888    13.868    cart_list_render0/list_sram_data_mux[1]
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124    13.992 r  cart_list_render0/rgb_reg[11]_i_18/O
                         net (fo=5, routed)           0.626    14.618    cart_list_render0/font_rom/rgb_reg_reg[4]_1
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.742 r  cart_list_render0/font_rom/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.713    15.455    cart_list_render0/font_rom/cart_list_rgb[5]
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    15.578 r  cart_list_render0/font_rom/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    15.578    cart_list_render0_n_20
    SLICE_X42Y16         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.081    15.119    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -15.579    
  -------------------------------------------------------------------
                         slack                                 -0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 disp_change_disp0/coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avail_disp0/ram100/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.561     1.474    disp_change_disp0/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  disp_change_disp0/coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  disp_change_disp0/coin_addr_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    avail_disp0/ram100/RAM_reg_7[1]
    RAMB18_X0Y6          RAMB18E1                                     r  avail_disp0/ram100/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.873     2.031    avail_disp0/ram100/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  avail_disp0/ram100/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.716    avail_disp0/ram100/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 disp_change_disp0/coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avail_disp0/ram5/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.561     1.474    disp_change_disp0/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  disp_change_disp0/coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  disp_change_disp0/coin_addr_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    avail_disp0/ram5/RAM_reg_6[1]
    RAMB18_X0Y7          RAMB18E1                                     r  avail_disp0/ram5/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.873     2.031    avail_disp0/ram5/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  avail_disp0/ram5/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.716    avail_disp0/ram5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 anim_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.557     1.470    clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  anim_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  anim_addr_reg[9]/Q
                         net (fo=4, routed)           0.157     1.769    ram_anim_cola/Q[9]
    RAMB18_X2Y8          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.866     2.024    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.527    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.710    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 anim_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_tea/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.557     1.470    clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  anim_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  anim_addr_reg[9]/Q
                         net (fo=4, routed)           0.157     1.769    ram_anim_tea/Q[9]
    RAMB18_X2Y9          RAMB18E1                                     r  ram_anim_tea/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.866     2.024    ram_anim_tea/clk_IBUF_BUFG
    RAMB18_X2Y9          RAMB18E1                                     r  ram_anim_tea/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.527    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.710    ram_anim_tea/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pixel_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.164%)  route 0.158ns (52.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  pixel_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_reg[4]/Q
                         net (fo=2, routed)           0.158     1.777    ram0/RAM_reg_0_5[4]
    RAMB36_X1Y2          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.875     2.033    ram0/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.718    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  pixel_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_reg[2]/Q
                         net (fo=2, routed)           0.158     1.778    ram0/RAM_reg_0_5[2]
    RAMB36_X1Y2          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.875     2.033    ram0/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.718    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.889%)  route 0.160ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_reg[3]/Q
                         net (fo=2, routed)           0.160     1.779    ram0/RAM_reg_0_5[3]
    RAMB36_X1Y2          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.875     2.033    ram0/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.718    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 anim_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.801%)  route 0.160ns (53.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  anim_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  anim_addr_reg[7]/Q
                         net (fo=4, routed)           0.160     1.773    ram_anim_cola/Q[7]
    RAMB18_X2Y8          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.866     2.024    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.527    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.710    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 anim_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_tea/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.801%)  route 0.160ns (53.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  anim_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  anim_addr_reg[7]/Q
                         net (fo=4, routed)           0.160     1.773    ram_anim_tea/Q[7]
    RAMB18_X2Y9          RAMB18E1                                     r  ram_anim_tea/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.866     2.024    ram_anim_tea/clk_IBUF_BUFG
    RAMB18_X2Y9          RAMB18E1                                     r  ram_anim_tea/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.527    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.710    ram_anim_tea/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 change_disp0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_disp0/count_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.184ns (39.487%)  route 0.282ns (60.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.564     1.477    change_disp0/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  change_disp0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  change_disp0/FSM_sequential_state_reg[2]/Q
                         net (fo=78, routed)          0.282     1.900    change_disp0/state[2]
    SLICE_X34Y40         LUT4 (Prop_lut4_I0_O)        0.043     1.943 r  change_disp0/count_1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.943    change_disp0/count_1[7]_i_2_n_0
    SLICE_X34Y40         FDCE                                         r  change_disp0/count_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.832     1.990    change_disp0/clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  change_disp0/count_1_reg[7]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.131     1.871    change_disp0/count_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  avail_disp0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   avail_disp0/ram1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   avail_disp0/ram1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   avail_disp0/ram10/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   avail_disp0/ram10/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   avail_disp0/ram100/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   avail_disp0/ram100/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   avail_disp0/ram5/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   avail_disp0/ram5/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  cart_list_render0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24  anim_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24  anim_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  anim_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  anim_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  anim_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  anim_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  anim_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  anim_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  anim_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  anim_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24  anim_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24  anim_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  anim_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  anim_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  anim_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y22  anim_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  anim_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  anim_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  anim_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  anim_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.776ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.202ns (22.017%)  route 4.257ns (77.983%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.827     9.873    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.332    10.205 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.679    10.884    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.008 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.931    11.939    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.627    25.854    vs0/CLK
    SLICE_X46Y28         FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism              0.421    26.275    
                         clock uncertainty           -0.035    26.239    
    SLICE_X46Y28         FDRE (Setup_fdre_C_R)       -0.524    25.715    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.715    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                 13.776    

Slack (MET) :             13.871ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.202ns (22.017%)  route 4.257ns (77.983%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.827     9.873    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.332    10.205 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.679    10.884    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.008 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.931    11.939    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.627    25.854    vs0/CLK
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism              0.421    26.275    
                         clock uncertainty           -0.035    26.239    
    SLICE_X47Y28         FDRE (Setup_fdre_C_R)       -0.429    25.810    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.810    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                 13.871    

Slack (MET) :             13.871ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.202ns (22.017%)  route 4.257ns (77.983%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.827     9.873    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.332    10.205 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.679    10.884    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.008 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.931    11.939    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.627    25.854    vs0/CLK
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism              0.421    26.275    
                         clock uncertainty           -0.035    26.239    
    SLICE_X47Y28         FDRE (Setup_fdre_C_R)       -0.429    25.810    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.810    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                 13.871    

Slack (MET) :             14.345ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.202ns (23.692%)  route 3.871ns (76.308%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 25.970 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.827     9.873    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.332    10.205 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.679    10.884    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.008 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.545    11.553    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.743    25.970    vs0/CLK
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[4]/C
                         clock pessimism              0.488    26.458    
                         clock uncertainty           -0.035    26.422    
    SLICE_X46Y29         FDRE (Setup_fdre_C_R)       -0.524    25.898    vs0/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.898    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 14.345    

Slack (MET) :             14.345ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.202ns (23.692%)  route 3.871ns (76.308%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 25.970 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.827     9.873    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.332    10.205 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.679    10.884    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.008 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.545    11.553    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.743    25.970    vs0/CLK
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism              0.488    26.458    
                         clock uncertainty           -0.035    26.422    
    SLICE_X46Y29         FDRE (Setup_fdre_C_R)       -0.524    25.898    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.898    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 14.345    

Slack (MET) :             14.345ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.202ns (23.692%)  route 3.871ns (76.308%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 25.970 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.827     9.873    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.332    10.205 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.679    10.884    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.008 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.545    11.553    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.743    25.970    vs0/CLK
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism              0.488    26.458    
                         clock uncertainty           -0.035    26.422    
    SLICE_X46Y29         FDRE (Setup_fdre_C_R)       -0.524    25.898    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.898    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 14.345    

Slack (MET) :             14.436ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.078ns (22.238%)  route 3.770ns (77.762%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 25.831 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.162    10.207    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.332    10.539 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.788    11.327    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.604    25.831    vs0/CLK
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[1]/C
                         clock pessimism              0.397    26.228    
                         clock uncertainty           -0.035    26.192    
    SLICE_X41Y25         FDRE (Setup_fdre_C_R)       -0.429    25.763    vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.763    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                 14.436    

Slack (MET) :             14.436ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.078ns (22.238%)  route 3.770ns (77.762%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 25.831 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.162    10.207    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.332    10.539 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.788    11.327    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.604    25.831    vs0/CLK
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism              0.397    26.228    
                         clock uncertainty           -0.035    26.192    
    SLICE_X41Y25         FDRE (Setup_fdre_C_R)       -0.429    25.763    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.763    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                 14.436    

Slack (MET) :             14.436ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.078ns (22.238%)  route 3.770ns (77.762%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 25.831 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.162    10.207    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.332    10.539 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.788    11.327    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.604    25.831    vs0/CLK
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[4]/C
                         clock pessimism              0.397    26.228    
                         clock uncertainty           -0.035    26.192    
    SLICE_X41Y25         FDRE (Setup_fdre_C_R)       -0.429    25.763    vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.763    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                 14.436    

Slack (MET) :             14.462ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.202ns (23.692%)  route 3.871ns (76.308%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 25.970 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.856     6.480    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.419     6.899 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.820     8.719    vs0/pixel_x[3]
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.327     9.046 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.827     9.873    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.332    10.205 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.679    10.884    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.008 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.545    11.553    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.437    24.809    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.418    25.227 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.743    25.970    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism              0.510    26.480    
                         clock uncertainty           -0.035    26.444    
    SLICE_X47Y29         FDRE (Setup_fdre_C_R)       -0.429    26.015    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.015    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 14.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.600%)  route 0.177ns (48.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.319     1.952    vs0/CLK
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.177     2.270    vs0/pixel_x[0]
    SLICE_X47Y29         LUT4 (Prop_lut4_I1_O)        0.048     2.318 r  vs0/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.318    vs0/p_0_in[3]
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.424     2.609    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism             -0.563     2.046    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.107     2.153    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.227ns (55.540%)  route 0.182ns (44.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.320     1.953    vs0/CLK
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.128     2.081 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.182     2.263    vs0/pixel_y[3]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.099     2.362 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.362    vs0/p_0_in__0[5]
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.440     2.625    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism             -0.552     2.073    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.121     2.194    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.200%)  route 0.177ns (48.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.319     1.952    vs0/CLK
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.177     2.270    vs0/pixel_x[0]
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.045     2.315 r  vs0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.315    vs0/p_0_in[2]
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.424     2.609    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism             -0.563     2.046    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.091     2.137    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.968%)  route 0.090ns (30.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.374     2.007    vs0/CLK
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.090     2.261    vs0/pixel_x[4]
    SLICE_X47Y29         LUT6 (Prop_lut6_I0_O)        0.045     2.306 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.306    vs0/p_0_in[5]
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.424     2.609    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism             -0.589     2.020    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.092     2.112    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.187ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.374     2.007    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.164     2.313    vs0/pixel_x[6]
    SLICE_X46Y29         LUT5 (Prop_lut5_I1_O)        0.046     2.359 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.359    vs0/p_0_in[8]
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.424     2.609    vs0/CLK
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.589     2.020    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.131     2.151    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.386     2.019    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148     2.167 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.088     2.256    vs0/pixel_y[8]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.098     2.354 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.354    vs0/p_0_in__0[9]
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.440     2.625    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.606     2.019    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.121     2.140    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.374     2.007    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.164     2.313    vs0/pixel_x[6]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.045     2.358 r  vs0/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.358    vs0/p_0_in[7]
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.424     2.609    vs0/CLK
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism             -0.589     2.020    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.120     2.140    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.319     1.952    vs0/CLK
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.168     2.261    vs0/pixel_x[0]
    SLICE_X47Y28         LUT2 (Prop_lut2_I0_O)        0.042     2.303 r  vs0/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.303    vs0/p_0_in[1]
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.359     2.544    vs0/CLK
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism             -0.592     1.952    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.107     2.059    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.319     1.952    vs0/CLK
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     2.093 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.168     2.261    vs0/pixel_x[0]
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.306 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.306    vs0/p_0_in[0]
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.359     2.544    vs0/CLK
    SLICE_X47Y28         FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism             -0.592     1.952    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.091     2.043    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.379%)  route 0.286ns (60.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.320     1.953    vs0/CLK
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     2.094 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=18, routed)          0.286     2.381    vs0/pixel_y[1]
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.045     2.426 r  vs0/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.426    vs0/v_sync_next
    SLICE_X41Y24         FDRE                                         r  vs0/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.823     1.981    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.204     2.185 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.452     2.637    vs0/CLK
    SLICE_X41Y24         FDRE                                         r  vs0/v_sync_reg_reg/C
                         clock pessimism             -0.572     2.066    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.091     2.157    vs0/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y28  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y28  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y29  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y29  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X46Y29  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y29  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y29  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X46Y29  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X46Y29  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X46Y28  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y28  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y28  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y28  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y28  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y29  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y29  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y29  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y29  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y29  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y29  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y28  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y28  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y28  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y28  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y29  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y29  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y29  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y29  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y29  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y29  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.897ns (21.857%)  route 3.207ns (78.143%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.647    10.577    rgb_reg
    SLICE_X42Y16         FDRE                                         r  rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X42Y16         FDRE (Setup_fdre_C_R)       -0.524    14.435    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.897ns (21.857%)  route 3.207ns (78.143%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.647    10.577    rgb_reg
    SLICE_X42Y16         FDRE                                         r  rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X42Y16         FDRE (Setup_fdre_C_R)       -0.524    14.435    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.897ns (21.857%)  route 3.207ns (78.143%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.647    10.577    rgb_reg
    SLICE_X42Y16         FDRE                                         r  rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X42Y16         FDRE (Setup_fdre_C_R)       -0.524    14.435    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.897ns (21.857%)  route 3.207ns (78.143%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.647    10.577    rgb_reg
    SLICE_X43Y16         FDRE                                         r  rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.530    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.897ns (22.662%)  route 3.061ns (77.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.502    10.431    rgb_reg
    SLICE_X42Y15         FDRE                                         r  rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X42Y15         FDRE (Setup_fdre_C_R)       -0.524    14.436    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.897ns (23.531%)  route 2.915ns (76.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.355    10.285    rgb_reg
    SLICE_X40Y16         FDRE                                         r  rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X40Y16         FDRE (Setup_fdre_C_R)       -0.429    14.530    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.897ns (23.558%)  route 2.911ns (76.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.351    10.280    rgb_reg
    SLICE_X41Y16         FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X41Y16         FDRE (Setup_fdre_C_R)       -0.429    14.530    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.897ns (23.558%)  route 2.911ns (76.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.351    10.280    rgb_reg
    SLICE_X41Y16         FDRE                                         r  rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X41Y16         FDRE (Setup_fdre_C_R)       -0.429    14.530    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.897ns (25.519%)  route 2.618ns (74.481%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.058     9.988    rgb_reg
    SLICE_X40Y17         FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    14.529    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.897ns (25.657%)  route 2.599ns (74.343%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.849     6.473    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478     6.951 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.897     7.847    vs0/pixel_y[8]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.142 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.663     8.805    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.040     9.969    rgb_reg
    SLICE_X44Y15         FDRE                                         r  rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.445    14.817    clk_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.961    
    SLICE_X44Y15         FDRE (Setup_fdre_C_R)       -0.429    14.532    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.562%)  route 0.148ns (47.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.319     1.952    vs0/CLK
    SLICE_X46Y28         FDRE                                         r  vs0/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     2.116 r  vs0/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.148     2.264    coin_count_disp0/pixel_x[9]
    SLICE_X45Y29         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.825     1.983    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[9]/C
                         clock pessimism             -0.245     1.738    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.070     1.808    coin_count_disp0/pixel_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.864%)  route 0.142ns (50.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.374     2.007    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.142     2.290    coin_count_disp0/pixel_x[6]
    SLICE_X44Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.826     1.984    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[6]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.066     1.805    coin_count_disp0/pixel_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.528%)  route 0.191ns (57.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.320     1.953    vs0/CLK
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     2.094 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.191     2.285    coin_count_disp0/pixel_y[4]
    SLICE_X42Y27         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.822     1.980    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[4]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.059     1.794    coin_count_disp0/pixel_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.214%)  route 0.183ns (52.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.374     2.007    vs0/CLK
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.183     2.355    coin_count_disp0/pixel_x[7]
    SLICE_X44Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.826     1.984    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[7]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.070     1.809    coin_count_disp0/pixel_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.479%)  route 0.256ns (64.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.320     1.953    vs0/CLK
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     2.094 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=18, routed)          0.256     2.351    coin_count_disp0/pixel_y[1]
    SLICE_X39Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.822     1.980    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[1]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.070     1.805    coin_count_disp0/pixel_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.038%)  route 0.170ns (50.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.386     2.019    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.170     2.354    coin_count_disp0/pixel_y[7]
    SLICE_X42Y26         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.820     1.978    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[7]/C
                         clock pessimism             -0.245     1.733    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.059     1.792    coin_count_disp0/pixel_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.599%)  route 0.224ns (61.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.374     2.007    vs0/CLK
    SLICE_X47Y29         FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.224     2.373    coin_count_disp0/pixel_x[5]
    SLICE_X44Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.826     1.984    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[5]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.070     1.809    coin_count_disp0/pixel_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.978%)  route 0.249ns (66.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.320     1.953    vs0/CLK
    SLICE_X41Y25         FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.128     2.081 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.249     2.330    coin_count_disp0/pixel_y[3]
    SLICE_X43Y26         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.820     1.978    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[3]/C
                         clock pessimism             -0.245     1.733    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.009     1.742    coin_count_disp0/pixel_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.118%)  route 0.235ns (58.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.386     2.019    vs0/CLK
    SLICE_X42Y25         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     2.183 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.235     2.418    coin_count_disp0/pixel_y[5]
    SLICE_X42Y27         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.822     1.980    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[5]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.086     1.821    coin_count_disp0/pixel_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.635%)  route 0.230ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.556     1.469    clk_divider0/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.374     2.007    vs0/CLK
    SLICE_X46Y29         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.230     2.401    coin_count_disp0/pixel_x[4]
    SLICE_X46Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.826     1.984    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[4]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.059     1.798    coin_count_disp0/pixel_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.603    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 0.934ns (12.884%)  route 6.315ns (87.116%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    main_state_machine/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.456     5.562 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          2.130     7.691    main_state_machine/current_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.152     7.843 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         2.336    10.179    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.326    10.505 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.850    12.355    fsm0/reset
    SLICE_X43Y22         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.436    14.808    fsm0/clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.554    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 0.934ns (13.190%)  route 6.147ns (86.810%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    main_state_machine/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.456     5.562 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          2.130     7.691    main_state_machine/current_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.152     7.843 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         2.336    10.179    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.326    10.505 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.682    12.187    fsm0/reset
    SLICE_X40Y23         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.435    14.807    fsm0/clk_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism              0.187    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X40Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.553    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 0.934ns (13.461%)  route 6.005ns (86.539%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    main_state_machine/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.456     5.562 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          2.130     7.691    main_state_machine/current_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.152     7.843 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         2.336    10.179    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.326    10.505 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.539    12.044    fsm0/reset
    SLICE_X41Y22         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.436    14.808    fsm0/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X41Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.554    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 0.934ns (13.461%)  route 6.005ns (86.539%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    main_state_machine/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.456     5.562 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          2.130     7.691    main_state_machine/current_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.152     7.843 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         2.336    10.179    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.326    10.505 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.539    12.044    fsm0/reset
    SLICE_X41Y22         FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.436    14.808    fsm0/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X41Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.554    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 0.934ns (13.461%)  route 6.005ns (86.539%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    main_state_machine/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.456     5.562 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          2.130     7.691    main_state_machine/current_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.152     7.843 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         2.336    10.179    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.326    10.505 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.539    12.044    fsm0/reset
    SLICE_X41Y22         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.436    14.808    fsm0/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X41Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.554    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 0.934ns (14.119%)  route 5.681ns (85.881%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.554     5.106    main_state_machine/clk_IBUF_BUFG
    SLICE_X35Y30         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.456     5.562 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          2.130     7.691    main_state_machine/current_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.152     7.843 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         2.336    10.179    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.326    10.505 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.216    11.721    fsm0/reset
    SLICE_X39Y22         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.434    14.806    fsm0/clk_IBUF_BUFG
    SLICE_X39Y22         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism              0.187    14.993    
                         clock uncertainty           -0.035    14.957    
    SLICE_X39Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.552    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  2.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.290ns (14.302%)  route 1.738ns (85.698%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  prev_state_reg/Q
                         net (fo=2, routed)           0.168     1.775    main_state_machine/prev_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.042     1.817 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         1.094     2.910    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.107     3.017 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.476     3.493    fsm0/reset
    SLICE_X39Y22         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.821     1.979    fsm0/clk_IBUF_BUFG
    SLICE_X39Y22         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism             -0.250     1.729    
    SLICE_X39Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.637    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.989ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.290ns (13.412%)  route 1.872ns (86.588%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  prev_state_reg/Q
                         net (fo=2, routed)           0.168     1.775    main_state_machine/prev_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.042     1.817 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         1.094     2.910    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.107     3.017 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.610     3.628    fsm0/reset
    SLICE_X41Y22         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.822     1.980    fsm0/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             1.989ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.290ns (13.412%)  route 1.872ns (86.588%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  prev_state_reg/Q
                         net (fo=2, routed)           0.168     1.775    main_state_machine/prev_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.042     1.817 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         1.094     2.910    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.107     3.017 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.610     3.628    fsm0/reset
    SLICE_X41Y22         FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.822     1.980    fsm0/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             1.989ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.290ns (13.412%)  route 1.872ns (86.588%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  prev_state_reg/Q
                         net (fo=2, routed)           0.168     1.775    main_state_machine/prev_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.042     1.817 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         1.094     2.910    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.107     3.017 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.610     3.628    fsm0/reset
    SLICE_X41Y22         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.822     1.980    fsm0/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.049ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.290ns (13.063%)  route 1.930ns (86.937%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  prev_state_reg/Q
                         net (fo=2, routed)           0.168     1.775    main_state_machine/prev_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.042     1.817 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         1.094     2.910    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.107     3.017 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.668     3.685    fsm0/reset
    SLICE_X40Y23         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.820     1.978    fsm0/clk_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism             -0.250     1.728    
    SLICE_X40Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.636    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.085ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.290ns (12.843%)  route 1.968ns (87.157%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  prev_state_reg/Q
                         net (fo=2, routed)           0.168     1.775    main_state_machine/prev_state
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.042     1.817 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=136, routed)         1.094     2.910    main_state_machine/transition_to_selection
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.107     3.017 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.706     3.723    fsm0/reset
    SLICE_X43Y22         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.822     1.980    fsm0/clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X43Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  2.085    





