<stg><name>towerMerge_top</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="585" op_0_bw="585" op_1_bw="576" op_2_bw="8" op_3_bw="1">
<![CDATA[
arrayctor.loop.0:34  %empty = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_1_V_data_V, i8* %link_in_1_V_user_V, i1* %link_in_1_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="576" op_0_bw="585">
<![CDATA[
arrayctor.loop.0:35  %tmp_data_V = extractvalue { i576, i8, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="576">
<![CDATA[
arrayctor.loop.0:36  %towersx_0_tower_0_s = trunc i576 %tmp_data_V to i32

]]></Node>
<StgValue><ssdm name="towersx_0_tower_0_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:37  %towersx_0_tower_1_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_1_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:38  %towersx_0_tower_2_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_2_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:39  %towersx_0_tower_3_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_3_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:40  %towersx_0_tower_4_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_4_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:41  %towersx_0_tower_5_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_5_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:42  %towersx_0_tower_6_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_6_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:43  %towersx_0_tower_7_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_7_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:44  %towersx_0_tower_8_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_8_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:45  %towersx_0_tower_9_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_9_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:46  %towersx_0_tower_10 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:47  %towersx_0_tower_11 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:48  %towersx_0_tower_12 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_12"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:49  %towersx_0_tower_13 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:50  %towersx_0_tower_14 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:51  %towersx_0_tower_15 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:52  %towersx_0_tower_16 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="towersx_0_tower_16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="585" op_0_bw="585" op_1_bw="576" op_2_bw="8" op_3_bw="1">
<![CDATA[
arrayctor.loop.0:53  %empty_9 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_2_V_data_V, i8* %link_in_2_V_user_V, i1* %link_in_2_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="576" op_0_bw="585">
<![CDATA[
arrayctor.loop.0:54  %tmp_data_V_1 = extractvalue { i576, i8, i1 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="576">
<![CDATA[
arrayctor.loop.0:55  %towersx_1_tower_0_s = trunc i576 %tmp_data_V_1 to i32

]]></Node>
<StgValue><ssdm name="towersx_1_tower_0_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:56  %towersx_1_tower_1_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_1_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:57  %towersx_1_tower_2_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_2_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:58  %towersx_1_tower_3_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_3_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:59  %towersx_1_tower_4_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_4_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:60  %towersx_1_tower_5_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_5_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:61  %towersx_1_tower_6_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_6_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:62  %towersx_1_tower_7_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_7_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:63  %towersx_1_tower_8_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_8_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:64  %towersx_1_tower_9_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_9_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:65  %towersx_1_tower_10 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_10"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:66  %towersx_1_tower_11 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_11"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:67  %towersx_1_tower_12 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_12"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:68  %towersx_1_tower_13 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_13"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:69  %towersx_1_tower_14 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_14"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:70  %towersx_1_tower_15 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_15"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="576" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop.0:71  %towersx_1_tower_16 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="towersx_1_tower_16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1088" op_0_bw="1088" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32">
<![CDATA[
arrayctor.loop.0:72  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @stitchInPhi(i32 %towersx_0_tower_0_s, i32 %towersx_0_tower_1_s, i32 %towersx_0_tower_2_s, i32 %towersx_0_tower_3_s, i32 %towersx_0_tower_4_s, i32 %towersx_0_tower_5_s, i32 %towersx_0_tower_6_s, i32 %towersx_0_tower_7_s, i32 %towersx_0_tower_8_s, i32 %towersx_0_tower_9_s, i32 %towersx_0_tower_10, i32 %towersx_0_tower_11, i32 %towersx_0_tower_12, i32 %towersx_0_tower_13, i32 %towersx_0_tower_14, i32 %towersx_0_tower_15, i32 %towersx_0_tower_16, i32 %towersx_1_tower_0_s, i32 %towersx_1_tower_1_s, i32 %towersx_1_tower_2_s, i32 %towersx_1_tower_3_s, i32 %towersx_1_tower_4_s, i32 %towersx_1_tower_5_s, i32 %towersx_1_tower_6_s, i32 %towersx_1_tower_7_s, i32 %towersx_1_tower_8_s, i32 %towersx_1_tower_9_s, i32 %towersx_1_tower_10, i32 %towersx_1_tower_11, i32 %towersx_1_tower_12, i32 %towersx_1_tower_13, i32 %towersx_1_tower_14, i32 %towersx_1_tower_15, i32 %towersx_1_tower_16)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:73  %towersy_0_tower_0_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="towersy_0_tower_0_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:74  %towersy_0_tower_1_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="towersy_0_tower_1_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:75  %towersy_0_tower_2_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="towersy_0_tower_2_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:76  %towersy_0_tower_3_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="towersy_0_tower_3_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:77  %towersy_0_tower_4_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="towersy_0_tower_4_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:78  %towersy_0_tower_5_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="towersy_0_tower_5_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:79  %towersy_0_tower_6_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="towersy_0_tower_6_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:80  %towersy_0_tower_7_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="towersy_0_tower_7_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:81  %towersy_0_tower_8_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="towersy_0_tower_8_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:82  %towersy_0_tower_9_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="towersy_0_tower_9_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:83  %towersy_0_tower_10 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="towersy_0_tower_10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:84  %towersy_0_tower_11 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="towersy_0_tower_11"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:85  %towersy_0_tower_12 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="towersy_0_tower_12"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:86  %towersy_0_tower_13 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="towersy_0_tower_13"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:87  %towersy_0_tower_14 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="towersy_0_tower_14"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:88  %towersy_0_tower_15 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="towersy_0_tower_15"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:89  %towersy_0_tower_16 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="towersy_0_tower_16"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:90  %towersy_1_tower_0_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="towersy_1_tower_0_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:91  %towersy_1_tower_1_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="towersy_1_tower_1_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:92  %towersy_1_tower_2_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="towersy_1_tower_2_s"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:93  %towersy_1_tower_3_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="towersy_1_tower_3_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:94  %towersy_1_tower_4_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="towersy_1_tower_4_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:95  %towersy_1_tower_5_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="towersy_1_tower_5_s"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:96  %towersy_1_tower_6_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="towersy_1_tower_6_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:97  %towersy_1_tower_7_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="towersy_1_tower_7_s"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:98  %towersy_1_tower_8_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="towersy_1_tower_8_s"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:99  %towersy_1_tower_9_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="towersy_1_tower_9_s"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:100  %towersy_1_tower_10 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="towersy_1_tower_10"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:101  %towersy_1_tower_11 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="towersy_1_tower_11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:102  %towersy_1_tower_12 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="towersy_1_tower_12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:103  %towersy_1_tower_13 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="towersy_1_tower_13"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:104  %towersy_1_tower_14 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="towersy_1_tower_14"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:105  %towersy_1_tower_15 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 32

]]></Node>
<StgValue><ssdm name="towersy_1_tower_15"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1088">
<![CDATA[
arrayctor.loop.0:106  %towersy_1_tower_16 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 33

]]></Node>
<StgValue><ssdm name="towersy_1_tower_16"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="585" op_0_bw="585" op_1_bw="576" op_2_bw="8" op_3_bw="1">
<![CDATA[
arrayctor.loop.0:107  %empty_10 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_0_V_data_V, i8* %link_in_0_V_user_V, i1* %link_in_0_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="576" op_0_bw="585">
<![CDATA[
arrayctor.loop.0:108  %tmp_data_V_3 = extractvalue { i576, i8, i1 } %empty_10, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="576" op_5_bw="8" op_6_bw="1">
<![CDATA[
arrayctor.loop.0:109  call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, i576 %tmp_data_V_3, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="544" op_0_bw="544" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32">
<![CDATA[
arrayctor.loop.0:110  %tmp = call i544 @_ssdm_op_BitConcatenate.i544.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %towersy_0_tower_16, i32 %towersy_0_tower_15, i32 %towersy_0_tower_14, i32 %towersy_0_tower_13, i32 %towersy_0_tower_12, i32 %towersy_0_tower_11, i32 %towersy_0_tower_10, i32 %towersy_0_tower_9_s, i32 %towersy_0_tower_8_s, i32 %towersy_0_tower_7_s, i32 %towersy_0_tower_6_s, i32 %towersy_0_tower_5_s, i32 %towersy_0_tower_4_s, i32 %towersy_0_tower_3_s, i32 %towersy_0_tower_2_s, i32 %towersy_0_tower_1_s, i32 %towersy_0_tower_0_s)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="576" op_0_bw="576" op_1_bw="576" op_2_bw="544" op_3_bw="32" op_4_bw="32">
<![CDATA[
arrayctor.loop.0:111  %tmp_data_V_4 = call i576 @_ssdm_op_PartSet.i576.i576.i544.i32.i32(i576 %tmp_data_V_3, i544 %tmp, i32 0, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="576" op_5_bw="8" op_6_bw="1">
<![CDATA[
arrayctor.loop.0:112  call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, i576 %tmp_data_V_4, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="544" op_0_bw="544" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32">
<![CDATA[
arrayctor.loop.0:113  %tmp_1 = call i544 @_ssdm_op_BitConcatenate.i544.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %towersy_1_tower_16, i32 %towersy_1_tower_15, i32 %towersy_1_tower_14, i32 %towersy_1_tower_13, i32 %towersy_1_tower_12, i32 %towersy_1_tower_11, i32 %towersy_1_tower_10, i32 %towersy_1_tower_9_s, i32 %towersy_1_tower_8_s, i32 %towersy_1_tower_7_s, i32 %towersy_1_tower_6_s, i32 %towersy_1_tower_5_s, i32 %towersy_1_tower_4_s, i32 %towersy_1_tower_3_s, i32 %towersy_1_tower_2_s, i32 %towersy_1_tower_1_s, i32 %towersy_1_tower_0_s)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="576" op_0_bw="576" op_1_bw="576" op_2_bw="544" op_3_bw="32" op_4_bw="32">
<![CDATA[
arrayctor.loop.0:114  %tmp_data_V_5 = call i576 @_ssdm_op_PartSet.i576.i576.i544.i32.i32(i576 %tmp_data_V_3, i544 %tmp_1, i32 0, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="576" op_5_bw="8" op_6_bw="1">
<![CDATA[
arrayctor.loop.0:115  call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, i576 %tmp_data_V_5, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="585" op_0_bw="585" op_1_bw="576" op_2_bw="8" op_3_bw="1">
<![CDATA[
arrayctor.loop.0:116  %empty_11 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_3_V_data_V, i8* %link_in_3_V_user_V, i1* %link_in_3_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="576" op_0_bw="585">
<![CDATA[
arrayctor.loop.0:117  %tmp_data_V_7 = extractvalue { i576, i8, i1 } %empty_11, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="576" op_5_bw="8" op_6_bw="1">
<![CDATA[
arrayctor.loop.0:118  call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, i576 %tmp_data_V_7, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.0:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_3_V_last_V), !map !125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.0:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_2_V_last_V), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.0:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_1_V_last_V), !map !137

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.0:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_0_V_last_V), !map !143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop.0:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_3_V_user_V), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop.0:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_2_V_user_V), !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop.0:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_1_V_user_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop.0:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_0_V_user_V), !map !161

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
arrayctor.loop.0:8  call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_3_V_data_V), !map !165

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
arrayctor.loop.0:9  call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_2_V_data_V), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
arrayctor.loop.0:10  call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_1_V_data_V), !map !173

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
arrayctor.loop.0:11  call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_0_V_data_V), !map !177

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.0:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_3_V_last_V), !map !181

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.0:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_2_V_last_V), !map !185

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.0:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_1_V_last_V), !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.0:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_0_V_last_V), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop.0:16  call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_3_V_user_V), !map !197

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop.0:17  call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_2_V_user_V), !map !201

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop.0:18  call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_1_V_user_V), !map !205

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop.0:19  call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_0_V_user_V), !map !209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
arrayctor.loop.0:20  call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_3_V_data_V), !map !213

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
arrayctor.loop.0:21  call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_2_V_data_V), !map !217

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
arrayctor.loop.0:22  call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_1_V_data_V), !map !221

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
arrayctor.loop.0:23  call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_0_V_data_V), !map !225

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop.0:24  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @towerMerge_top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop.0:25  call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_0_V_data_V, i8* %link_in_0_V_user_V, i1* %link_in_0_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop.0:26  call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_1_V_data_V, i8* %link_in_1_V_user_V, i1* %link_in_1_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop.0:27  call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_2_V_data_V, i8* %link_in_2_V_user_V, i1* %link_in_2_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop.0:28  call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_3_V_data_V, i8* %link_in_3_V_user_V, i1* %link_in_3_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop.0:29  call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop.0:30  call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop.0:31  call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop.0:32  call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop.0:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln59"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="576" op_5_bw="8" op_6_bw="1">
<![CDATA[
arrayctor.loop.0:109  call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, i576 %tmp_data_V_3, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="576" op_5_bw="8" op_6_bw="1">
<![CDATA[
arrayctor.loop.0:112  call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, i576 %tmp_data_V_4, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="576" op_5_bw="8" op_6_bw="1">
<![CDATA[
arrayctor.loop.0:115  call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, i576 %tmp_data_V_5, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="8" op_3_bw="1" op_4_bw="576" op_5_bw="8" op_6_bw="1">
<![CDATA[
arrayctor.loop.0:118  call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, i576 %tmp_data_V_7, i8 0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0">
<![CDATA[
arrayctor.loop.0:119  ret void

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
