###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       174802   # Number of WRITE/WRITEP commands
num_reads_done                 =       478383   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       388970   # Number of read row buffer hits
num_read_cmds                  =       478382   # Number of READ/READP commands
num_writes_done                =       174803   # Number of read requests issued
num_write_row_hits             =       123419   # Number of write row buffer hits
num_act_cmds                   =       141236   # Number of ACT commands
num_pre_cmds                   =       141207   # Number of PRE commands
num_ondemand_pres              =       119283   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9426426   # Cyles of rank active rank.0
rank_active_cycles.1           =      9114689   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       573574   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       885311   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       606232   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4339   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1774   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1805   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          768   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          780   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1212   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2030   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2313   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3793   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28141   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          618   # Write cmd latency (cycles)
write_latency[40-59]           =          995   # Write cmd latency (cycles)
write_latency[60-79]           =         2799   # Write cmd latency (cycles)
write_latency[80-99]           =         6064   # Write cmd latency (cycles)
write_latency[100-119]         =         8343   # Write cmd latency (cycles)
write_latency[120-139]         =        12623   # Write cmd latency (cycles)
write_latency[140-159]         =        12736   # Write cmd latency (cycles)
write_latency[160-179]         =        13002   # Write cmd latency (cycles)
write_latency[180-199]         =        12594   # Write cmd latency (cycles)
write_latency[200-]            =       105006   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       222806   # Read request latency (cycles)
read_latency[40-59]            =        72699   # Read request latency (cycles)
read_latency[60-79]            =        67064   # Read request latency (cycles)
read_latency[80-99]            =        20870   # Read request latency (cycles)
read_latency[100-119]          =        14066   # Read request latency (cycles)
read_latency[120-139]          =        11057   # Read request latency (cycles)
read_latency[140-159]          =         7423   # Read request latency (cycles)
read_latency[160-179]          =         6031   # Read request latency (cycles)
read_latency[180-199]          =         4948   # Read request latency (cycles)
read_latency[200-]             =        51418   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.72612e+08   # Write energy
read_energy                    =  1.92884e+09   # Read energy
act_energy                     =  3.86422e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.75316e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.24949e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88209e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68757e+09   # Active standby energy rank.1
average_read_latency           =      96.2568   # Average read request latency (cycles)
average_interarrival           =      15.3092   # Average request interarrival latency (cycles)
total_energy                   =  1.61624e+10   # Total energy (pJ)
average_power                  =      1616.24   # Average power (mW)
average_bandwidth              =      5.57385   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       171478   # Number of WRITE/WRITEP commands
num_reads_done                 =       470434   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       392922   # Number of read row buffer hits
num_read_cmds                  =       470434   # Number of READ/READP commands
num_writes_done                =       171485   # Number of read requests issued
num_write_row_hits             =       132108   # Number of write row buffer hits
num_act_cmds                   =       117255   # Number of ACT commands
num_pre_cmds                   =       117229   # Number of PRE commands
num_ondemand_pres              =        95820   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9282310   # Cyles of rank active rank.0
rank_active_cycles.1           =      9237640   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       717690   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       762360   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       594482   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4888   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1786   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1810   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          749   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          712   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1263   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2064   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2190   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3780   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28195   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          615   # Write cmd latency (cycles)
write_latency[40-59]           =         1517   # Write cmd latency (cycles)
write_latency[60-79]           =         3792   # Write cmd latency (cycles)
write_latency[80-99]           =         7602   # Write cmd latency (cycles)
write_latency[100-119]         =         9494   # Write cmd latency (cycles)
write_latency[120-139]         =        11709   # Write cmd latency (cycles)
write_latency[140-159]         =        11694   # Write cmd latency (cycles)
write_latency[160-179]         =        11576   # Write cmd latency (cycles)
write_latency[180-199]         =        11503   # Write cmd latency (cycles)
write_latency[200-]            =       101965   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       231086   # Read request latency (cycles)
read_latency[40-59]            =        72100   # Read request latency (cycles)
read_latency[60-79]            =        61583   # Read request latency (cycles)
read_latency[80-99]            =        20224   # Read request latency (cycles)
read_latency[100-119]          =        13810   # Read request latency (cycles)
read_latency[120-139]          =        10939   # Read request latency (cycles)
read_latency[140-159]          =         6713   # Read request latency (cycles)
read_latency[160-179]          =         5451   # Read request latency (cycles)
read_latency[180-199]          =         4391   # Read request latency (cycles)
read_latency[200-]             =        44137   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.56018e+08   # Write energy
read_energy                    =  1.89679e+09   # Read energy
act_energy                     =   3.2081e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44491e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65933e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79216e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76429e+09   # Active standby energy rank.1
average_read_latency           =      85.9448   # Average read request latency (cycles)
average_interarrival           =      15.5779   # Average request interarrival latency (cycles)
total_energy                   =  1.60451e+10   # Total energy (pJ)
average_power                  =      1604.51   # Average power (mW)
average_bandwidth              =      5.47771   # Average bandwidth
