; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 3, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 4, !dbg !12
  %13 = and i32 %12, 7, !dbg !12
  %14 = shl i32 %11, 2, !dbg !12
  %15 = or disjoint i32 %10, %13, !dbg !13
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %17 = shl i32 %16, 6, !dbg !15
  %18 = and i32 %14, 60, !dbg !16
  %19 = or disjoint i32 %17, %18, !dbg !17
  %20 = icmp slt i32 %19, 64, !dbg !18
  %21 = shl i32 %15, 6, !dbg !19
  %22 = add i32 %19, %21, !dbg !20
  %23 = sext i32 %22 to i64, !dbg !21
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !21
  %25 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %24, i1 %20) #4, !dbg !22
  %26 = sext i32 %19 to i64, !dbg !23
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %26, !dbg !23
  %28 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %27, i1 %20) #4, !dbg !24
  %29 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !25
  %30 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %29, i1 %20) #4, !dbg !26
  %31 = extractvalue { i32, i32, i32, i32 } %30, 0, !dbg !26
  %32 = extractvalue { i32, i32, i32, i32 } %30, 1, !dbg !26
  %33 = extractvalue { i32, i32, i32, i32 } %30, 2, !dbg !26
  %34 = extractvalue { i32, i32, i32, i32 } %30, 3, !dbg !26
  %35 = bitcast i32 %31 to float, !dbg !26
  %36 = bitcast i32 %32 to float, !dbg !26
  %37 = bitcast i32 %33 to float, !dbg !26
  %38 = bitcast i32 %34 to float, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %3, i64 %26, !dbg !27
  %40 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 %20) #4, !dbg !28
  %41 = getelementptr float, ptr addrspace(1) %4, i64 %26, !dbg !29
  %42 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %41, i1 %20) #4, !dbg !30
  %43 = fadd float %35, 0x3EE4F8B580000000, !dbg !31
  %44 = fadd float %36, 0x3EE4F8B580000000, !dbg !31
  %45 = fadd float %37, 0x3EE4F8B580000000, !dbg !31
  %46 = fadd float %38, 0x3EE4F8B580000000, !dbg !31
  %47 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not.i = icmp eq i32 %47, 0, !dbg !32
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !32
  %.not1.i = icmp eq i32 %48, 0, !dbg !32
  br i1 %.not.i, label %54, label %49, !dbg !32

49:                                               ; preds = %8
  br i1 %.not1.i, label %52, label %50, !dbg !32

50:                                               ; preds = %49
  %51 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %43) #4, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

52:                                               ; preds = %49
  %53 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %43) #4, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

54:                                               ; preds = %8
  br i1 %.not1.i, label %57, label %55, !dbg !32

55:                                               ; preds = %54
  %56 = tail call float @llvm.nvvm.sqrt.rn.f(float %43) #4, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

57:                                               ; preds = %54
  %58 = tail call float @llvm.nvvm.sqrt.approx.f(float %43) #4, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

__nv_sqrtf.exit:                                  ; preds = %50, %52, %55, %57
  %.0.i = phi float [ %51, %50 ], [ %53, %52 ], [ %56, %55 ], [ %58, %57 ], !dbg !32
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not.i10 = icmp eq i32 %59, 0, !dbg !32
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !32
  %.not1.i13 = icmp eq i32 %60, 0, !dbg !32
  br i1 %.not.i10, label %66, label %61, !dbg !32

61:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i13, label %64, label %62, !dbg !32

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %44) #4, !dbg !32
  br label %__nv_sqrtf.exit14, !dbg !32

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %44) #4, !dbg !32
  br label %__nv_sqrtf.exit14, !dbg !32

66:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i13, label %69, label %67, !dbg !32

67:                                               ; preds = %66
  %68 = tail call float @llvm.nvvm.sqrt.rn.f(float %44) #4, !dbg !32
  br label %__nv_sqrtf.exit14, !dbg !32

69:                                               ; preds = %66
  %70 = tail call float @llvm.nvvm.sqrt.approx.f(float %44) #4, !dbg !32
  br label %__nv_sqrtf.exit14, !dbg !32

__nv_sqrtf.exit14:                                ; preds = %62, %64, %67, %69
  %.0.i12 = phi float [ %63, %62 ], [ %65, %64 ], [ %68, %67 ], [ %70, %69 ], !dbg !32
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not.i15 = icmp eq i32 %71, 0, !dbg !32
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !32
  %.not1.i18 = icmp eq i32 %72, 0, !dbg !32
  br i1 %.not.i15, label %78, label %73, !dbg !32

73:                                               ; preds = %__nv_sqrtf.exit14
  br i1 %.not1.i18, label %76, label %74, !dbg !32

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %45) #4, !dbg !32
  br label %__nv_sqrtf.exit19, !dbg !32

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %45) #4, !dbg !32
  br label %__nv_sqrtf.exit19, !dbg !32

78:                                               ; preds = %__nv_sqrtf.exit14
  br i1 %.not1.i18, label %81, label %79, !dbg !32

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.f(float %45) #4, !dbg !32
  br label %__nv_sqrtf.exit19, !dbg !32

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.f(float %45) #4, !dbg !32
  br label %__nv_sqrtf.exit19, !dbg !32

__nv_sqrtf.exit19:                                ; preds = %74, %76, %79, %81
  %.0.i17 = phi float [ %75, %74 ], [ %77, %76 ], [ %80, %79 ], [ %82, %81 ], !dbg !32
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not.i20 = icmp eq i32 %83, 0, !dbg !32
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !32
  %.not1.i23 = icmp eq i32 %84, 0, !dbg !32
  br i1 %.not.i20, label %90, label %85, !dbg !32

85:                                               ; preds = %__nv_sqrtf.exit19
  br i1 %.not1.i23, label %88, label %86, !dbg !32

86:                                               ; preds = %85
  %87 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %46) #4, !dbg !32
  br label %__nv_sqrtf.exit24, !dbg !32

88:                                               ; preds = %85
  %89 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %46) #4, !dbg !32
  br label %__nv_sqrtf.exit24, !dbg !32

90:                                               ; preds = %__nv_sqrtf.exit19
  br i1 %.not1.i23, label %93, label %91, !dbg !32

91:                                               ; preds = %90
  %92 = tail call float @llvm.nvvm.sqrt.rn.f(float %46) #4, !dbg !32
  br label %__nv_sqrtf.exit24, !dbg !32

93:                                               ; preds = %90
  %94 = tail call float @llvm.nvvm.sqrt.approx.f(float %46) #4, !dbg !32
  br label %__nv_sqrtf.exit24, !dbg !32

__nv_sqrtf.exit24:                                ; preds = %86, %88, %91, %93
  %.0.i22 = phi float [ %87, %86 ], [ %89, %88 ], [ %92, %91 ], [ %94, %93 ], !dbg !32
  %95 = extractvalue { i32, i32, i32, i32 } %25, 3, !dbg !22
  %96 = extractvalue { i32, i32, i32, i32 } %28, 3, !dbg !24
  %97 = extractvalue { i32, i32, i32, i32 } %25, 2, !dbg !22
  %98 = extractvalue { i32, i32, i32, i32 } %28, 2, !dbg !24
  %99 = extractvalue { i32, i32, i32, i32 } %25, 1, !dbg !22
  %100 = extractvalue { i32, i32, i32, i32 } %28, 1, !dbg !24
  %101 = extractvalue { i32, i32, i32, i32 } %25, 0, !dbg !22
  %102 = extractvalue { i32, i32, i32, i32 } %28, 0, !dbg !24
  %103 = extractvalue { i32, i32, i32, i32 } %42, 3, !dbg !30
  %104 = extractvalue { i32, i32, i32, i32 } %42, 2, !dbg !30
  %105 = extractvalue { i32, i32, i32, i32 } %42, 1, !dbg !30
  %106 = extractvalue { i32, i32, i32, i32 } %42, 0, !dbg !30
  %107 = extractvalue { i32, i32, i32, i32 } %40, 3, !dbg !28
  %108 = extractvalue { i32, i32, i32, i32 } %40, 2, !dbg !28
  %109 = extractvalue { i32, i32, i32, i32 } %40, 1, !dbg !28
  %110 = extractvalue { i32, i32, i32, i32 } %40, 0, !dbg !28
  %111 = and i32 %14, 4, !dbg !12
  %112 = or disjoint i32 %10, %111, !dbg !13
  %.frozen = freeze i32 %112, !dbg !33
  %113 = sdiv i32 %.frozen, 256, !dbg !33
  %114 = mul i32 %113, 256, !dbg !34
  %.decomposed = sub i32 %.frozen, %114, !dbg !34
  %115 = lshr i32 %11, 1, !dbg !16
  %116 = and i32 %115, 63, !dbg !16
  %117 = or disjoint i32 %17, %116, !dbg !17
  %118 = icmp slt i32 %117, 64, !dbg !18
  %119 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !35
  %120 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i12) #4, !dbg !35
  %121 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i17) #4, !dbg !35
  %122 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i22) #4, !dbg !35
  %123 = insertelement <4 x i32> poison, i32 %95, i64 0, !dbg !22
  %124 = insertelement <4 x i32> %123, i32 %97, i64 1, !dbg !22
  %125 = insertelement <4 x i32> %124, i32 %99, i64 2, !dbg !22
  %126 = insertelement <4 x i32> %125, i32 %101, i64 3, !dbg !22
  %127 = bitcast <4 x i32> %126 to <4 x float>, !dbg !22
  %128 = insertelement <4 x i32> poison, i32 %96, i64 0, !dbg !24
  %129 = insertelement <4 x i32> %128, i32 %98, i64 1, !dbg !24
  %130 = insertelement <4 x i32> %129, i32 %100, i64 2, !dbg !24
  %131 = insertelement <4 x i32> %130, i32 %102, i64 3, !dbg !24
  %132 = bitcast <4 x i32> %131 to <4 x float>, !dbg !24
  %133 = fsub <4 x float> %127, %132, !dbg !36
  %134 = insertelement <4 x i32> poison, i32 %103, i64 0, !dbg !30
  %135 = insertelement <4 x i32> %134, i32 %104, i64 1, !dbg !30
  %136 = insertelement <4 x i32> %135, i32 %105, i64 2, !dbg !30
  %137 = insertelement <4 x i32> %136, i32 %106, i64 3, !dbg !30
  %138 = bitcast <4 x i32> %137 to <4 x float>, !dbg !30
  %139 = insertelement <4 x i32> poison, i32 %107, i64 0, !dbg !28
  %140 = insertelement <4 x i32> %139, i32 %108, i64 1, !dbg !28
  %141 = insertelement <4 x i32> %140, i32 %109, i64 2, !dbg !28
  %142 = insertelement <4 x i32> %141, i32 %110, i64 3, !dbg !28
  %143 = bitcast <4 x i32> %142 to <4 x float>, !dbg !28
  %144 = insertelement <4 x float> poison, float %122, i64 0, !dbg !37
  %145 = insertelement <4 x float> %144, float %121, i64 1, !dbg !37
  %146 = insertelement <4 x float> %145, float %120, i64 2, !dbg !37
  %147 = insertelement <4 x float> %146, float %119, i64 3, !dbg !37
  %148 = fmul <4 x float> %133, %147, !dbg !37
  %149 = fmul <4 x float> %148, %143, !dbg !38
  %150 = fadd <4 x float> %149, %138, !dbg !39
  %151 = fcmp ogt <4 x float> %150, zeroinitializer, !dbg !40
  %152 = extractelement <4 x float> %150, i64 3, !dbg !41
  %153 = fmul float %152, 0x3FB99999A0000000, !dbg !42
  %154 = extractelement <4 x float> %150, i64 2, !dbg !41
  %155 = fmul float %154, 0x3FB99999A0000000, !dbg !42
  %156 = extractelement <4 x float> %150, i64 1, !dbg !41
  %157 = fmul float %156, 0x3FB99999A0000000, !dbg !42
  %158 = extractelement <4 x float> %150, i64 0, !dbg !41
  %159 = fmul float %158, 0x3FB99999A0000000, !dbg !42
  %160 = extractelement <4 x i1> %151, i64 3, !dbg !41
  %161 = select i1 %160, float %152, float %153, !dbg !41
  %162 = extractelement <4 x i1> %151, i64 2, !dbg !41
  %163 = select i1 %162, float %154, float %155, !dbg !41
  %164 = extractelement <4 x i1> %151, i64 1, !dbg !41
  %165 = select i1 %164, float %156, float %157, !dbg !41
  %166 = extractelement <4 x i1> %151, i64 0, !dbg !41
  %167 = select i1 %166, float %158, float %159, !dbg !41
  %168 = shl i32 %117, 8, !dbg !43
  %169 = add i32 %168, %.decomposed, !dbg !44
  %170 = shl i32 %113, 14, !dbg !45
  %171 = add i32 %169, %170, !dbg !46
  %172 = sext i32 %171 to i64, !dbg !47
  %173 = getelementptr float, ptr addrspace(1) %5, i64 %172, !dbg !47
  %174 = shl i32 %11, 5, !dbg !48
  %175 = and i32 %174, 480, !dbg !48
  %176 = or disjoint i32 %175, %13, !dbg !48
  %177 = and i32 %14, 508, !dbg !48
  %178 = lshr exact i32 %175, 1, !dbg !48
  %179 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %178, !dbg !48
  %180 = getelementptr inbounds float, ptr addrspace(3) %179, i32 %176, !dbg !48
  %181 = bitcast float %161 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %180, <1 x i32> %181, i1 true) #4, !dbg !48
  %182 = or disjoint i32 %176, 8, !dbg !48
  %183 = lshr i32 %182, 1, !dbg !48
  %184 = and i32 %183, 244, !dbg !48
  %185 = getelementptr float, ptr addrspace(3) @global_smem, i32 %184, !dbg !48
  %186 = getelementptr float, ptr addrspace(3) %185, i32 %182, !dbg !48
  %187 = bitcast float %163 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %186, <1 x i32> %187, i1 true) #4, !dbg !48
  %188 = or disjoint i32 %176, 16, !dbg !48
  %189 = lshr i32 %188, 1, !dbg !48
  %190 = and i32 %189, 248, !dbg !48
  %191 = getelementptr float, ptr addrspace(3) @global_smem, i32 %190, !dbg !48
  %192 = getelementptr float, ptr addrspace(3) %191, i32 %188, !dbg !48
  %193 = bitcast float %165 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %192, <1 x i32> %193, i1 true) #4, !dbg !48
  %194 = or disjoint i32 %176, 24, !dbg !48
  %195 = lshr i32 %194, 1, !dbg !48
  %196 = and i32 %195, 252, !dbg !48
  %197 = getelementptr float, ptr addrspace(3) @global_smem, i32 %196, !dbg !48
  %198 = getelementptr float, ptr addrspace(3) %197, i32 %194, !dbg !48
  %199 = bitcast float %167 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %198, <1 x i32> %199, i1 true) #4, !dbg !48
  tail call void @llvm.nvvm.barrier0(), !dbg !48
  %200 = lshr exact i32 %14, 1, !dbg !48
  %201 = and i32 %200, 252, !dbg !48
  %202 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %201, !dbg !48
  %203 = getelementptr inbounds float, ptr addrspace(3) %202, i32 %177, !dbg !48
  %.extract = load i32, ptr addrspace(3) %203, align 16, !dbg !48
  %204 = getelementptr inbounds i8, ptr addrspace(3) %203, i32 4, !dbg !48
  %.extract7 = load i32, ptr addrspace(3) %204, align 4, !dbg !48
  %205 = getelementptr inbounds i8, ptr addrspace(3) %203, i32 8, !dbg !48
  %.extract8 = load i32, ptr addrspace(3) %205, align 8, !dbg !48
  %206 = getelementptr inbounds i8, ptr addrspace(3) %203, i32 12, !dbg !48
  %.extract9 = load i32, ptr addrspace(3) %206, align 4, !dbg !48
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract7, i32 %.extract8, i32 %.extract9, ptr addrspace(1) %173, i1 %118) #4, !dbg !48
  ret void, !dbg !49
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "coiqsjkr3vv6zlidd3p4joffdnxcfoqpuqfnkfkao4nilx26n7dy.py", directory: "inductor_cache/oi")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_10, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_10, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_10", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 32, column: 38, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 43, scope: !7)
!23 = !DILocation(line: 33, column: 30, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 34, column: 30, scope: !7)
!26 = !DILocation(line: 34, column: 35, scope: !7)
!27 = !DILocation(line: 35, column: 31, scope: !7)
!28 = !DILocation(line: 35, column: 36, scope: !7)
!29 = !DILocation(line: 36, column: 31, scope: !7)
!30 = !DILocation(line: 36, column: 36, scope: !7)
!31 = !DILocation(line: 39, column: 18, scope: !7)
!32 = !DILocation(line: 40, column: 26, scope: !7)
!33 = !DILocation(line: 31, column: 19, scope: !7)
!34 = !DILocation(line: 30, column: 19, scope: !7)
!35 = !DILocation(line: 42, column: 18, scope: !7)
!36 = !DILocation(line: 37, column: 18, scope: !7)
!37 = !DILocation(line: 45, column: 19, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 49, column: 20, scope: !7)
!41 = !DILocation(line: 52, column: 35, scope: !7)
!42 = !DILocation(line: 51, column: 20, scope: !7)
!43 = !DILocation(line: 53, column: 34, scope: !7)
!44 = !DILocation(line: 53, column: 30, scope: !7)
!45 = !DILocation(line: 53, column: 45, scope: !7)
!46 = !DILocation(line: 53, column: 39, scope: !7)
!47 = !DILocation(line: 53, column: 25, scope: !7)
!48 = !DILocation(line: 53, column: 57, scope: !7)
!49 = !DILocation(line: 53, column: 4, scope: !7)
