# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../QAM_Receiver.srcs/sources_1/new/AGC_module.vhd" \
"../../../../QAM_Receiver.srcs/sources_1/new/file_read.vhd" \
"../../../../QAM_Receiver.srcs/sim_1/new/QAM_Transmitter_TB.vhd" \

# Do not sort compile order
nosort
