<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>SOC_XWR16XX_MSS_INTERRUPTS_MAP</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SOC_XWR16XX_MSS_INTERRUPTS_MAP</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros that define VIM Interrupt Mapping.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga547632d6feb94a50bef3a4b1643b5592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga547632d6feb94a50bef3a4b1643b5592">SOC_XWR16XX_MSS_ESM_HIGH_PRIORITY_INT</a>&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td></tr>
<tr class="separator:ga547632d6feb94a50bef3a4b1643b5592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94eef101d5d07f26935ce04f8de2e90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga94eef101d5d07f26935ce04f8de2e90d">SOC_XWR16XX_MSS_RTI_COMPARE0_INT</a>&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td></tr>
<tr class="separator:ga94eef101d5d07f26935ce04f8de2e90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a926ffa9520da9643857471e274200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac9a926ffa9520da9643857471e274200">SOC_XWR16XX_MSS_RTI_COMPARE1_INT</a>&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td></tr>
<tr class="separator:gac9a926ffa9520da9643857471e274200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13194adc428fe1f9b81ca57b75c22af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga13194adc428fe1f9b81ca57b75c22af8">SOC_XWR16XX_MSS_RTI_COMPARE2_INT</a>&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td></tr>
<tr class="separator:ga13194adc428fe1f9b81ca57b75c22af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22c2792c5f0bb8a6d3000c96279894a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad22c2792c5f0bb8a6d3000c96279894a">SOC_XWR16XX_MSS_RTI_COMPARE3_INT</a>&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td></tr>
<tr class="separator:gad22c2792c5f0bb8a6d3000c96279894a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece07048e1dfee864dee4cfb25149327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaece07048e1dfee864dee4cfb25149327">SOC_XWR16XX_MSS_RTI_OVRFLW0_INT</a>&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:gaece07048e1dfee864dee4cfb25149327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a8c5c577a16a118a9d0fe47f259f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga27a8c5c577a16a118a9d0fe47f259f1c">SOC_XWR16XX_MSS_RTI_OVRFLW1_INT</a>&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td></tr>
<tr class="separator:ga27a8c5c577a16a118a9d0fe47f259f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5128b19ba9aa348b916294a7ae6ad1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad5128b19ba9aa348b916294a7ae6ad1d">SOC_XWR16XX_MSS_RTI_TIMEBASE_INT</a>&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td></tr>
<tr class="separator:gad5128b19ba9aa348b916294a7ae6ad1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8084fddabb08adb475559d048f20cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d8084fddabb08adb475559d048f20cd">SOC_XWR16XX_MSS_GIO_LVL0_INT</a>&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td></tr>
<tr class="separator:ga1d8084fddabb08adb475559d048f20cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b5a0944648dca39f942e1e437f7eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga47b5a0944648dca39f942e1e437f7eb5">SOC_XWR16XX_MSS_WDT_REQ0_INT</a>&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td></tr>
<tr class="separator:ga47b5a0944648dca39f942e1e437f7eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564d2c15a1eca54a4fb9fbacf0281db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga564d2c15a1eca54a4fb9fbacf0281db3">SOC_XWR16XX_MSS_WDT_REQ1_INT</a>&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td></tr>
<tr class="separator:ga564d2c15a1eca54a4fb9fbacf0281db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3e8c1213f77a22396bcdc5b8048ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gade3e8c1213f77a22396bcdc5b8048ab0">SOC_XWR16XX_MSS_SPIA_LVL0_INT</a>&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td></tr>
<tr class="separator:gade3e8c1213f77a22396bcdc5b8048ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c76bb372c2b5e0e1927ca8f0f48e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga51c76bb372c2b5e0e1927ca8f0f48e54">SOC_XWR16XX_MSS_WDT_REQ2_INT</a>&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td></tr>
<tr class="separator:ga51c76bb372c2b5e0e1927ca8f0f48e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a53d08aaf31d5fdf91f175c8682bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7a53d08aaf31d5fdf91f175c8682bbcb">SOC_XWR16XX_MSS_WDT_REQ3_INT</a>&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td></tr>
<tr class="separator:ga7a53d08aaf31d5fdf91f175c8682bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23c30886e9945c456cb7168d08dc236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac23c30886e9945c456cb7168d08dc236">SOC_XWR16XX_MSS_WDT_OVRFLW0_INT</a>&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:gac23c30886e9945c456cb7168d08dc236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f23e4c83115f321a6b7f790beaa7b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2f23e4c83115f321a6b7f790beaa7b94">SOC_XWR16XX_MSS_DCAN_LVL0_INT</a>&#160;&#160;&#160;(16U)     /* DCAN Interrupt Level 0                           */</td></tr>
<tr class="separator:ga2f23e4c83115f321a6b7f790beaa7b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab391762c7d97f32b9b706b38cdf248c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab391762c7d97f32b9b706b38cdf248c1">SOC_XWR16XX_MSS_SPIB_LVL0_INT</a>&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td></tr>
<tr class="separator:gab391762c7d97f32b9b706b38cdf248c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c59f4b3404e7ab1c499bebb319e441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab7c59f4b3404e7ab1c499bebb319e441">SOC_XWR16XX_MSS_GPIO0_INT</a>&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td></tr>
<tr class="separator:gab7c59f4b3404e7ab1c499bebb319e441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692328041f1b46fb651dc2d82231104f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga692328041f1b46fb651dc2d82231104f">SOC_XWR16XX_MSS_MCRC_REQ_INT</a>&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td></tr>
<tr class="separator:ga692328041f1b46fb651dc2d82231104f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0931007bfd9855a28bccf2d3d31b5684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0931007bfd9855a28bccf2d3d31b5684">SOC_XWR16XX_MSS_ESM_LOW_PRIORITY_INT</a>&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td></tr>
<tr class="separator:ga0931007bfd9855a28bccf2d3d31b5684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d97292650bb96d313b28f362a6ac2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab8d97292650bb96d313b28f362a6ac2c">SOC_XWR16XX_MSS_SYS_SW4_INT</a>&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:gab8d97292650bb96d313b28f362a6ac2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487c3423fb445091806f927ac236f36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga487c3423fb445091806f927ac236f36c">SOC_XWR16XX_MSS_PMU_IRQ_INT</a>&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td></tr>
<tr class="separator:ga487c3423fb445091806f927ac236f36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96d2703ca543ff4fe613518926476cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab96d2703ca543ff4fe613518926476cb">SOC_XWR16XX_MSS_GIO_LVL1_INT</a>&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td></tr>
<tr class="separator:gab96d2703ca543ff4fe613518926476cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8481592d17d2332c45dff67ad4ccc7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8481592d17d2332c45dff67ad4ccc7f3">SOC_XWR16XX_MSS_WDT_OVRFLW1_INT</a>&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td></tr>
<tr class="separator:ga8481592d17d2332c45dff67ad4ccc7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3d6d4c3635300dba055bb6800d1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacc3d6d4c3635300dba055bb6800d1f5e">SOC_XWR16XX_MSS_WDT_TB_INT</a>&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td></tr>
<tr class="separator:gacc3d6d4c3635300dba055bb6800d1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b955feebf467ca183ccd969cc343b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae8b955feebf467ca183ccd969cc343b6">SOC_XWR16XX_MSS_SPIA_LVL1_INT</a>&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td></tr>
<tr class="separator:gae8b955feebf467ca183ccd969cc343b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db5ec724d6f688089240060aaa7cecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6db5ec724d6f688089240060aaa7cecc">SOC_XWR16XX_MSS_QSPI_INT_REQ</a>&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td></tr>
<tr class="separator:ga6db5ec724d6f688089240060aaa7cecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2457aaccf50cb5b6634663fc9a2b3f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2457aaccf50cb5b6634663fc9a2b3f2f">SOC_XWR16XX_MSS_DMM_38_INT</a>&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td></tr>
<tr class="separator:ga2457aaccf50cb5b6634663fc9a2b3f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94dd2a6aa8027557f3f207d1e7b232ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga94dd2a6aa8027557f3f207d1e7b232ca">SOC_XWR16XX_MSS_DCAN_LVL1_INT</a>&#160;&#160;&#160;(29U)     /* CAN Interrupt Req1                               */</td></tr>
<tr class="separator:ga94dd2a6aa8027557f3f207d1e7b232ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8bb18a1dc2b3fa4d857024e93daa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2d8bb18a1dc2b3fa4d857024e93daa07">SOC_XWR16XX_MSS_SPIB_LVL1_INT</a>&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td></tr>
<tr class="separator:ga2d8bb18a1dc2b3fa4d857024e93daa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07de9ebd4d17d12e04e66a32b98a0b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07de9ebd4d17d12e04e66a32b98a0b74">SOC_XWR16XX_MSS_CRYPTO_SHAS_INT</a>&#160;&#160;&#160;(31U)     /* CRYPTO SHA-S Interrupt                           */</td></tr>
<tr class="separator:ga07de9ebd4d17d12e04e66a32b98a0b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4af584c574ede61b79ed8d1030c150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab4af584c574ede61b79ed8d1030c150a">SOC_XWR16XX_MSS_GPIO1_INT</a>&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td></tr>
<tr class="separator:gab4af584c574ede61b79ed8d1030c150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8350dfc765addd21fef18e06639a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2f8350dfc765addd21fef18e06639a1d">SOC_XWR16XX_MSS_DMA1_FTC_INT</a>&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td></tr>
<tr class="separator:ga2f8350dfc765addd21fef18e06639a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7778519d11979c00268eabbed6fc9c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7778519d11979c00268eabbed6fc9c11">SOC_XWR16XX_MSS_DMA1_LFS_INT</a>&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td></tr>
<tr class="separator:ga7778519d11979c00268eabbed6fc9c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8be66f6ac2bb8add13486cedd37831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9a8be66f6ac2bb8add13486cedd37831">SOC_XWR16XX_MSS_MCAN_LVL0_INT</a>&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td></tr>
<tr class="separator:ga9a8be66f6ac2bb8add13486cedd37831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b78c2c3b1d533dd966e8d4de1fdfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga01b78c2c3b1d533dd966e8d4de1fdfc3">SOC_XWR16XX_MSS_DMM_LVL0_INT</a>&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td></tr>
<tr class="separator:ga01b78c2c3b1d533dd966e8d4de1fdfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e046857d0f8c7cd157cf2d764d6edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2e046857d0f8c7cd157cf2d764d6edd">SOC_XWR16XX_MSS_CRYPTO_SHAP_INT</a>&#160;&#160;&#160;(37U)     /* CRYPTO SHA-P Interrupt                           */</td></tr>
<tr class="separator:gae2e046857d0f8c7cd157cf2d764d6edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac631db3de6da64446ff60cad626fa12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac631db3de6da64446ff60cad626fa12d">SOC_XWR16XX_MSS_CRYPTO_TRNG_INT</a>&#160;&#160;&#160;(38U)     /* CRYPTO TRNG Interrupt                            */</td></tr>
<tr class="separator:gac631db3de6da64446ff60cad626fa12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300ea1f7947f25755a9df1e220236bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga300ea1f7947f25755a9df1e220236bc3">SOC_XWR16XX_MSS_DMA1_HBC_INT</a>&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga300ea1f7947f25755a9df1e220236bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dca240777da654b5aa2dc0d2b0b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga894dca240777da654b5aa2dc0d2b0b1c">SOC_XWR16XX_MSS_DMA1_BTC_INT</a>&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga894dca240777da654b5aa2dc0d2b0b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589e3d25cba9ea3c4bd09cb2aad4d402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga589e3d25cba9ea3c4bd09cb2aad4d402">SOC_XWR16XX_MSS_DMA2_FTC_INT</a>&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga589e3d25cba9ea3c4bd09cb2aad4d402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4066f5fe491037972e212f65c13a0572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4066f5fe491037972e212f65c13a0572">SOC_XWR16XX_MSS_MCAN_LVL1_INT</a>&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td></tr>
<tr class="separator:ga4066f5fe491037972e212f65c13a0572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4499daf87042e5f4ba313bc907240a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4499daf87042e5f4ba313bc907240a8d">SOC_XWR16XX_MSS_DMM1_LVL1_INT</a>&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td></tr>
<tr class="separator:ga4499daf87042e5f4ba313bc907240a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5201310bc4eb8893bd9c56af3a17a6ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5201310bc4eb8893bd9c56af3a17a6ad">SOC_XWR16XX_MSS_MCAN_MSG0_INT</a>&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td></tr>
<tr class="separator:ga5201310bc4eb8893bd9c56af3a17a6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6db4db5e6667e9afc69e6529099c5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae6db4db5e6667e9afc69e6529099c5fd">SOC_XWR16XX_MSS_DMA2_LFS_INT</a>&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td></tr>
<tr class="separator:gae6db4db5e6667e9afc69e6529099c5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa0513380e1bd7648a7ee82f13e547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9aa0513380e1bd7648a7ee82f13e547b">SOC_XWR16XX_MSS_MCAN_MSG1_INT</a>&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td></tr>
<tr class="separator:ga9aa0513380e1bd7648a7ee82f13e547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4595d8589c86fccfead4724f55d89b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4595d8589c86fccfead4724f55d89b2e">SOC_XWR16XX_MSS_FPU_INT</a>&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td></tr>
<tr class="separator:ga4595d8589c86fccfead4724f55d89b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360558e4e0fa4b0cda2a4047cb71fdf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga360558e4e0fa4b0cda2a4047cb71fdf1">SOC_XWR16XX_MSS_GPIO2_INT</a>&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td></tr>
<tr class="separator:ga360558e4e0fa4b0cda2a4047cb71fdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039cc78b93f108e2ac2bd608be9f40a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga039cc78b93f108e2ac2bd608be9f40a4">SOC_XWR16XX_MSS_DMA2_HBC_INT</a>&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga039cc78b93f108e2ac2bd608be9f40a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59111abea3eb27e737011f3bcd372b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad59111abea3eb27e737011f3bcd372b6">SOC_XWR16XX_MSS_DMA2_BTC_INT</a>&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:gad59111abea3eb27e737011f3bcd372b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874096f9fda10729c3bce1c85c4ae3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga874096f9fda10729c3bce1c85c4ae3ae">SOC_XWR16XX_MSS_DMA2_BUS_ERR_INT</a>&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td></tr>
<tr class="separator:ga874096f9fda10729c3bce1c85c4ae3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93901005903f72d97de56959ff814017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga93901005903f72d97de56959ff814017">SOC_XWR16XX_MSS_DSS2MSS_SW1_INT</a>&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga93901005903f72d97de56959ff814017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f62a083f576bdad1b4e38e28c2444d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8f62a083f576bdad1b4e38e28c2444d4">SOC_XWR16XX_MSS_CRYPTO_PKA_INT</a>&#160;&#160;&#160;(53U)     /* PKA module interrupt                             */</td></tr>
<tr class="separator:ga8f62a083f576bdad1b4e38e28c2444d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ced4454f95b521a773dfcb992753d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga66ced4454f95b521a773dfcb992753d0">SOC_XWR16XX_MSS_CRYPTO_AESS_INT</a>&#160;&#160;&#160;(54U)     /* AES-S module interrupt                           */</td></tr>
<tr class="separator:ga66ced4454f95b521a773dfcb992753d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2689b2bee99fc8c1620b9cf1399104c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2689b2bee99fc8c1620b9cf1399104c4">SOC_XWR16XX_MSS_MCAN_MSG2_INT</a>&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td></tr>
<tr class="separator:ga2689b2bee99fc8c1620b9cf1399104c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b6376b692f444ab61e381647534359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa4b6376b692f444ab61e381647534359">SOC_XWR16XX_MSS_CRYPTO_AESP_INT</a>&#160;&#160;&#160;(56U)     /* AES-P module interrupt                           */</td></tr>
<tr class="separator:gaa4b6376b692f444ab61e381647534359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2f63f19734991585045f44e9e6238e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1a2f63f19734991585045f44e9e6238e">SOC_XWR16XX_MSS_DMM2_LVL0_INT</a>&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td></tr>
<tr class="separator:ga1a2f63f19734991585045f44e9e6238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26ff847e546cb2340b318804e980179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac26ff847e546cb2340b318804e980179">SOC_XWR16XX_MSS_DMM2_LVL1_INT</a>&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td></tr>
<tr class="separator:gac26ff847e546cb2340b318804e980179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae102518ef48273106da9b1b9a995a696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae102518ef48273106da9b1b9a995a696">SOC_XWR16XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT</a>&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td></tr>
<tr class="separator:gae102518ef48273106da9b1b9a995a696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10d221113e05812d1a6c3e042ebdc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab10d221113e05812d1a6c3e042ebdc76">SOC_XWR16XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td></tr>
<tr class="separator:gab10d221113e05812d1a6c3e042ebdc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0a0eff86c0376fd7aa3e1167789352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d0a0eff86c0376fd7aa3e1167789352">SOC_XWR16XX_MSS_DSS2MSS_SW2_INT</a>&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga1d0a0eff86c0376fd7aa3e1167789352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba42f15e8011891ed87a962f0f51338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaba42f15e8011891ed87a962f0f51338">SOC_XWR16XX_MSS_DEBUGSS_INT</a>&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td></tr>
<tr class="separator:gaaba42f15e8011891ed87a962f0f51338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c05d342d94321b572c1325f8faea45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69c05d342d94321b572c1325f8faea45">SOC_XWR16XX_MSS_GEM_STC_INT</a>&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td></tr>
<tr class="separator:ga69c05d342d94321b572c1325f8faea45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3633fa2a912bc835953f6e773dce4720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3633fa2a912bc835953f6e773dce4720">SOC_XWR16XX_MSS_SCIA_LVL0_INT</a>&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td></tr>
<tr class="separator:ga3633fa2a912bc835953f6e773dce4720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc8817917c16c168535f0226e0cf275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadfc8817917c16c168535f0226e0cf275">SOC_XWR16XX_MSS_SCIB_LVL0_INT</a>&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td></tr>
<tr class="separator:gadfc8817917c16c168535f0226e0cf275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b7f3431a95a13ad012cd8e94239b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga44b7f3431a95a13ad012cd8e94239b19">SOC_XWR16XX_MSS_I2C_LVL0_INT</a>&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td></tr>
<tr class="separator:ga44b7f3431a95a13ad012cd8e94239b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef18caa99a5cd9ab058ff11f79c3150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1ef18caa99a5cd9ab058ff11f79c3150">SOC_XWR16XX_MSS_DMM_34_INT</a>&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td></tr>
<tr class="separator:ga1ef18caa99a5cd9ab058ff11f79c3150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846210f643aeb6b5b11bfdf298989710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga846210f643aeb6b5b11bfdf298989710">SOC_XWR16XX_MSS_DMM_35_INT</a>&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td></tr>
<tr class="separator:ga846210f643aeb6b5b11bfdf298989710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199deb02c09ba5a0cf14ebaa51cfc0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga199deb02c09ba5a0cf14ebaa51cfc0b5">SOC_XWR16XX_MSS_DMM_36_INT</a>&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td></tr>
<tr class="separator:ga199deb02c09ba5a0cf14ebaa51cfc0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055eca1a7bc17c46dc57bd1f4b423e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga055eca1a7bc17c46dc57bd1f4b423e55">SOC_XWR16XX_MSS_DMA1_BUS_ERR_INT</a>&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td></tr>
<tr class="separator:ga055eca1a7bc17c46dc57bd1f4b423e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dad8d08fbb88993ca9312a757f5c322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0dad8d08fbb88993ca9312a757f5c322">SOC_XWR16XX_MSS_DMM_30_INT</a>&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td></tr>
<tr class="separator:ga0dad8d08fbb88993ca9312a757f5c322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d9e3073e284d72126f5720bd80781c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad8d9e3073e284d72126f5720bd80781c">SOC_XWR16XX_MSS_DMM_33_INT</a>&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td></tr>
<tr class="separator:gad8d9e3073e284d72126f5720bd80781c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf001dd0ce3fafbd34c1538b314bae12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacf001dd0ce3fafbd34c1538b314bae12">SOC_XWR16XX_MSS_SCIA_LVL1_INT</a>&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td></tr>
<tr class="separator:gacf001dd0ce3fafbd34c1538b314bae12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e035a3a941ee0880e286ed24f03774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21e035a3a941ee0880e286ed24f03774">SOC_XWR16XX_MSS_SCIB_LVL1_INT</a>&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td></tr>
<tr class="separator:ga21e035a3a941ee0880e286ed24f03774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f2d79e6a76b4fa635be79d08abb736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga57f2d79e6a76b4fa635be79d08abb736">SOC_XWR16XX_MSS_SYS_SW0_INT</a>&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga57f2d79e6a76b4fa635be79d08abb736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1513a273a4311f85f05ae3a24920a63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1513a273a4311f85f05ae3a24920a63d">SOC_XWR16XX_MSS_SYS_SW1_INT</a>&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga1513a273a4311f85f05ae3a24920a63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083bf597bcb1cfd6872ff658eead3955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga083bf597bcb1cfd6872ff658eead3955">SOC_XWR16XX_MSS_SYS_SW2_INT</a>&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga083bf597bcb1cfd6872ff658eead3955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8640b75d609b08d3bc13896f0bb0ba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8640b75d609b08d3bc13896f0bb0ba45">SOC_XWR16XX_MSS_SYS_SW3_INT</a>&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga8640b75d609b08d3bc13896f0bb0ba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb335180c681bf5e4ddecd544e20f31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafb335180c681bf5e4ddecd544e20f31f">SOC_XWR16XX_MSS_CCCA_DONE_INT</a>&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td></tr>
<tr class="separator:gafb335180c681bf5e4ddecd544e20f31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24be9cf3d57cdb8c94597f5ac4a7e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf24be9cf3d57cdb8c94597f5ac4a7e0c">SOC_XWR16XX_MSS_CCCB_DONE_INT</a>&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td></tr>
<tr class="separator:gaf24be9cf3d57cdb8c94597f5ac4a7e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8608d9ff063c98c8cbe7605447c8b954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8608d9ff063c98c8cbe7605447c8b954">SOC_XWR16XX_MSS_DCCA_DONE_INT</a>&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td></tr>
<tr class="separator:ga8608d9ff063c98c8cbe7605447c8b954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbd4492bbdcc3efaee5e0b1e4443b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7bbd4492bbdcc3efaee5e0b1e4443b88">SOC_XWR16XX_MSS_DCCB_DONE_INT</a>&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga7bbd4492bbdcc3efaee5e0b1e4443b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974f58cc5d388506d893292300061d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad974f58cc5d388506d893292300061d7">SOC_XWR16XX_MSS_SYS_SW5_INT</a>&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:gad974f58cc5d388506d893292300061d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0977ffd653ebe1e5b50a0294a7b57147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0977ffd653ebe1e5b50a0294a7b57147">SOC_XWR16XX_MSS_PBIST_IRQ_INT</a>&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td></tr>
<tr class="separator:ga0977ffd653ebe1e5b50a0294a7b57147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba76641c64ee1d57774a1d90fa08ba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaba76641c64ee1d57774a1d90fa08ba45">SOC_XWR16XX_MSS_DMM_32_INT</a>&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td></tr>
<tr class="separator:gaba76641c64ee1d57774a1d90fa08ba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07433e0c7406ffd6973697dac20569b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab07433e0c7406ffd6973697dac20569b">SOC_XWR16XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT</a>&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td></tr>
<tr class="separator:gab07433e0c7406ffd6973697dac20569b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e490ac53299c18078539fa4ae57b945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8e490ac53299c18078539fa4ae57b945">SOC_XWR16XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td></tr>
<tr class="separator:ga8e490ac53299c18078539fa4ae57b945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c492b8b7c9e91c9e067dcf257c9945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae5c492b8b7c9e91c9e067dcf257c9945">SOC_XWR16XX_MSS_ADC_VALID_INT</a>&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td></tr>
<tr class="separator:gae5c492b8b7c9e91c9e067dcf257c9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847f3ab6c3db605ce54729306e566955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga847f3ab6c3db605ce54729306e566955">SOC_XWR16XX_MSS_DMM_29_INT</a>&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td></tr>
<tr class="separator:ga847f3ab6c3db605ce54729306e566955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafebf0c532016644b4e9745c9531ff632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafebf0c532016644b4e9745c9531ff632">SOC_XWR16XX_MSS_FRAME_START_INT</a>&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td></tr>
<tr class="separator:gafebf0c532016644b4e9745c9531ff632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60800cd7ee79d6a3d40466bd7b21259f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga60800cd7ee79d6a3d40466bd7b21259f">SOC_XWR16XX_MSS_CHIRP_START_INT</a>&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td></tr>
<tr class="separator:ga60800cd7ee79d6a3d40466bd7b21259f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6b7251686fbbf45cf0038dfff682fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafa6b7251686fbbf45cf0038dfff682fa">SOC_XWR16XX_MSS_CHIRP_END_INT</a>&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td></tr>
<tr class="separator:gafa6b7251686fbbf45cf0038dfff682fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab179988bea6bfee643fc46b0ef940a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab179988bea6bfee643fc46b0ef940a33">SOC_XWR16XX_MSS_FRAME_END_INT</a>&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td></tr>
<tr class="separator:gab179988bea6bfee643fc46b0ef940a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0aadaa958fea57be2cd32101d92fc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa0aadaa958fea57be2cd32101d92fc88">SOC_XWR16XX_MSS_EPWM1_1_INT</a>&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td></tr>
<tr class="separator:gaa0aadaa958fea57be2cd32101d92fc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1a8ca9ce141d2fc998235eb0523529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6a1a8ca9ce141d2fc998235eb0523529">SOC_XWR16XX_MSS_STC_DONE_INT</a>&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td></tr>
<tr class="separator:ga6a1a8ca9ce141d2fc998235eb0523529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa8bec85d0d04c31a62ecb61ac4bb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9aa8bec85d0d04c31a62ecb61ac4bb29">SOC_XWR16XX_MSS_EPWM1_2_INT</a>&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td></tr>
<tr class="separator:ga9aa8bec85d0d04c31a62ecb61ac4bb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e9d3e0be1a187b3b21cfab71550a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae1e9d3e0be1a187b3b21cfab71550a11">SOC_XWR16XX_MSS_EPWM2_1_INT</a>&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td></tr>
<tr class="separator:gae1e9d3e0be1a187b3b21cfab71550a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918463c352ad22d96fc90c2da85a92fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga918463c352ad22d96fc90c2da85a92fe">SOC_XWR16XX_MSS_EPWM2_2_INT</a>&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td></tr>
<tr class="separator:ga918463c352ad22d96fc90c2da85a92fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e4e2f96e4db9d344ee7a6dc1b42b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19e4e2f96e4db9d344ee7a6dc1b42b5f">SOC_XWR16XX_MSS_EPWM3_1_INT</a>&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td></tr>
<tr class="separator:ga19e4e2f96e4db9d344ee7a6dc1b42b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27af23693e0be5d57dbbe304b378a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac27af23693e0be5d57dbbe304b378a1d">SOC_XWR16XX_MSS_EPWM3_2_INT</a>&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td></tr>
<tr class="separator:gac27af23693e0be5d57dbbe304b378a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96dceecb1cbb3f3c579813cb5c4df61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad96dceecb1cbb3f3c579813cb5c4df61">SOC_XWR16XX_MSS_EDMA_TPTC0_DONE_INT</a>&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td></tr>
<tr class="separator:gad96dceecb1cbb3f3c579813cb5c4df61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ba21cdb90c8bea93348d8d0e2153cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69ba21cdb90c8bea93348d8d0e2153cf">SOC_XWR16XX_MSS_EDMA_TPTC0_ERROR_INT</a>&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td></tr>
<tr class="separator:ga69ba21cdb90c8bea93348d8d0e2153cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14dd4195f4d2def847b1805b72723d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga14dd4195f4d2def847b1805b72723d4b">SOC_XWR16XX_MSS_EDMA_TPTC1_DONE_INT</a>&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td></tr>
<tr class="separator:ga14dd4195f4d2def847b1805b72723d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e219bd9f1df5ad3e5173c92d2b53aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1e219bd9f1df5ad3e5173c92d2b53aa7">SOC_XWR16XX_MSS_EDMA_TPTC1_ERROR_INT</a>&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td></tr>
<tr class="separator:ga1e219bd9f1df5ad3e5173c92d2b53aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede1cb69413e5ead4d09bb519bce4b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaede1cb69413e5ead4d09bb519bce4b13">SOC_XWR16XX_MSS_EDMA_TPCC0_DONE_INT</a>&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td></tr>
<tr class="separator:gaede1cb69413e5ead4d09bb519bce4b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d01f5ff80888f069de576248a1ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga960d01f5ff80888f069de576248a1ef7">SOC_XWR16XX_MSS_EDMA_TPCC0_ERROR_INT</a>&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td></tr>
<tr class="separator:ga960d01f5ff80888f069de576248a1ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a725a3c03777d41cbf427e6985efa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa8a725a3c03777d41cbf427e6985efa8">SOC_XWR16XX_MSS_CBUFF_INT</a>&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td></tr>
<tr class="separator:gaa8a725a3c03777d41cbf427e6985efa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785492b25a17f3adea706ac80e4f31c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga785492b25a17f3adea706ac80e4f31c1">SOC_XWR16XX_MSS_CBUFF_ERR_INT</a>&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td></tr>
<tr class="separator:ga785492b25a17f3adea706ac80e4f31c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed7030d9bbd4d9303e195035b33f227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaed7030d9bbd4d9303e195035b33f227">SOC_XWR16XX_MSS_DMM_37_INT</a>&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td></tr>
<tr class="separator:gaaed7030d9bbd4d9303e195035b33f227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0251f8a8e9431083a8cead273c72e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae0251f8a8e9431083a8cead273c72e66">SOC_XWR16XX_DSPSS_FRAME_START_INT</a>&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td></tr>
<tr class="separator:gae0251f8a8e9431083a8cead273c72e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acbea2cddc7c0dcf4045c1d62e0920b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4acbea2cddc7c0dcf4045c1d62e0920b">SOC_XWR16XX_MSS_CHIRP_AVAIL_IRQ</a>&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td></tr>
<tr class="separator:ga4acbea2cddc7c0dcf4045c1d62e0920b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69868c197f16275054627a0f4b88a37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69868c197f16275054627a0f4b88a37c">SOC_XWR16XX_DSPSS_PBIST_DONE_INT</a>&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td></tr>
<tr class="separator:ga69868c197f16275054627a0f4b88a37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Macros that define VIM Interrupt Mapping. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gae0251f8a8e9431083a8cead273c72e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSPSS_FRAME_START_INT&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00368">368</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69868c197f16275054627a0f4b88a37c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSPSS_PBIST_DONE_INT&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00370">370</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5c492b8b7c9e91c9e067dcf257c9945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_ADC_VALID_INT&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00343">343</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga785492b25a17f3adea706ac80e4f31c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CBUFF_ERR_INT&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00366">366</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8a725a3c03777d41cbf427e6985efa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CBUFF_INT&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00365">365</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb335180c681bf5e4ddecd544e20f31f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CCCA_DONE_INT&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00333">333</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf24be9cf3d57cdb8c94597f5ac4a7e0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CCCB_DONE_INT&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00334">334</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4acbea2cddc7c0dcf4045c1d62e0920b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CHIRP_AVAIL_IRQ&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00369">369</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa6b7251686fbbf45cf0038dfff682fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CHIRP_END_INT&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00350">350</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60800cd7ee79d6a3d40466bd7b21259f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CHIRP_START_INT&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00349">349</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4b6376b692f444ab61e381647534359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CRYPTO_AESP_INT&#160;&#160;&#160;(56U)     /* AES-P module interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00310">310</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66ced4454f95b521a773dfcb992753d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CRYPTO_AESS_INT&#160;&#160;&#160;(54U)     /* AES-S module interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00308">308</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f62a083f576bdad1b4e38e28c2444d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CRYPTO_PKA_INT&#160;&#160;&#160;(53U)     /* PKA module interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00307">307</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2e046857d0f8c7cd157cf2d764d6edd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CRYPTO_SHAP_INT&#160;&#160;&#160;(37U)     /* CRYPTO SHA-P Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00291">291</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07de9ebd4d17d12e04e66a32b98a0b74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CRYPTO_SHAS_INT&#160;&#160;&#160;(31U)     /* CRYPTO SHA-S Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00285">285</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac631db3de6da64446ff60cad626fa12d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CRYPTO_TRNG_INT&#160;&#160;&#160;(38U)     /* CRYPTO TRNG Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00292">292</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f23e4c83115f321a6b7f790beaa7b94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DCAN_LVL0_INT&#160;&#160;&#160;(16U)     /* DCAN Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00270">270</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94dd2a6aa8027557f3f207d1e7b232ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DCAN_LVL1_INT&#160;&#160;&#160;(29U)     /* CAN Interrupt Req1                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00283">283</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8608d9ff063c98c8cbe7605447c8b954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DCCA_DONE_INT&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00335">335</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bbd4492bbdcc3efaee5e0b1e4443b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DCCB_DONE_INT&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00336">336</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaba42f15e8011891ed87a962f0f51338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DEBUGSS_INT&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00316">316</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga894dca240777da654b5aa2dc0d2b0b1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA1_BTC_INT&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00294">294</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga055eca1a7bc17c46dc57bd1f4b423e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA1_BUS_ERR_INT&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00324">324</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f8350dfc765addd21fef18e06639a1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA1_FTC_INT&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00287">287</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga300ea1f7947f25755a9df1e220236bc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA1_HBC_INT&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00293">293</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7778519d11979c00268eabbed6fc9c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA1_LFS_INT&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00288">288</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad59111abea3eb27e737011f3bcd372b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA2_BTC_INT&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00304">304</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga874096f9fda10729c3bce1c85c4ae3ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA2_BUS_ERR_INT&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00305">305</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga589e3d25cba9ea3c4bd09cb2aad4d402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA2_FTC_INT&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00295">295</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga039cc78b93f108e2ac2bd608be9f40a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA2_HBC_INT&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00303">303</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6db4db5e6667e9afc69e6529099c5fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA2_LFS_INT&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00299">299</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4499daf87042e5f4ba313bc907240a8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM1_LVL1_INT&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00297">297</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a2f63f19734991585045f44e9e6238e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM2_LVL0_INT&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00311">311</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac26ff847e546cb2340b318804e980179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM2_LVL1_INT&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00312">312</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga847f3ab6c3db605ce54729306e566955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_29_INT&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00346">346</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0dad8d08fbb88993ca9312a757f5c322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_30_INT&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00325">325</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba76641c64ee1d57774a1d90fa08ba45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_32_INT&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00339">339</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8d9e3073e284d72126f5720bd80781c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_33_INT&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00326">326</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ef18caa99a5cd9ab058ff11f79c3150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_34_INT&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00321">321</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga846210f643aeb6b5b11bfdf298989710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_35_INT&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00322">322</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga199deb02c09ba5a0cf14ebaa51cfc0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_36_INT&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00323">323</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaed7030d9bbd4d9303e195035b33f227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_37_INT&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00367">367</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2457aaccf50cb5b6634663fc9a2b3f2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_38_INT&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00282">282</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01b78c2c3b1d533dd966e8d4de1fdfc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMM_LVL0_INT&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00290">290</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93901005903f72d97de56959ff814017"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DSS2MSS_SW1_INT&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00306">306</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d0a0eff86c0376fd7aa3e1167789352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DSS2MSS_SW2_INT&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00315">315</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaede1cb69413e5ead4d09bb519bce4b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EDMA_TPCC0_DONE_INT&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00363">363</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga960d01f5ff80888f069de576248a1ef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EDMA_TPCC0_ERROR_INT&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00364">364</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad96dceecb1cbb3f3c579813cb5c4df61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EDMA_TPTC0_DONE_INT&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00359">359</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69ba21cdb90c8bea93348d8d0e2153cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EDMA_TPTC0_ERROR_INT&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00360">360</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14dd4195f4d2def847b1805b72723d4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EDMA_TPTC1_DONE_INT&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00361">361</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e219bd9f1df5ad3e5173c92d2b53aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EDMA_TPTC1_ERROR_INT&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00362">362</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0aadaa958fea57be2cd32101d92fc88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EPWM1_1_INT&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00352">352</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9aa8bec85d0d04c31a62ecb61ac4bb29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EPWM1_2_INT&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00354">354</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1e9d3e0be1a187b3b21cfab71550a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EPWM2_1_INT&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00355">355</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga918463c352ad22d96fc90c2da85a92fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EPWM2_2_INT&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00356">356</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19e4e2f96e4db9d344ee7a6dc1b42b5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EPWM3_1_INT&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00357">357</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac27af23693e0be5d57dbbe304b378a1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EPWM3_2_INT&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00358">358</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga547632d6feb94a50bef3a4b1643b5592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_ESM_HIGH_PRIORITY_INT&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00255">255</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0931007bfd9855a28bccf2d3d31b5684"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_ESM_LOW_PRIORITY_INT&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00274">274</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4595d8589c86fccfead4724f55d89b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_FPU_INT&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00301">301</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab179988bea6bfee643fc46b0ef940a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_FRAME_END_INT&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00351">351</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafebf0c532016644b4e9745c9531ff632"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_FRAME_START_INT&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00347">347</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69c05d342d94321b572c1325f8faea45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_GEM_STC_INT&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00317">317</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d8084fddabb08adb475559d048f20cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_GIO_LVL0_INT&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00263">263</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab96d2703ca543ff4fe613518926476cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_GIO_LVL1_INT&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00277">277</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7c59f4b3404e7ab1c499bebb319e441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_GPIO0_INT&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00272">272</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4af584c574ede61b79ed8d1030c150a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_GPIO1_INT&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00286">286</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga360558e4e0fa4b0cda2a4047cb71fdf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_GPIO2_INT&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00302">302</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44b7f3431a95a13ad012cd8e94239b19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_I2C_LVL0_INT&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00320">320</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e490ac53299c18078539fa4ae57b945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00342">342</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab07433e0c7406ffd6973697dac20569b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00341">341</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab10d221113e05812d1a6c3e042ebdc76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00314">314</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae102518ef48273106da9b1b9a995a696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00313">313</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a8be66f6ac2bb8add13486cedd37831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCAN_LVL0_INT&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00289">289</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4066f5fe491037972e212f65c13a0572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCAN_LVL1_INT&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00296">296</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5201310bc4eb8893bd9c56af3a17a6ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCAN_MSG0_INT&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00298">298</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9aa0513380e1bd7648a7ee82f13e547b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCAN_MSG1_INT&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00300">300</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2689b2bee99fc8c1620b9cf1399104c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCAN_MSG2_INT&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00309">309</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga692328041f1b46fb651dc2d82231104f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCRC_REQ_INT&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00273">273</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0977ffd653ebe1e5b50a0294a7b57147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_PBIST_IRQ_INT&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00338">338</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga487c3423fb445091806f927ac236f36c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_PMU_IRQ_INT&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00276">276</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6db5ec724d6f688089240060aaa7cecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_QSPI_INT_REQ&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00281">281</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94eef101d5d07f26935ce04f8de2e90d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_RTI_COMPARE0_INT&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00256">256</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9a926ffa9520da9643857471e274200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_RTI_COMPARE1_INT&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00257">257</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13194adc428fe1f9b81ca57b75c22af8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_RTI_COMPARE2_INT&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00258">258</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad22c2792c5f0bb8a6d3000c96279894a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_RTI_COMPARE3_INT&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00259">259</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaece07048e1dfee864dee4cfb25149327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_RTI_OVRFLW0_INT&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00260">260</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27a8c5c577a16a118a9d0fe47f259f1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_RTI_OVRFLW1_INT&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00261">261</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5128b19ba9aa348b916294a7ae6ad1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_RTI_TIMEBASE_INT&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00262">262</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3633fa2a912bc835953f6e773dce4720"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SCIA_LVL0_INT&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00318">318</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf001dd0ce3fafbd34c1538b314bae12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SCIA_LVL1_INT&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00327">327</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfc8817917c16c168535f0226e0cf275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SCIB_LVL0_INT&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00319">319</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21e035a3a941ee0880e286ed24f03774"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SCIB_LVL1_INT&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00328">328</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade3e8c1213f77a22396bcdc5b8048ab0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SPIA_LVL0_INT&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00266">266</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8b955feebf467ca183ccd969cc343b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SPIA_LVL1_INT&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00280">280</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab391762c7d97f32b9b706b38cdf248c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SPIB_LVL0_INT&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00271">271</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d8bb18a1dc2b3fa4d857024e93daa07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SPIB_LVL1_INT&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00284">284</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a1a8ca9ce141d2fc998235eb0523529"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_STC_DONE_INT&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00353">353</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57f2d79e6a76b4fa635be79d08abb736"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SYS_SW0_INT&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00329">329</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1513a273a4311f85f05ae3a24920a63d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SYS_SW1_INT&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00330">330</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga083bf597bcb1cfd6872ff658eead3955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SYS_SW2_INT&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00331">331</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8640b75d609b08d3bc13896f0bb0ba45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SYS_SW3_INT&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00332">332</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8d97292650bb96d313b28f362a6ac2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SYS_SW4_INT&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00275">275</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad974f58cc5d388506d893292300061d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SYS_SW5_INT&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00337">337</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac23c30886e9945c456cb7168d08dc236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_WDT_OVRFLW0_INT&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00269">269</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8481592d17d2332c45dff67ad4ccc7f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_WDT_OVRFLW1_INT&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00278">278</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47b5a0944648dca39f942e1e437f7eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_WDT_REQ0_INT&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00264">264</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga564d2c15a1eca54a4fb9fbacf0281db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_WDT_REQ1_INT&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00265">265</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51c76bb372c2b5e0e1927ca8f0f48e54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_WDT_REQ2_INT&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00267">267</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a53d08aaf31d5fdf91f175c8682bbcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_WDT_REQ3_INT&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00268">268</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc3d6d4c3635300dba055bb6800d1f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_WDT_TB_INT&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00279">279</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
