{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718726305732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718726305739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 16:58:25 2024 " "Processing started: Tue Jun 18 16:58:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718726305739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718726305739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718726305739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718726305947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_add 16 " "Ignored 16 assignments for entity \"fp_add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726306955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726306955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726306955 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1718726306955 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_add_0002 65 " "Ignored 65 assignments for entity \"fp_add_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1718726306955 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_mult 16 " "Ignored 16 assignments for entity \"fp_mult\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726306955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726306955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726306955 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1718726306955 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_mult_0002 65 " "Ignored 65 assignments for entity \"fp_mult_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1718726306956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718726307420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718726307420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726307465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726307465 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718726308279 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1718726308279 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718726308341 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718726308342 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718726308344 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718726308360 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726308406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726308406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726308406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726308406 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718726308406 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1718726308463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726308637 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718726308639 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726308639 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718726308640 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718726308668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.661 " "Worst-case setup slack is 9.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 sopc_clk  " "    9.661               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726308881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 altera_reserved_tck  " "    0.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 sopc_clk  " "    0.207               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726308934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.289 " "Worst-case recovery slack is 13.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.289               0.000 sopc_clk  " "   13.289               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.501               0.000 altera_reserved_tck  " "   47.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726308953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.337 " "Worst-case removal slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 sopc_clk  " "    0.337               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 altera_reserved_tck  " "    0.887               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726308971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.895 " "Worst-case minimum pulse width slack is 8.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.895               0.000 sopc_clk  " "    8.895               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.873               0.000 altera_reserved_tck  " "   48.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726308978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726308978 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.651 ns " "Worst Case Available Settling Time: 18.651 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726309016 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.661 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.661" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309063 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309063 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.661  " "Path #1: Setup slack is 9.661 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.235      7.235  R        clock network delay " "     7.235      7.235  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.235      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\] " "     7.235      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.235      0.000 FF  CELL  inst\|cpu\|d_byteenable\[0\]\|q " "     7.235      0.000 FF  CELL  inst\|cpu\|d_byteenable\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.349      2.114 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|datac " "     9.349      2.114 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.763      0.414 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|combout " "     9.763      0.414 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.764      1.001 FF    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datab " "    10.764      1.001 FF    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.250      0.486 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout " "    11.250      0.486 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.992      0.742 RR    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datab " "    11.992      0.742 RR    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.486      0.494 RF  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout " "    12.486      0.494 RF  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.248      0.762 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|datab " "    13.248      0.762 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.734      0.486 FR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|combout " "    13.734      0.486 FR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.184      0.450 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab " "    14.184      0.450 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.655      0.471 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout " "    14.655      0.471 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.473      1.818 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[2\]\|ena " "    16.473      1.818 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.023      0.550 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "    17.023      0.550 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.028      6.028  R        clock network delay " "    26.028      6.028  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.784      0.756           clock pessimism removed " "    26.784      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.684     -0.100           clock uncertainty " "    26.684     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.684      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "    26.684      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.023 " "Data Arrival Time  :    17.023" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.684 " "Data Required Time :    26.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.661  " "Slack              :     9.661 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309065 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309065 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309069 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309069 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309069 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.117  " "Path #1: Hold slack is 0.117 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.371      2.371  R        clock network delay " "     2.371      2.371  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.371      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\] " "     2.371      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.371      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]\|q " "     2.371      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.562      0.191 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|dataf " "     2.562      0.191 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.045 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|combout " "     2.607      0.045 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]\|d " "     2.607      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.664      0.057 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "     2.664      0.057 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.755      2.755  R        clock network delay " "     2.755      2.755  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.547     -0.208           clock pessimism removed " "     2.547     -0.208           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.547      0.000           clock uncertainty " "     2.547      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.547      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "     2.547      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.664 " "Data Arrival Time  :     2.664" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.547 " "Data Required Time :     2.547" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.117  " "Slack              :     0.117 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309074 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309074 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.207 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.207" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.207  " "Path #1: Hold slack is 0.207 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.022      6.022  R        clock network delay " "     6.022      6.022  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.022      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\] " "     6.022      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.022      0.000 FF  CELL  inst\|cpu\|cpu\|M_target_pcb\[18\]\|q " "     6.022      0.000 FF  CELL  inst\|cpu\|cpu\|M_target_pcb\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.209      0.187 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|dataf " "     6.209      0.187 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.254      0.045 FF  CELL  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|combout " "     6.254      0.045 FF  CELL  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.254      0.000 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr\[16\]\|d " "     6.254      0.000 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.310      0.056 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "     6.310      0.056 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.223      7.223  R        clock network delay " "     7.223      7.223  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.103     -1.120           clock pessimism removed " "     6.103     -1.120           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.103      0.000           clock uncertainty " "     6.103      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.103      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "     6.103      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.310 " "Data Arrival Time  :     6.310" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.103 " "Data Required Time :     6.103" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.207  " "Slack              :     0.207 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309109 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.289 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.289" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309131 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.289  " "Path #1: Recovery slack is 13.289 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.272      7.272  R        clock network delay " "     7.272      7.272  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.272      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.272      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.272      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.272      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.586      1.314 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     8.586      1.314 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.753      0.167 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.753      0.167 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.925      4.172 FF    IC  inst\|cpu\|cpu\|D_iw\[26\]\|clrn " "    12.925      4.172 FF    IC  inst\|cpu\|cpu\|D_iw\[26\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      0.468 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "    13.393      0.468 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.026      6.026  R        clock network delay " "    26.026      6.026  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.782      0.756           clock pessimism removed " "    26.782      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.682     -0.100           clock uncertainty " "    26.682     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.682      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "    26.682      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.393 " "Data Arrival Time  :    13.393" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.682 " "Data Required Time :    26.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.289  " "Slack              :    13.289 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309132 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309132 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.501 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.501" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.501  " "Path #1: Recovery slack is 47.501 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      1.982  R        clock network delay " "     1.982      1.982  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.982      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.982      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.182      2.200 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.182      2.200 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.650      0.468 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.650      0.468 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.418      2.418  F        clock network delay " "    52.418      2.418  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.461      0.043           clock pessimism removed " "    52.461      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.151     -0.310           clock uncertainty " "    52.151     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.151      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.151      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.650 " "Data Arrival Time  :     4.650" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.151 " "Data Required Time :    52.151" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.501  " "Slack              :    47.501 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309134 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.337 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.337" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.337  " "Path #1: Removal slack is 0.337 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\] " "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.078      6.078  R        clock network delay " "     6.078      6.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.078      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.078      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.078      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.078      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.471      1.393 RR    IC  inst\|sdram\|m_data\[1\]\|clrn " "     7.471      1.393 RR    IC  inst\|sdram\|m_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.913      0.442 RF  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\] " "     7.913      0.442 RF  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.332      8.332  R        clock network delay " "     8.332      8.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.576     -0.756           clock pessimism removed " "     7.576     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.576      0.000           clock uncertainty " "     7.576      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.576      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\] " "     7.576      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.913 " "Data Arrival Time  :     7.913" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.576 " "Data Required Time :     7.576" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.337  " "Slack              :     0.337 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309152 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.887 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.887" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.887  " "Path #1: Removal slack is 0.887 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.005      2.005  R        clock network delay " "     2.005      2.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.005      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     2.005      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.005      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     2.005      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.447 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|dataf " "     2.452      0.447 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.498      0.046 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|combout " "     2.498      0.046 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.226 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|YROJ4113\[0\]\|clrn " "     2.724      0.226 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|YROJ4113\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.133      0.409 FR  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "     3.133      0.409 FR  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.295      2.295  R        clock network delay " "     2.295      2.295  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.246     -0.049           clock pessimism removed " "     2.246     -0.049           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.246      0.000           clock uncertainty " "     2.246      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.246      0.000      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "     2.246      0.000      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.133 " "Data Arrival Time  :     3.133" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.246 " "Data Required Time :     2.246" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.887  " "Slack              :     0.887 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726309155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726309155 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718726309157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718726309196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718726313534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726313884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726313884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726313884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726313884 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718726313884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314027 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718726314029 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.891 " "Worst-case setup slack is 9.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 sopc_clk  " "    9.891               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726314137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 sopc_clk  " "    0.172               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726314172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.566 " "Worst-case recovery slack is 13.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.566               0.000 sopc_clk  " "   13.566               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.662               0.000 altera_reserved_tck  " "   47.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726314187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.247 " "Worst-case removal slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 sopc_clk  " "    0.247               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 altera_reserved_tck  " "    0.838               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726314205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.926 " "Worst-case minimum pulse width slack is 8.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.926               0.000 sopc_clk  " "    8.926               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.871               0.000 altera_reserved_tck  " "   48.871               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726314211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726314211 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.675 ns " "Worst Case Available Settling Time: 18.675 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726314238 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.891 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.891" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.891  " "Path #1: Setup slack is 9.891 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      7.198  R        clock network delay " "     7.198      7.198  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\] " "     7.198      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      0.000 FF  CELL  inst\|cpu\|d_byteenable\[0\]\|q " "     7.198      0.000 FF  CELL  inst\|cpu\|d_byteenable\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.212      2.014 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|datac " "     9.212      2.014 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.661      0.449 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|combout " "     9.661      0.449 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.618      0.957 FF    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datab " "    10.618      0.957 FF    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.149      0.531 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout " "    11.149      0.531 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.849      0.700 RR    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datab " "    11.849      0.700 RR    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.387      0.538 RF  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout " "    12.387      0.538 RF  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.118      0.731 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|datab " "    13.118      0.731 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.649      0.531 FR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|combout " "    13.649      0.531 FR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.061      0.412 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab " "    14.061      0.412 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.573      0.512 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout " "    14.573      0.512 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.277      1.704 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[2\]\|ena " "    16.277      1.704 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.766      0.489 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "    16.766      0.489 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.084      6.084  R        clock network delay " "    26.084      6.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.757      0.673           clock pessimism removed " "    26.757      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.657     -0.100           clock uncertainty " "    26.657     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.657      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "    26.657      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.766 " "Data Arrival Time  :    16.766" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.657 " "Data Required Time :    26.657" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.891  " "Slack              :     9.891 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314282 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314282 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314282 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.105  " "Path #1: Hold slack is 0.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.282      2.282  R        clock network delay " "     2.282      2.282  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.282      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\] " "     2.282      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.282      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]\|q " "     2.282      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.170 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|dataf " "     2.452      0.170 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      0.048 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|combout " "     2.500      0.048 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]\|d " "     2.500      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.559      0.059 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "     2.559      0.059 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      2.648  R        clock network delay " "     2.648      2.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454     -0.194           clock pessimism removed " "     2.454     -0.194           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454      0.000           clock uncertainty " "     2.454      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "     2.454      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.559 " "Data Arrival Time  :     2.559" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.454 " "Data Required Time :     2.454" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.105  " "Slack              :     0.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.172 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.172" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314326 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.172  " "Path #1: Hold slack is 0.172 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|dataa_regout\[4\] " "From Node    : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|dataa_regout\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\|dataa_input_reg\[4\] " "To Node      : nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\|dataa_input_reg\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073      6.073  R        clock network delay " "     6.073      6.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|dataa_regout\[4\] " "     6.073      0.000     uTco  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|dataa_regout\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|dataa_regout\[4\]\|q " "     6.073      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|dataa_regout\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.688      0.615 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_mult\|man_product2_mult\|auto_generated\|Mult0~mac\|ax\[4\] " "     6.688      0.615 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_mult\|man_product2_mult\|auto_generated\|Mult0~mac\|ax\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.710      0.022 RR  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\|dataa_input_reg\[4\] " "     6.710      0.022 RR  CELL  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\|dataa_input_reg\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.556      7.556  R        clock network delay " "     7.556      7.556  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.538     -1.018           clock pessimism removed " "     6.538     -1.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.538      0.000           clock uncertainty " "     6.538      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.538      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\|dataa_input_reg\[4\] " "     6.538      0.000      uTh  nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\|dataa_input_reg\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.710 " "Data Arrival Time  :     6.710" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.538 " "Data Required Time :     6.538" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.172  " "Slack              :     0.172 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314326 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314326 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.566 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.566" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314341 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.566  " "Path #1: Recovery slack is 13.566 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      7.238  R        clock network delay " "     7.238      7.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.238      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.238      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.475      1.237 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     8.475      1.237 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.649      0.174 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.649      0.174 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.620      3.971 FF    IC  inst\|cpu\|cpu\|D_iw\[26\]\|clrn " "    12.620      3.971 FF    IC  inst\|cpu\|cpu\|D_iw\[26\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.079      0.459 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "    13.079      0.459 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.072      6.072  R        clock network delay " "    26.072      6.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.745      0.673           clock pessimism removed " "    26.745      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.645     -0.100           clock uncertainty " "    26.645     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.645      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "    26.645      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.079 " "Data Arrival Time  :    13.079" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.645 " "Data Required Time :    26.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.566  " "Slack              :    13.566 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314341 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314341 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.662 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.662" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.662  " "Path #1: Recovery slack is 47.662 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      1.926  R        clock network delay " "     1.926      1.926  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.926      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.926      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.024      2.098 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.024      2.098 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.483      0.459 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.483      0.459 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.415      2.415  F        clock network delay " "    52.415      2.415  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.455      0.040           clock pessimism removed " "    52.455      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145     -0.310           clock uncertainty " "    52.145     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.145      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.483 " "Data Arrival Time  :     4.483" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.145 " "Data Required Time :    52.145" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.662  " "Slack              :    47.662 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314345 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.247 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.247" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.247  " "Path #1: Removal slack is 0.247 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\] " "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.126      6.126  R        clock network delay " "     6.126      6.126  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.126      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.126      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.126      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.126      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.447      1.321 RR    IC  inst\|sdram\|m_data\[1\]\|clrn " "     7.447      1.321 RR    IC  inst\|sdram\|m_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.901      0.454 RF  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\] " "     7.901      0.454 RF  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.327      8.327  R        clock network delay " "     8.327      8.327  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.654     -0.673           clock pessimism removed " "     7.654     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.654      0.000           clock uncertainty " "     7.654      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.654      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\] " "     7.654      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.901 " "Data Arrival Time  :     7.901" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.654 " "Data Required Time :     7.654" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.247  " "Slack              :     0.247 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.838 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.838" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314364 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.838  " "Path #1: Removal slack is 0.838 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.938      1.938  R        clock network delay " "     1.938      1.938  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.938      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     1.938      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.938      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     1.938      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.352      0.414 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|dataf " "     2.352      0.414 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.400      0.048 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|combout " "     2.400      0.048 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.604      0.204 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|YROJ4113\[0\]\|clrn " "     2.604      0.204 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|YROJ4113\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.001      0.397 FR  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "     3.001      0.397 FR  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.209      2.209  R        clock network delay " "     2.209      2.209  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163     -0.046           clock pessimism removed " "     2.163     -0.046           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.000           clock uncertainty " "     2.163      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.000      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "     2.163      0.000      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.001 " "Data Arrival Time  :     3.001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.163 " "Data Required Time :     2.163" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.838  " "Slack              :     0.838 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726314364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726314364 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718726314365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718726314573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718726318478 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726318809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726318809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726318809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726318809 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718726318809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726318951 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718726318953 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726318953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.589 " "Worst-case setup slack is 13.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.589               0.000 sopc_clk  " "   13.589               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 altera_reserved_tck  " "    0.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 sopc_clk  " "    0.125               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.445 " "Worst-case recovery slack is 15.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.445               0.000 sopc_clk  " "   15.445               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.742               0.000 altera_reserved_tck  " "   48.742               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.250 " "Worst-case removal slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 sopc_clk  " "    0.250               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 altera_reserved_tck  " "    0.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.501 " "Worst-case minimum pulse width slack is 8.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.501               0.000 sopc_clk  " "    8.501               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.774               0.000 altera_reserved_tck  " "   48.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319079 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.150 ns " "Worst Case Available Settling Time: 19.150 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319103 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.589 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.589" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.589  " "Path #1: Setup slack is 13.589 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      3.951  R        clock network delay " "     3.951      3.951  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\] " "     3.951      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.000 FF  CELL  inst\|cpu\|d_byteenable\[0\]\|q " "     3.951      0.000 FF  CELL  inst\|cpu\|d_byteenable\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.457      1.506 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|datac " "     5.457      1.506 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.650      0.193 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|combout " "     5.650      0.193 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.315      0.665 FF    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datab " "     6.315      0.665 FF    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.532      0.217 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout " "     6.532      0.217 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.039      0.507 RR    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datab " "     7.039      0.507 RR    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.262      0.223 RF  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout " "     7.262      0.223 RF  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.760      0.498 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|datab " "     7.760      0.498 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.977      0.217 FR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|combout " "     7.977      0.217 FR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.236      0.259 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab " "     8.236      0.259 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.449      0.213 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout " "     8.449      0.213 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.796      1.347 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[2\]\|ena " "     9.796      1.347 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.035      0.239 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "    10.035      0.239 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.327      3.327  R        clock network delay " "    23.327      3.327  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.724      0.397           clock pessimism removed " "    23.724      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.624     -0.100           clock uncertainty " "    23.624     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.624      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "    23.624      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.035 " "Data Arrival Time  :    10.035" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.624 " "Data Required Time :    23.624" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.589  " "Slack              :    13.589 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.020  " "Path #1: Hold slack is 0.020 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      1.240  R        clock network delay " "     1.240      1.240  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\] " "     1.240      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]\|q " "     1.240      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.352      0.112 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|dataf " "     1.352      0.112 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.377      0.025 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|combout " "     1.377      0.025 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.377      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]\|d " "     1.377      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.403      0.026 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "     1.403      0.026 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.502      1.502  R        clock network delay " "     1.502      1.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.383     -0.119           clock pessimism removed " "     1.383     -0.119           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.383      0.000           clock uncertainty " "     1.383      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.383      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "     1.383      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.403 " "Data Arrival Time  :     1.403" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.383 " "Data Required Time :     1.383" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.020  " "Slack              :     0.020 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.125 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.125" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.125  " "Path #1: Hold slack is 0.125 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      3.324  R        clock network delay " "     3.324      3.324  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\] " "     3.324      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000 FF  CELL  inst\|cpu\|cpu\|M_target_pcb\[18\]\|q " "     3.324      0.000 FF  CELL  inst\|cpu\|cpu\|M_target_pcb\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.110 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|dataf " "     3.434      0.110 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.459      0.025 FF  CELL  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|combout " "     3.459      0.025 FF  CELL  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.459      0.000 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr\[16\]\|d " "     3.459      0.000 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.484      0.025 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "     3.484      0.025 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      3.947  R        clock network delay " "     3.947      3.947  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.359     -0.588           clock pessimism removed " "     3.359     -0.588           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.359      0.000           clock uncertainty " "     3.359      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.359      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "     3.359      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.484 " "Data Arrival Time  :     3.484" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.359 " "Data Required Time :     3.359" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.125  " "Slack              :     0.125 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319188 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.445 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319203 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.445  " "Path #1: Recovery slack is 15.445 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[24\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      3.971  R        clock network delay " "     3.971      3.971  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.971      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.971      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.855      0.884 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     4.855      0.884 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.935      0.080 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.935      0.080 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.947      3.012 FF    IC  inst\|cpu\|cpu\|D_iw\[24\]\|clrn " "     7.947      3.012 FF    IC  inst\|cpu\|cpu\|D_iw\[24\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.178      0.231 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[24\] " "     8.178      0.231 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.326      3.326  R        clock network delay " "    23.326      3.326  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.723      0.397           clock pessimism removed " "    23.723      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.623     -0.100           clock uncertainty " "    23.623     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.623      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[24\] " "    23.623      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.178 " "Data Arrival Time  :     8.178" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.623 " "Data Required Time :    23.623" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.445  " "Slack              :    15.445 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319203 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319203 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.742 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.742" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.742  " "Path #1: Recovery slack is 48.742 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.972      0.972  R        clock network delay " "     0.972      0.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.972      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.972      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.972      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.972      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.512      1.540 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.512      1.540 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.743      0.231 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.743      0.231 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.777      1.777  F        clock network delay " "    51.777      1.777  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.795      0.018           clock pessimism removed " "    51.795      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.485     -0.310           clock uncertainty " "    51.485     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.485      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.485      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.743 " "Data Arrival Time  :     2.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.485 " "Data Required Time :    51.485" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.742  " "Slack              :    48.742 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319206 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.250 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.250" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.250  " "Path #1: Removal slack is 0.250 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\] " "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.350      3.350  R        clock network delay " "     3.350      3.350  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.350      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.350      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.350      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.350      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.180      0.830 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     4.180      0.830 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.332      0.152 RF  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\] " "     4.332      0.152 RF  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.479      4.479  R        clock network delay " "     4.479      4.479  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082     -0.397           clock pessimism removed " "     4.082     -0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.000           clock uncertainty " "     4.082      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\] " "     4.082      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.332 " "Data Arrival Time  :     4.332" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.082 " "Data Required Time :     4.082" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.250  " "Slack              :     0.250 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319225 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319225 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.441 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.441" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319228 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.441  " "Path #1: Removal slack is 0.441 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.950      0.950  R        clock network delay " "     0.950      0.950  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.950      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     0.950      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.950      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     0.950      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.248 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|dataf " "     1.198      0.248 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.225      0.027 RR  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|combout " "     1.225      0.027 RR  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.367      0.142 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|YROJ4113\[0\]\|clrn " "     1.367      0.142 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|YROJ4113\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.576      0.209 RF  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "     1.576      0.209 RF  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.156      1.156  R        clock network delay " "     1.156      1.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135     -0.021           clock pessimism removed " "     1.135     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135      0.000           clock uncertainty " "     1.135      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135      0.000      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "     1.135      0.000      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.576 " "Data Arrival Time  :     1.576" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.135 " "Data Required Time :     1.135" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.441  " "Slack              :     0.441 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319228 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319228 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718726319229 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726319589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726319589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726319589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718726319589 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718726319589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319727 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718726319729 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.245 " "Worst-case setup slack is 14.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.245               0.000 sopc_clk  " "   14.245               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 altera_reserved_tck  " "    0.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 sopc_clk  " "    0.116               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.998 " "Worst-case recovery slack is 15.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.998               0.000 sopc_clk  " "   15.998               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.992               0.000 altera_reserved_tck  " "   48.992               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.167 " "Worst-case removal slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 sopc_clk  " "    0.167               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 altera_reserved_tck  " "    0.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.454 " "Worst-case minimum pulse width slack is 8.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.454               0.000 sopc_clk  " "    8.454               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.764               0.000 altera_reserved_tck  " "   48.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718726319852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718726319852 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.222 ns " "Worst Case Available Settling Time: 19.222 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718726319881 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.245 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.245" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319929 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319929 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.245  " "Path #1: Setup slack is 14.245 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "To Node      : nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      3.825  R        clock network delay " "     3.825      3.825  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\] " "     3.825      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|d_byteenable\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.000 FF  CELL  inst\|cpu\|d_byteenable\[0\]\|q " "     3.825      0.000 FF  CELL  inst\|cpu\|d_byteenable\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.128      1.303 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|datac " "     5.128      1.303 FF    IC  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.322      0.194 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|combout " "     5.322      0.194 FF  CELL  inst\|mm_interconnect_0\|sdram_s1_cmd_width_adapter\|out_data\[16\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.913      0.591 FF    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datab " "     5.913      0.591 FF    IC  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.131      0.218 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout " "     6.131      0.218 FR  CELL  inst\|mm_interconnect_0\|sdram_s1_agent\|WideOr0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.582      0.451 RR    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datab " "     6.582      0.451 RR    IC  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.806      0.224 RF  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout " "     6.806      0.224 RF  CELL  inst\|mm_interconnect_0\|cmd_demux_003\|WideOr0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      0.432 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|datab " "     7.238      0.432 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.218 FR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|combout " "     7.456      0.218 FR  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|Equal2~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.682      0.226 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab " "     7.682      0.226 RR    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.896      0.214 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout " "     7.896      0.214 RF  CELL  inst\|dma\|the_nio2_sys_dma_fifo_module\|write_collision\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.047      1.151 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[2\]\|ena " "     9.047      1.151 FF    IC  inst\|dma\|the_nio2_sys_dma_fifo_module\|last_write_data\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.261      0.214 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "     9.261      0.214 FF  CELL  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.237      3.237  R        clock network delay " "    23.237      3.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.606      0.369           clock pessimism removed " "    23.606      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.506     -0.100           clock uncertainty " "    23.506     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.506      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\] " "    23.506      0.000     uTsu  nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|last_write_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.261 " "Data Arrival Time  :     9.261" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.506 " "Data Required Time :    23.506" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.245  " "Slack              :    14.245 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319930 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319930 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319934 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.004 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.004  " "Path #1: Hold slack is 0.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.119      1.119  R        clock network delay " "     1.119      1.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.119      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\] " "     1.119      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.119      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]\|q " "     1.119      0.000 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[27\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.097 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|dataf " "     1.216      0.097 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.241      0.025 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|combout " "     1.241      0.025 FF  CELL  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.241      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]\|d " "     1.241      0.000 FF    IC  inst\|cpu\|cpu\|the_nio2_sys_cpu_cpu_nios2_oci\|the_nio2_sys_cpu_cpu_debug_slave_wrapper\|the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.265      0.024 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "     1.265      0.024 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.367      1.367  R        clock network delay " "     1.367      1.367  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.261     -0.106           clock pessimism removed " "     1.261     -0.106           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.261      0.000           clock uncertainty " "     1.261      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.261      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\] " "     1.261      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\|sr\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.265 " "Data Arrival Time  :     1.265" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.261 " "Data Required Time :     1.261" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.004  " "Slack              :     0.004 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.116 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.116" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.116  " "Path #1: Hold slack is 0.116 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\] " "From Node    : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      3.231  R        clock network delay " "     3.231      3.231  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\] " "     3.231      0.000     uTco  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|M_target_pcb\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.000 FF  CELL  inst\|cpu\|cpu\|M_target_pcb\[18\]\|q " "     3.231      0.000 FF  CELL  inst\|cpu\|cpu\|M_target_pcb\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.096 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|dataf " "     3.327      0.096 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.025 FF  CELL  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|combout " "     3.352      0.025 FF  CELL  inst\|cpu\|cpu\|A_pipe_flush_waddr_nxt~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.000 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr\[16\]\|d " "     3.352      0.000 FF    IC  inst\|cpu\|cpu\|A_pipe_flush_waddr\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.024 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "     3.376      0.024 FF  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.819      3.819  R        clock network delay " "     3.819      3.819  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260     -0.559           clock pessimism removed " "     3.260     -0.559           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000           clock uncertainty " "     3.260      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\] " "     3.260      0.000      uTh  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|A_pipe_flush_waddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.376 " "Data Arrival Time  :     3.376" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.260 " "Data Required Time :     3.260" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.116  " "Slack              :     0.116 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.998 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.998" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319989 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319989 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.998  " "Path #1: Recovery slack is 15.998 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "To Node      : nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.845      3.845  R        clock network delay " "     3.845      3.845  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.845      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.845      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.845      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.845      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.616      0.771 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     4.616      0.771 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.692      0.076 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.692      0.076 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.289      2.597 FF    IC  inst\|cpu\|cpu\|D_iw\[26\]\|clrn " "     7.289      2.597 FF    IC  inst\|cpu\|cpu\|D_iw\[26\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.505      0.216 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "     7.505      0.216 FR  CELL  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.234      3.234  R        clock network delay " "    23.234      3.234  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.603      0.369           clock pessimism removed " "    23.603      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.503     -0.100           clock uncertainty " "    23.503     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.503      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\] " "    23.503      0.000     uTsu  nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|D_iw\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.505 " "Data Arrival Time  :     7.505" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.503 " "Data Required Time :    23.503" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.998  " "Slack              :    15.998 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319990 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.992 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.992" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.992  " "Path #1: Recovery slack is 48.992 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.897      0.897  R        clock network delay " "     0.897      0.897  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.897      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.897      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.897      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.897      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.234      1.337 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.234      1.337 FF    IC  inst\|jtag_uart\|nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.450      0.216 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.450      0.216 FR  CELL  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.735      1.735  F        clock network delay " "    51.735      1.735  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.752      0.017           clock pessimism removed " "    51.752      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.442     -0.310           clock uncertainty " "    51.442     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.442      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.442      0.000     uTsu  nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.450 " "Data Arrival Time  :     2.450" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.442 " "Data Required Time :    51.442" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.992  " "Slack              :    48.992 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726319992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726319992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.167 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.167" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726320009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.167  " "Path #1: Removal slack is 0.167 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\] " "To Node      : nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      3.256  R        clock network delay " "     3.256      3.256  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.256      0.000     uTco  nio2_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.256      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.009      0.753 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     4.009      0.753 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.158      0.149 RF  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\] " "     4.158      0.149 RF  CELL  nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.360      4.360  R        clock network delay " "     4.360      4.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991     -0.369           clock pessimism removed " "     3.991     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000           clock uncertainty " "     3.991      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\] " "     3.991      0.000      uTh  nio2_sys:inst\|nio2_sys_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.158 " "Data Arrival Time  :     4.158" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.991 " "Data Required Time :     3.991" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.167  " "Slack              :     0.167 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320010 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726320010 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.383 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726320012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.383  " "Path #1: Removal slack is 0.383 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.860      0.860  R        clock network delay " "     0.860      0.860  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.860      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     0.860      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.860      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     0.860      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.076      0.216 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|dataf " "     1.076      0.216 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.104      0.028 RR  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|combout " "     1.104      0.028 RR  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|JAQF4326~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.224      0.120 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|YROJ4113\[0\]\|clrn " "     1.224      0.120 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|YROJ4113\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.419      0.195 RF  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "     1.419      0.195 RF  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.057      1.057  R        clock network delay " "     1.057      1.057  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.036     -0.021           clock pessimism removed " "     1.036     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.036      0.000           clock uncertainty " "     1.036      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.036      0.000      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\] " "     1.036      0.000      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|YROJ4113\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.419 " "Data Arrival Time  :     1.419" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.036 " "Data Required Time :     1.036" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.383  " "Slack              :     0.383 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718726320012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718726320012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718726321447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718726321448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5400 " "Peak virtual memory: 5400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718726321584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 16:58:41 2024 " "Processing ended: Tue Jun 18 16:58:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718726321584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718726321584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718726321584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718726321584 ""}
