mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593016.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3019.879 CPU sec, 60.797 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3735.361 CPU sec, 59.226 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3806.473 CPU sec, 60.455 real sec
[M::mem_process_seqs] Processed 2525160 reads in 1560.930 CPU sec, 24.823 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 235.408 sec; CPU: 12160.743 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593016.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.970 CPU sec, 24.845 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.304 CPU sec, 22.229 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.290 CPU sec, 22.235 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.754 CPU sec, 22.405 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.463 CPU sec, 22.676 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.120 CPU sec, 22.829 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.304 CPU sec, 22.892 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.335 CPU sec, 22.139 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.110 CPU sec, 22.357 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.305 CPU sec, 22.373 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.649 CPU sec, 22.621 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.626 CPU sec, 22.739 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.302 CPU sec, 23.242 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.930 CPU sec, 22.282 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.869 CPU sec, 22.187 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.610 CPU sec, 22.148 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.287 CPU sec, 22.240 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.275 CPU sec, 22.483 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.710 CPU sec, 22.431 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.161 CPU sec, 22.811 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.332 CPU sec, 22.419 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.020 CPU sec, 22.175 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.800 CPU sec, 22.594 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.005 CPU sec, 22.852 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.792 CPU sec, 23.110 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.693 CPU sec, 22.805 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.019 CPU sec, 23.003 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.297 CPU sec, 5.007 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 620.873 sec; CPU: 4892.052 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,811,718,362 cache-misses                                                  (22.41%)
S0       16 11,866,502,083,491 cycles                    #    0.000 GHz                      (22.50%)
S0       16 11,912,574,023,973 instructions              #   63.00  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.40%)
S0       16          4,172,662 cs                                                            (100.00%)
S0       16             14,085 migrations                                                    (100.00%)
S0       16            608,761 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,074,340,884,971 idle-cycles-frontend      #  568.18% frontend cycles idle     (17.14%)
S0       16  1,471,535,271,934 idle-cycles-backend       #  778.24% backend  cycles idle     (17.22%)
S0       16  3,735,371,099,121 L1-dcache-loads                                               (22.79%)
S0       16     48,526,960,604 L1-dcache-load-misses     #   82.34% of all L1-dcache hits    (28.23%)
S0       16     51,156,230,716 L1-dcache-stores                                              (27.66%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.54%)
S0       16      7,851,647,765 L1-icache-load-misses                                         (27.38%)
S0       16     59,364,612,327 LLC-loads                                                     (11.05%)
S0       16     36,375,952,309 LLC-stores                                                    (11.13%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,764,498,286,325 dTLB-loads                                                    (16.65%)
S0       16      6,691,889,730 dTLB-load-misses          #   11.28% of all dTLB cache hits   (16.49%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,645,546,634,259 iTLB-loads                                                    (16.24%)
S0       16         27,700,262 iTLB-load-misses          #    0.07% of all iTLB cache hits   (10.91%)
S0       16  1,004,593,860,107 branch-loads                                                  (16.54%)
S0       16     69,346,311,719 branch-load-misses                                            (22.13%)
S1       16        276,440,886 cache-misses                                                  (22.04%)
S1       16     84,289,199,920 cycles                    #    0.000 GHz                      (22.39%)
S1       16     20,855,164,027 instructions              #    0.00  insns per cycle          (28.10%)
S1       16             41,902 cs                                                            (100.00%)
S1       16                658 migrations                                                    (100.00%)
S1       16             31,939 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    431,436,001,311 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.26%)
S1       16     38,576,761,358 idle-cycles-backend       #    0.00% backend  cycles idle     (17.17%)
S1       16     10,235,325,094 L1-dcache-loads                                               (22.88%)
S1       16        428,988,294 L1-dcache-load-misses                                         (28.58%)
S1       16        488,718,709 L1-dcache-stores                                              (28.42%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.28%)
S1       16        293,637,037 L1-icache-load-misses                                         (27.89%)
S1       16        875,519,727 LLC-loads                                                     (10.71%)
S1       16        314,291,413 LLC-stores                                                    (10.89%)
S1       16    <not supported> LLC-prefetches          
S1       16      9,153,025,272 dTLB-loads                                                    (16.33%)
S1       16            138,288 dTLB-load-misses                                              (16.49%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      6,158,139,995 iTLB-loads                                                    (16.17%)
S1       16             74,107 iTLB-load-misses                                              (10.71%)
S1       16      3,819,783,350 branch-loads                                                  (16.22%)
S1       16         29,369,856 branch-load-misses                                            (21.81%)
S2       16        251,087,138 cache-misses                                                  (21.34%)
S2       16     66,526,069,345 cycles                    #    0.000 GHz                      (19.36%)
S2       16     19,979,869,898 instructions              #    0.00  insns per cycle          (27.66%)
S2       16            117,495 cs                                                            (100.00%)
S2       16              8,145 migrations                                                    (100.00%)
S2       16             46,086 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    488,682,006,744 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.28%)
S2       16     21,215,953,440 idle-cycles-backend       #    0.00% backend  cycles idle     (17.17%)
S2       16     10,363,022,676 L1-dcache-loads                                               (23.51%)
S2       16        431,084,452 L1-dcache-load-misses                                         (25.36%)
S2       16        416,890,749 L1-dcache-stores                                              (28.23%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.82%)
S2       16        262,337,520 L1-icache-load-misses                                         (25.01%)
S2       16        749,951,719 LLC-loads                                                     (15.09%)
S2       16        373,774,104 LLC-stores                                                    (11.02%)
S2       16    <not supported> LLC-prefetches          
S2       16      8,915,533,989 dTLB-loads                                                    (17.82%)
S2       16            660,096 dTLB-load-misses                                              (17.90%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,765,312,588 iTLB-loads                                                    (16.62%)
S2       16            781,360 iTLB-load-misses                                              (11.13%)
S2       16      3,286,763,717 branch-loads                                                  (16.58%)
S2       16         41,466,624 branch-load-misses                                            (22.19%)
S3       16        527,800,524 cache-misses                                                  (21.93%)
S3       16     84,175,036,293 cycles                    #    0.000 GHz                      (21.65%)
S3       16     31,230,491,608 instructions              #    0.00  insns per cycle          (27.42%)
S3       16            107,024 cs                                                            (100.00%)
S3       16              3,408 migrations                                                    (100.00%)
S3       16             31,509 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    441,631,055,586 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.44%)
S3       16     34,172,586,966 idle-cycles-backend       #    0.00% backend  cycles idle     (16.78%)
S3       16     15,790,497,930 L1-dcache-loads                                               (22.75%)
S3       16        753,288,277 L1-dcache-load-misses                                         (27.47%)
S3       16        794,366,762 L1-dcache-stores                                              (28.09%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.71%)
S3       16        506,398,188 L1-icache-load-misses                                         (26.66%)
S3       16      1,324,506,055 LLC-loads                                                     (12.20%)
S3       16        387,161,689 LLC-stores                                                    (11.10%)
S3       16    <not supported> LLC-prefetches          
S3       16     15,695,054,715 dTLB-loads                                                    (17.16%)
S3       16            431,552 dTLB-load-misses                                              (17.16%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      9,788,425,909 iTLB-loads                                                    (16.24%)
S3       16            130,452 iTLB-load-misses                                              (10.84%)
S3       16      5,523,474,742 branch-loads                                                  (16.38%)
S3       16        175,801,896 branch-load-misses                                            (22.12%)

     620.910848856 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593016.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.797 CPU sec, 31.276 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.249 CPU sec, 23.994 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.840 CPU sec, 24.370 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.732 CPU sec, 24.180 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.106 CPU sec, 24.865 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.587 CPU sec, 24.299 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.452 CPU sec, 24.447 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 377.182 CPU sec, 23.740 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.661 CPU sec, 24.913 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.387 CPU sec, 24.349 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.397 CPU sec, 24.017 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.138 CPU sec, 25.100 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.313 CPU sec, 24.364 real sec
[M::mem_process_seqs] Processed 940982 reads in 236.032 CPU sec, 14.845 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 346.941 sec; CPU: 5224.019 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,547,407,965 cache-misses                                                  (22.12%)
S0       16 12,696,147,277,309 cycles                    #    0.000 GHz                      (22.45%)
S0       16 11,836,765,306,710 instructions              #   59.03  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.16%)
S0       16          5,595,179 cs                                                            (100.00%)
S0       16             40,039 migrations                                                    (100.00%)
S0       16            664,698 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,100,382,004,356 idle-cycles-frontend      #  548.73% frontend cycles idle     (17.92%)
S0       16  1,923,596,325,278 idle-cycles-backend       #  959.24% backend  cycles idle     (17.03%)
S0       16  3,695,890,503,605 L1-dcache-loads                                               (22.58%)
S0       16     48,284,830,689 L1-dcache-load-misses     #   83.18% of all L1-dcache hits    (28.08%)
S0       16     51,072,476,505 L1-dcache-stores                                              (27.89%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.70%)
S0       16      8,580,964,550 L1-icache-load-misses                                         (26.92%)
S0       16     60,381,113,671 LLC-loads                                                     (11.05%)
S0       16     36,948,005,849 LLC-stores                                                    (11.02%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,809,325,835,650 dTLB-loads                                                    (16.49%)
S0       16      6,987,609,075 dTLB-load-misses          #   11.67% of all dTLB cache hits   (16.43%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,690,181,346,070 iTLB-loads                                                    (16.41%)
S0       16         75,888,773 iTLB-load-misses          #    0.18% of all iTLB cache hits   (10.96%)
S0       16  1,012,889,919,011 branch-loads                                                  (16.47%)
S0       16     70,110,761,119 branch-load-misses                                            (21.94%)
S1       16         75,187,499 cache-misses                                                  (20.97%)
S1       16     18,272,009,876 cycles                    #    0.000 GHz                      (21.81%)
S1       16      4,281,925,965 instructions              #    0.00  insns per cycle          (27.23%)
S1       16             28,586 cs                                                            (100.00%)
S1       16              1,298 migrations                                                    (100.00%)
S1       16             21,314 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    133,041,767,739 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.32%)
S1       16      7,590,868,510 idle-cycles-backend       #    0.00% backend  cycles idle     (16.67%)
S1       16      2,493,902,879 L1-dcache-loads                                               (22.58%)
S1       16        125,975,922 L1-dcache-load-misses                                         (28.11%)
S1       16        136,052,543 L1-dcache-stores                                              (28.04%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.21%)
S1       16         80,774,799 L1-icache-load-misses                                         (27.98%)
S1       16        216,064,110 LLC-loads                                                     (11.11%)
S1       16        103,897,018 LLC-stores                                                    (11.34%)
S1       16    <not supported> LLC-prefetches          
S1       16      1,959,219,159 dTLB-loads                                                    (16.74%)
S1       16            130,404 dTLB-load-misses                                              (16.82%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      1,300,439,081 iTLB-loads                                                    (16.75%)
S1       16             64,428 iTLB-load-misses                                              (11.03%)
S1       16        722,466,907 branch-loads                                                  (16.40%)
S1       16         11,179,053 branch-load-misses                                            (21.78%)
S2       16        218,850,936 cache-misses                                                  (21.03%)
S2       16     53,573,278,051 cycles                    #    0.000 GHz                      (19.74%)
S2       16     14,377,305,195 instructions              #    0.00  insns per cycle          (27.76%)
S2       16             91,760 cs                                                            (100.00%)
S2       16             10,620 migrations                                                    (100.00%)
S2       16             29,571 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    372,385,871,059 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.84%)
S2       16     18,717,514,747 idle-cycles-backend       #    0.00% backend  cycles idle     (16.34%)
S2       16      7,686,313,901 L1-dcache-loads                                               (22.89%)
S2       16        339,658,053 L1-dcache-load-misses                                         (26.63%)
S2       16        428,356,441 L1-dcache-stores                                              (27.88%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.10%)
S2       16        226,242,803 L1-icache-load-misses                                         (26.30%)
S2       16        786,194,345 LLC-loads                                                     (14.59%)
S2       16        353,656,994 LLC-stores                                                    (12.28%)
S2       16    <not supported> LLC-prefetches          
S2       16      8,107,922,790 dTLB-loads                                                    (18.75%)
S2       16            354,404 dTLB-load-misses                                              (17.47%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,161,824,007 iTLB-loads                                                    (16.44%)
S2       16            366,754 iTLB-load-misses                                              (10.87%)
S2       16      2,493,709,984 branch-loads                                                  (16.27%)
S2       16         30,105,992 branch-load-misses                                            (21.79%)
S3       16        287,296,904 cache-misses                                                  (21.78%)
S3       16     66,114,376,262 cycles                    #    0.000 GHz                      (22.23%)
S3       16     20,647,227,398 instructions              #    0.00  insns per cycle          (28.05%)
S3       16             72,724 cs                                                            (100.00%)
S3       16              3,513 migrations                                                    (100.00%)
S3       16             20,851 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    382,685,880,362 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.60%)
S3       16     19,260,468,643 idle-cycles-backend       #    0.00% backend  cycles idle     (17.41%)
S3       16      9,255,497,578 L1-dcache-loads                                               (23.20%)
S3       16        465,099,815 L1-dcache-load-misses                                         (28.37%)
S3       16        508,505,655 L1-dcache-stores                                              (28.33%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.07%)
S3       16        281,163,137 L1-icache-load-misses                                         (27.77%)
S3       16        993,310,058 LLC-loads                                                     (11.05%)
S3       16        327,155,082 LLC-stores                                                    (10.92%)
S3       16    <not supported> LLC-prefetches          
S3       16     13,566,039,373 dTLB-loads                                                    (16.33%)
S3       16            482,619 dTLB-load-misses                                              (16.20%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      7,389,809,026 iTLB-loads                                                    (16.16%)
S3       16             69,929 iTLB-load-misses                                              (10.83%)
S3       16      4,101,484,035 branch-loads                                                  (16.36%)
S3       16         98,633,898 branch-load-misses                                            (21.61%)

     347.035741936 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593016.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 830.204 CPU sec, 36.027 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 859.115 CPU sec, 27.775 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 866.530 CPU sec, 27.710 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 863.707 CPU sec, 27.622 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 868.975 CPU sec, 27.995 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 868.049 CPU sec, 27.549 real sec
[M::mem_process_seqs] Processed 2525154 reads in 704.126 CPU sec, 22.393 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 214.332 sec; CPU: 5881.564 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      5,290,269,451 cache-misses                                                  (21.53%)
S0       16  7,332,739,326,697 cycles                    #    0.000 GHz                      (22.10%)
S0       16  6,071,936,989,361 instructions              #   26.25  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.91%)
S0       16          4,702,227 cs                                                            (100.00%)
S0       16             38,410 migrations                                                    (100.00%)
S0       16            533,403 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    860,240,526,359 idle-cycles-frontend      #  371.90% frontend cycles idle     (17.31%)
S0       16  1,371,179,769,093 idle-cycles-backend       #  592.79% backend  cycles idle     (17.06%)
S0       16  1,892,226,496,437 L1-dcache-loads                                               (22.60%)
S0       16     24,959,507,401 L1-dcache-load-misses     #   42.77% of all L1-dcache hits    (28.31%)
S0       16     26,594,143,549 L1-dcache-stores                                              (28.06%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.10%)
S0       16      5,093,227,855 L1-icache-load-misses                                         (27.97%)
S0       16     32,064,919,522 LLC-loads                                                     (11.12%)
S0       16     19,060,604,506 LLC-stores                                                    (11.12%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,942,329,253,038 dTLB-loads                                                    (16.55%)
S0       16      3,805,306,388 dTLB-load-misses          #    6.32% of all dTLB cache hits   (16.44%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,376,680,902,112 iTLB-loads                                                    (16.43%)
S0       16        103,967,511 iTLB-load-misses          #    0.24% of all iTLB cache hits   (10.83%)
S0       16    529,033,912,216 branch-loads                                                  (16.12%)
S0       16     36,614,885,548 branch-load-misses                                            (21.42%)
S1       16      4,917,880,823 cache-misses                                                  (21.45%)
S1       16  7,383,214,589,225 cycles                    #    0.000 GHz                      (22.22%)
S1       16  5,859,680,056,609 instructions              #    0.00  insns per cycle          (28.09%)
S1       16          4,064,340 cs                                                            (100.00%)
S1       16             39,812 migrations                                                    (100.00%)
S1       16            588,409 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    824,183,063,276 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.74%)
S1       16  1,453,253,868,112 idle-cycles-backend       #    0.00% backend  cycles idle     (17.08%)
S1       16  1,831,656,493,737 L1-dcache-loads                                               (22.61%)
S1       16     24,098,147,167 L1-dcache-load-misses                                         (28.14%)
S1       16     25,429,336,606 L1-dcache-stores                                              (27.88%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.93%)
S1       16      4,771,070,548 L1-icache-load-misses                                         (28.22%)
S1       16     30,090,304,330 LLC-loads                                                     (11.27%)
S1       16     18,411,424,455 LLC-stores                                                    (10.97%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,897,766,295,343 dTLB-loads                                                    (16.43%)
S1       16      3,794,470,443 dTLB-load-misses                                              (16.19%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,356,405,307,708 iTLB-loads                                                    (16.17%)
S1       16        105,387,505 iTLB-load-misses                                              (10.77%)
S1       16    509,922,072,534 branch-loads                                                  (16.13%)
S1       16     35,297,952,132 branch-load-misses                                            (21.64%)
S2       16        175,417,971 cache-misses                                                  (21.65%)
S2       16     42,163,356,307 cycles                    #    0.000 GHz                      (20.57%)
S2       16     11,136,930,557 instructions              #    0.00  insns per cycle          (27.81%)
S2       16             80,488 cs                                                            (100.00%)
S2       16              9,742 migrations                                                    (100.00%)
S2       16             15,877 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    233,963,754,575 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.69%)
S2       16     13,619,316,681 idle-cycles-backend       #    0.00% backend  cycles idle     (17.32%)
S2       16      4,558,071,630 L1-dcache-loads                                               (23.66%)
S2       16        226,416,101 L1-dcache-load-misses                                         (27.09%)
S2       16        236,449,975 L1-dcache-stores                                              (28.27%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.51%)
S2       16        164,907,494 L1-icache-load-misses                                         (27.15%)
S2       16        372,145,358 LLC-loads                                                     (12.90%)
S2       16        185,176,296 LLC-stores                                                    (10.99%)
S2       16    <not supported> LLC-prefetches          
S2       16      4,471,438,828 dTLB-loads                                                    (17.37%)
S2       16            217,037 dTLB-load-misses                                              (17.36%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,759,252,932 iTLB-loads                                                    (16.64%)
S2       16            296,898 iTLB-load-misses                                              (10.55%)
S2       16      2,096,978,118 branch-loads                                                  (16.01%)
S2       16         23,432,447 branch-load-misses                                            (21.41%)
S3       16        164,840,944 cache-misses                                                  (21.06%)
S3       16     45,630,833,291 cycles                    #    0.000 GHz                      (22.10%)
S3       16     12,320,388,848 instructions              #    0.00  insns per cycle          (27.73%)
S3       16             56,800 cs                                                            (100.00%)
S3       16              3,068 migrations                                                    (100.00%)
S3       16             13,579 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    254,453,712,480 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.71%)
S3       16     16,971,627,369 idle-cycles-backend       #    0.00% backend  cycles idle     (17.05%)
S3       16      6,098,621,176 L1-dcache-loads                                               (23.08%)
S3       16        319,949,761 L1-dcache-load-misses                                         (28.76%)
S3       16        331,195,514 L1-dcache-stores                                              (28.74%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.48%)
S3       16        177,750,768 L1-icache-load-misses                                         (28.19%)
S3       16        620,373,685 LLC-loads                                                     (10.77%)
S3       16        265,627,612 LLC-stores                                                    (10.96%)
S3       16    <not supported> LLC-prefetches          
S3       16      7,935,839,673 dTLB-loads                                                    (16.60%)
S3       16            223,782 dTLB-load-misses                                              (16.48%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,260,798,048 iTLB-loads                                                    (16.50%)
S3       16            103,018 iTLB-load-misses                                              (10.73%)
S3       16      2,318,019,134 branch-loads                                                  (16.18%)
S3       16         51,710,913 branch-load-misses                                            (21.73%)

     214.625100578 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593016.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1275.033 CPU sec, 36.779 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1262.585 CPU sec, 27.156 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1274.401 CPU sec, 27.199 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1269.745 CPU sec, 26.950 real sec
[M::mem_process_seqs] Processed 2525158 reads in 693.374 CPU sec, 14.855 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 159.823 sec; CPU: 5809.958 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,515,181,033 cache-misses                                                  (20.98%)
S0       16  4,802,243,239,445 cycles                    #    0.000 GHz                      (22.47%)
S0       16  3,884,794,504,726 instructions              #   17.39  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.42%)
S0       16          3,069,930 cs                                                            (100.00%)
S0       16             29,783 migrations                                                    (100.00%)
S0       16            294,308 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    665,977,675,286 idle-cycles-frontend      #  298.20% frontend cycles idle     (18.77%)
S0       16    885,413,194,065 idle-cycles-backend       #  396.45% backend  cycles idle     (18.02%)
S0       16  1,159,472,765,975 L1-dcache-loads                                               (24.12%)
S0       16     15,095,675,479 L1-dcache-load-misses     #   26.92% of all L1-dcache hits    (30.33%)
S0       16     15,962,443,663 L1-dcache-stores                                              (29.94%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.22%)
S0       16      3,357,412,063 L1-icache-load-misses                                         (28.18%)
S0       16     22,772,492,226 LLC-loads                                                     (10.11%)
S0       16     13,296,541,469 LLC-stores                                                    (10.19%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,364,825,527,480 dTLB-loads                                                    (15.35%)
S0       16      2,906,705,603 dTLB-load-misses          #    4.60% of all dTLB cache hits   (15.65%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    935,605,909,258 iTLB-loads                                                    (15.76%)
S0       16        131,076,886 iTLB-load-misses          #    0.30% of all iTLB cache hits   (10.66%)
S0       16    346,069,316,658 branch-loads                                                  (15.94%)
S0       16     24,181,823,710 branch-load-misses                                            (21.17%)
S1       16      3,467,492,877 cache-misses                                                  (22.90%)
S1       16  4,597,629,249,835 cycles                    #    0.000 GHz                      (23.57%)
S1       16  3,818,410,762,769 instructions              #    0.00  insns per cycle          (29.57%)
S1       16          2,805,683 cs                                                            (100.00%)
S1       16             29,759 migrations                                                    (100.00%)
S1       16            689,838 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    810,374,298,675 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.19%)
S1       16    925,295,596,672 idle-cycles-backend       #    0.00% backend  cycles idle     (17.57%)
S1       16  1,216,187,047,118 L1-dcache-loads                                               (23.44%)
S1       16     16,396,862,939 L1-dcache-load-misses                                         (28.85%)
S1       16     17,997,554,687 L1-dcache-stores                                              (27.99%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.32%)
S1       16      3,652,048,995 L1-icache-load-misses                                         (27.01%)
S1       16     23,226,141,866 LLC-loads                                                     (10.44%)
S1       16     13,543,529,160 LLC-stores                                                    (10.52%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,354,283,823,132 dTLB-loads                                                    (15.83%)
S1       16      2,907,909,883 dTLB-load-misses                                              (15.88%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    950,760,940,401 iTLB-loads                                                    (15.84%)
S1       16        137,472,176 iTLB-load-misses                                              (10.78%)
S1       16    350,169,959,285 branch-loads                                                  (16.27%)
S1       16     23,825,099,319 branch-load-misses                                            (21.91%)
S2       16      3,499,751,304 cache-misses                                                  (20.59%)
S2       16  4,837,652,465,500 cycles                    #    0.000 GHz                      (21.61%)
S2       16  3,979,978,193,704 instructions              #    0.00  insns per cycle          (28.15%)
S2       16          2,975,050 cs                                                            (100.00%)
S2       16             34,292 migrations                                                    (100.00%)
S2       16            587,363 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    712,097,824,912 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.57%)
S2       16    874,084,458,422 idle-cycles-backend       #    0.00% backend  cycles idle     (17.62%)
S2       16  1,205,317,643,133 L1-dcache-loads                                               (23.55%)
S2       16     15,934,571,903 L1-dcache-load-misses                                         (27.42%)
S2       16     16,829,095,768 L1-dcache-stores                                              (28.84%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.22%)
S2       16      3,460,607,834 L1-icache-load-misses                                         (26.02%)
S2       16     21,493,481,623 LLC-loads                                                     (12.12%)
S2       16     12,822,765,645 LLC-stores                                                    (12.76%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,319,097,426,438 dTLB-loads                                                    (17.48%)
S2       16      2,893,908,001 dTLB-load-misses                                              (16.55%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    924,165,118,557 iTLB-loads                                                    (16.22%)
S2       16        135,859,311 iTLB-load-misses                                              (10.74%)
S2       16    351,303,213,279 branch-loads                                                  (16.03%)
S2       16     24,458,981,613 branch-load-misses                                            (21.30%)
S3       16        213,969,103 cache-misses                                                  (20.98%)
S3       16     55,944,453,297 cycles                    #    0.000 GHz                      (19.38%)
S3       16     15,790,447,189 instructions              #    0.00  insns per cycle          (27.35%)
S3       16             63,714 cs                                                            (100.00%)
S3       16              2,985 migrations                                                    (100.00%)
S3       16             49,391 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    327,234,571,845 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.31%)
S3       16     23,605,830,883 idle-cycles-backend       #    0.00% backend  cycles idle     (16.71%)
S3       16      7,243,197,770 L1-dcache-loads                                               (23.48%)
S3       16        346,907,998 L1-dcache-load-misses                                         (26.24%)
S3       16        376,315,288 L1-dcache-stores                                              (27.56%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (24.33%)
S3       16        188,493,045 L1-icache-load-misses                                         (26.13%)
S3       16        507,325,290 LLC-loads                                                     (14.90%)
S3       16        235,148,317 LLC-stores                                                    (12.18%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,901,143,269 dTLB-loads                                                    (18.74%)
S3       16            261,691 dTLB-load-misses                                              (17.79%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,797,242,677 iTLB-loads                                                    (15.94%)
S3       16            208,841 iTLB-load-misses                                              (10.59%)
S3       16      2,734,657,316 branch-loads                                                  (15.78%)
S3       16         69,556,237 branch-load-misses                                            (21.05%)

     160.242400239 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1747.177 CPU sec, 38.002 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1701.899 CPU sec, 27.668 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1706.898 CPU sec, 29.836 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 693.040 CPU sec, 11.136 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 146.138 sec; CPU: 5904.823 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,721,522,195 cache-misses                                                  (21.80%)
S0       16  3,715,665,349,295 cycles                    #    0.000 GHz                      (22.38%)
S0       16  2,964,366,864,181 instructions              #   12.70  insns per cycle        
                                             #    0.02  stalled cycles per insn  (28.37%)
S0       16          2,290,677 cs                                                            (100.00%)
S0       16             21,330 migrations                                                    (100.00%)
S0       16            729,619 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    793,636,085,694 idle-cycles-frontend      #  340.11% frontend cycles idle     (17.76%)
S0       16    746,299,037,153 idle-cycles-backend       #  319.82% backend  cycles idle     (17.50%)
S0       16    916,509,760,063 L1-dcache-loads                                               (23.12%)
S0       16     12,111,833,241 L1-dcache-load-misses     #   21.10% of all L1-dcache hits    (28.70%)
S0       16     12,898,080,564 L1-dcache-stores                                              (28.17%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.05%)
S0       16      2,641,872,011 L1-icache-load-misses                                         (27.91%)
S0       16     15,964,945,698 LLC-loads                                                     (11.07%)
S0       16      9,247,016,543 LLC-stores                                                    (10.98%)
S0       16    <not supported> LLC-prefetches          
S0       16    976,255,452,345 dTLB-loads                                                    (16.45%)
S0       16      2,457,373,137 dTLB-load-misses          #    3.94% of all dTLB cache hits   (16.29%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    714,641,601,541 iTLB-loads                                                    (15.80%)
S0       16        187,315,217 iTLB-load-misses          #    0.42% of all iTLB cache hits   (10.47%)
S0       16    268,948,244,315 branch-loads                                                  (15.81%)
S0       16     18,497,072,225 branch-load-misses                                            (21.16%)
S1       16      2,779,990,684 cache-misses                                                  (21.07%)
S1       16  3,772,511,920,813 cycles                    #    0.000 GHz                      (21.72%)
S1       16  3,030,014,380,271 instructions              #    0.00  insns per cycle          (27.65%)
S1       16          2,377,522 cs                                                            (100.00%)
S1       16             20,073 migrations                                                    (100.00%)
S1       16            295,933 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    742,830,542,623 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.92%)
S1       16    705,572,535,949 idle-cycles-backend       #    0.00% backend  cycles idle     (18.06%)
S1       16    879,977,294,156 L1-dcache-loads                                               (24.08%)
S1       16     11,437,832,629 L1-dcache-load-misses                                         (30.28%)
S1       16     11,938,457,267 L1-dcache-stores                                              (30.11%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (29.76%)
S1       16      2,545,340,099 L1-icache-load-misses                                         (28.88%)
S1       16     16,914,189,551 LLC-loads                                                     (10.36%)
S1       16      9,461,849,368 LLC-stores                                                    (10.77%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,021,586,839,616 dTLB-loads                                                    (15.68%)
S1       16      2,568,315,331 dTLB-load-misses                                              (15.62%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    729,381,976,101 iTLB-loads                                                    (15.40%)
S1       16        178,276,788 iTLB-load-misses                                              (10.47%)
S1       16    269,657,876,918 branch-loads                                                  (15.40%)
S1       16     19,109,692,518 branch-load-misses                                            (20.53%)
S2       16      2,905,850,296 cache-misses                                                  (22.30%)
S2       16  3,667,186,682,828 cycles                    #    0.000 GHz                      (21.60%)
S2       16  3,004,674,225,616 instructions              #    0.00  insns per cycle          (28.16%)
S2       16          2,442,338 cs                                                            (100.00%)
S2       16             25,778 migrations                                                    (100.00%)
S2       16            495,292 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    840,655,113,522 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.00%)
S2       16    765,255,894,195 idle-cycles-backend       #    0.00% backend  cycles idle     (17.15%)
S2       16    936,207,305,492 L1-dcache-loads                                               (23.90%)
S2       16     12,653,306,137 L1-dcache-load-misses                                         (28.32%)
S2       16     13,139,664,191 L1-dcache-stores                                              (27.56%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.95%)
S2       16      2,810,096,822 L1-icache-load-misses                                         (26.38%)
S2       16     16,656,484,017 LLC-loads                                                     (13.21%)
S2       16      9,874,821,028 LLC-stores                                                    (13.68%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,008,743,352,916 dTLB-loads                                                    (17.97%)
S2       16      2,547,639,753 dTLB-load-misses                                              (15.90%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    709,830,756,435 iTLB-loads                                                    (15.96%)
S2       16        174,132,844 iTLB-load-misses                                              (10.88%)
S2       16    259,986,777,039 branch-loads                                                  (16.31%)
S2       16     17,764,292,017 branch-load-misses                                            (22.06%)
S3       16      3,147,059,407 cache-misses                                                  (22.03%)
S3       16  3,778,806,938,320 cycles                    #    0.000 GHz                      (21.47%)
S3       16  2,979,205,543,309 instructions              #    0.00  insns per cycle          (28.08%)
S3       16          2,416,239 cs                                                            (100.00%)
S3       16             21,206 migrations                                                    (100.00%)
S3       16            786,621 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    923,168,844,224 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.77%)
S3       16    813,612,223,118 idle-cycles-backend       #    0.00% backend  cycles idle     (17.02%)
S3       16    940,385,701,245 L1-dcache-loads                                               (23.02%)
S3       16     13,008,017,575 L1-dcache-load-misses                                         (27.93%)
S3       16     14,176,566,777 L1-dcache-stores                                              (28.01%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.11%)
S3       16      3,072,858,106 L1-icache-load-misses                                         (27.28%)
S3       16     17,482,856,362 LLC-loads                                                     (12.21%)
S3       16      9,934,449,317 LLC-stores                                                    (11.38%)
S3       16    <not supported> LLC-prefetches          
S3       16    981,774,073,034 dTLB-loads                                                    (17.02%)
S3       16      2,484,498,357 dTLB-load-misses                                              (16.45%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    697,328,686,659 iTLB-loads                                                    (16.15%)
S3       16        178,313,875 iTLB-load-misses                                              (11.14%)
S3       16    263,323,137,105 branch-loads                                                  (16.51%)
S3       16     17,642,529,701 branch-load-misses                                            (21.84%)

     146.556591153 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
