

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:37:47 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.319 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      7|        -|        -|    -|
|Expression           |        -|      0|        0|     1254|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      365|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      7|      365|     1290|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+----------------+
    |                   Instance                  |                  Module                  |   Expression   |
    +---------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_7s_9s_7s_15_1_1_U2       |myproject_am_addmul_7s_9s_7s_15_1_1       | i0 * (i1 + i2) |
    |myproject_am_addmul_7s_9s_7s_15_1_1_U6       |myproject_am_addmul_7s_9s_7s_15_1_1       | i0 * (i1 + i2) |
    |myproject_am_submul_9s_7s_7s_15_1_1_U7       |myproject_am_submul_9s_7s_7s_15_1_1       | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_7s_14s_19ns_19_1_1_U5  |myproject_mac_mul_sub_7s_14s_19ns_19_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_7s_14s_18s_19_1_1_U1    |myproject_mac_muladd_7s_14s_18s_19_1_1    |  i0 * i1 + i2  |
    |myproject_mul_mul_7s_14s_19_1_1_U4           |myproject_mul_mul_7s_14s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_7s_15s_19_1_1_U3           |myproject_mul_mul_7s_15s_19_1_1           |     i0 * i1    |
    +---------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_3_fu_826_p2            |     *    |      0|  0|  49|           7|           9|
    |mul_ln1192_4_fu_389_p2            |     *    |      0|  0|  62|           7|          10|
    |mul_ln1192_7_fu_937_p2            |     *    |      0|  0|  33|           5|           7|
    |mul_ln1192_8_fu_477_p2            |     *    |      0|  0|  49|           7|           9|
    |r_V_10_fu_427_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_19_fu_205_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_20_fu_259_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_21_fu_737_p2                  |     *    |      0|  0|  40|           7|           8|
    |r_V_23_fu_331_p2                  |     *    |      0|  0|  40|           7|           8|
    |r_V_26_fu_445_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_27_fu_451_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_28_fu_497_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_29_fu_521_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_6_fu_341_p2                   |     *    |      0|  0|  33|           7|           7|
    |add_ln1192_11_fu_539_p2           |     +    |      0|  0|  23|          19|          19|
    |add_ln1192_12_fu_557_p2           |     +    |      0|  0|  23|          19|          19|
    |add_ln1192_1_fu_691_p2            |     +    |      0|  0|  23|          19|          19|
    |add_ln1192_2_fu_720_p2            |     +    |      0|  0|  23|          19|          19|
    |add_ln1192_3_fu_750_p2            |     +    |      0|  0|  23|          19|          19|
    |add_ln1192_5_fu_817_p2            |     +    |      0|  0|  23|          23|          23|
    |add_ln1192_6_fu_839_p2            |     +    |      0|  0|  23|          23|          23|
    |add_ln1192_8_fu_915_p2            |     +    |      0|  0|  23|          19|          19|
    |add_ln1192_9_fu_951_p2            |     +    |      0|  0|  23|          19|          19|
    |ret_V_1_fu_773_p2                 |     +    |      0|  0|  23|          17|          19|
    |ret_V_2_fu_871_p2                 |     +    |      0|  0|  23|          21|          23|
    |ret_V_3_fu_957_p2                 |     +    |      0|  0|  23|          16|          19|
    |ret_V_4_fu_599_p2                 |     +    |      0|  0|  23|          17|          19|
    |ret_V_6_fu_664_p2                 |     +    |      0|  0|  23|          20|          23|
    |r_V_24_fu_371_p2                  |     -    |      0|  0|  17|          10|          10|
    |r_V_25_fu_407_p2                  |     -    |      0|  0|  18|          11|          11|
    |r_V_32_fu_623_p2                  |     -    |      0|  0|  17|          10|          10|
    |ret_V_5_fu_645_p2                 |     -    |      0|  0|  30|          23|          23|
    |ret_V_fu_249_p2                   |     -    |      0|  0|  25|          18|          18|
    |sub_ln1192_10_fu_575_p2           |     -    |      0|  0|  23|          19|          19|
    |sub_ln1192_11_fu_593_p2           |     -    |      0|  0|  23|          19|          19|
    |sub_ln1192_12_fu_658_p2           |     -    |      0|  0|  23|          23|          23|
    |sub_ln1192_1_fu_767_p2            |     -    |      0|  0|  23|          19|          19|
    |sub_ln1192_2_fu_804_p2            |     -    |      0|  0|  23|          23|          23|
    |sub_ln1192_3_fu_852_p2            |     -    |      0|  0|  23|          23|          23|
    |sub_ln1192_4_fu_865_p2            |     -    |      0|  0|  23|          23|          23|
    |sub_ln1192_6_fu_899_p2            |     -    |      0|  0|  26|          19|          19|
    |sub_ln1192_7_fu_931_p2            |     -    |      0|  0|  23|          19|          19|
    |sub_ln1192_8_fu_491_p2            |     -    |      0|  0|  26|           1|          19|
    |sub_ln1192_9_fu_515_p2            |     -    |      0|  0|  23|          19|          19|
    |sub_ln1192_fu_703_p2              |     -    |      0|  0|  23|          19|          19|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1254|         667|         709|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  112|        224|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  115|        230|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln1192_reg_1049      |   19|   0|   19|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |mul_ln1192_1_reg_1054    |   15|   0|   15|          0|
    |mul_ln1192_2_reg_1064    |   19|   0|   19|          0|
    |mul_ln1192_4_reg_1079    |   15|   0|   15|          0|
    |mul_ln1192_6_reg_1109    |   15|   0|   15|          0|
    |mul_ln728_reg_1069       |   19|   0|   19|          0|
    |r_V_20_reg_1044          |   14|   0|   14|          0|
    |r_V_23_reg_1059          |   14|   0|   15|          1|
    |r_V_25_reg_1084          |   10|   0|   11|          1|
    |r_V_26_reg_1099          |   14|   0|   14|          0|
    |r_V_27_reg_1104          |   14|   0|   14|          0|
    |sext_ln1118_6_reg_1074   |   13|   0|   15|          2|
    |sext_ln700_1_reg_1039    |   15|   0|   15|          0|
    |sub_ln1192_5_reg_1094    |   19|   0|   19|          0|
    |tmp_1_reg_1027           |    7|   0|    7|          0|
    |tmp_2_reg_1033           |    7|   0|    7|          0|
    |tmp_5_reg_1089           |    7|   0|    7|          0|
    |trunc_ln708_3_reg_1114   |    7|   0|    7|          0|
    |trunc_ln708_4_reg_1119   |    7|   0|    7|          0|
    |x_V_ap_vld_preg          |    1|   0|    1|          0|
    |x_V_preg                 |  112|   0|  112|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  365|   0|  369|          4|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  112|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    7|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    7|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    7|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    7|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    7|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.31>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i112 @_ssdm_op_Read.ap_vld.i112P(i112* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i112 %x_V_read to i7" [firmware/myproject.cpp:50]   --->   Operation 4 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 105, i32 111)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i7 %tmp_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 14, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 7 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %trunc_ln1117 to i14" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.27ns)   --->   "%r_V_19 = mul i14 %sext_ln1117, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 9 'mul' 'r_V_19' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rhs_V = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_19, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 10 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i7 %tmp_2 to i14" [firmware/myproject.cpp:50]   --->   Operation 11 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i7 %tmp_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 98, i32 104)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %p_Val2_8, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 14 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i15 %rhs_V_1 to i18" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%ret_V = sub i18 %sext_ln728, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 16 'sub' 'ret_V' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i7 %tmp_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.27ns)   --->   "%r_V_20 = mul i14 %sext_ln1117, %sext_ln1117" [firmware/myproject.cpp:50]   --->   Operation 18 'mul' 'r_V_20' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %r_V_20 to i19" [firmware/myproject.cpp:50]   --->   Operation 19 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i7 %tmp_2 to i19" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i18 %ret_V to i19" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i19 %sext_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 22 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i19 %mul_ln1192, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 23 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_30 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_1, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 24 'bitconcatenate' 'r_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %r_V_30 to i10" [firmware/myproject.cpp:50]   --->   Operation 25 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_1)   --->   "%r_V = add i10 %sext_ln700_2, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_1)   --->   "%sext_ln1192_4 = sext i10 %r_V to i15" [firmware/myproject.cpp:50]   --->   Operation 27 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i15 %sext_ln700_1, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 28 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i7 %p_Val2_8 to i10" [firmware/myproject.cpp:51]   --->   Operation 29 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i7 %p_Val2_8 to i14" [firmware/myproject.cpp:51]   --->   Operation 30 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i7 %p_Val2_8 to i15" [firmware/myproject.cpp:51]   --->   Operation 31 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i7 %tmp_1 to i19" [firmware/myproject.cpp:51]   --->   Operation 32 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 28, i32 34)" [firmware/myproject.cpp:51]   --->   Operation 33 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_22 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_Val2_8, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 34 'bitconcatenate' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %r_V_22 to i11" [firmware/myproject.cpp:51]   --->   Operation 35 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %r_V_22 to i15" [firmware/myproject.cpp:51]   --->   Operation 36 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.55ns)   --->   "%r_V_23 = mul i15 %sext_ln1118_3, %sext_ln1116_2" [firmware/myproject.cpp:51]   --->   Operation 37 'mul' 'r_V_23' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i15 %r_V_23 to i19" [firmware/myproject.cpp:51]   --->   Operation 38 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i19 %sext_ln1192_7, %sext_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 39 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (1.27ns)   --->   "%r_V_6 = mul i14 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 40 'mul' 'r_V_6' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i14 %r_V_6 to i19" [firmware/myproject.cpp:51]   --->   Operation 41 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i7 %tmp_4 to i19" [firmware/myproject.cpp:51]   --->   Operation 42 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i19 %sext_ln728_2, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 43 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_7 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %p_Val2_8, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 44 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %r_V_7 to i10" [firmware/myproject.cpp:51]   --->   Operation 45 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i9 %r_V_7 to i15" [firmware/myproject.cpp:51]   --->   Operation 46 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.71ns)   --->   "%r_V_24 = sub i10 %sext_ln1118_5, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 47 'sub' 'r_V_24' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i10 %r_V_24 to i15" [firmware/myproject.cpp:51]   --->   Operation 48 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i7 %tmp_4 to i14" [firmware/myproject.cpp:51]   --->   Operation 49 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i7 %tmp_4 to i15" [firmware/myproject.cpp:51]   --->   Operation 50 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.70ns)   --->   "%mul_ln1192_4 = mul i15 %sext_ln1192_10, %sext_ln1192_9" [firmware/myproject.cpp:51]   --->   Operation 51 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %p_Val2_8, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 52 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i10 %shl_ln1118_6 to i11" [firmware/myproject.cpp:51]   --->   Operation 53 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.72ns)   --->   "%r_V_25 = sub i11 %sext_ln1118_9, %sext_ln1118_4" [firmware/myproject.cpp:51]   --->   Operation 54 'sub' 'r_V_25' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 21, i32 27)" [firmware/myproject.cpp:52]   --->   Operation 55 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i7 %tmp_5 to i14" [firmware/myproject.cpp:52]   --->   Operation 56 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.27ns)   --->   "%r_V_10 = mul i14 %sext_ln1118_10, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 57 'mul' 'r_V_10' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i14 %r_V_10 to i19" [firmware/myproject.cpp:52]   --->   Operation 58 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_5)   --->   "%mul_ln1192_5 = mul i19 %sext_ln728_2, %sext_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 59 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i19 @_ssdm_op_BitConcatenate.i19.i7.i12(i7 %p_Val2_8, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 60 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_5 = sub i19 %mul_ln1192_5, %rhs_V_9" [firmware/myproject.cpp:52]   --->   Operation 61 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (1.27ns)   --->   "%r_V_26 = mul i14 %sext_ln1117, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 62 'mul' 'r_V_26' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.27ns)   --->   "%r_V_27 = mul i14 %sext_ln700, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 63 'mul' 'r_V_27' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i7 %tmp_5 to i10" [firmware/myproject.cpp:52]   --->   Operation 64 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_31 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_5, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 65 'bitconcatenate' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i9 %r_V_31 to i10" [firmware/myproject.cpp:52]   --->   Operation 66 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_6)   --->   "%r_V_13 = add i10 %sext_ln1118_11, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 67 'add' 'r_V_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_6)   --->   "%sext_ln1118_13 = sext i10 %r_V_13 to i15" [firmware/myproject.cpp:52]   --->   Operation 68 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i7 %tmp_5 to i15" [firmware/myproject.cpp:52]   --->   Operation 69 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i15 %sext_ln1118_14, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 70 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (1.46ns)   --->   "%mul_ln1192_8 = mul i15 %sext_ln1118_3, %sext_ln1118_6" [firmware/myproject.cpp:53]   --->   Operation 71 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i19 @_ssdm_op_BitConcatenate.i19.i15.i4(i15 %mul_ln1192_8, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 72 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.80ns)   --->   "%sub_ln1192_8 = sub i19 0, %shl_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 73 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.27ns)   --->   "%r_V_28 = mul i14 %sext_ln700, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 74 'mul' 'r_V_28' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%rhs_V_12 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_28, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 75 'bitconcatenate' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i18 %rhs_V_12 to i19" [firmware/myproject.cpp:53]   --->   Operation 76 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_9 = sub i19 %sub_ln1192_8, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 77 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (1.27ns)   --->   "%r_V_29 = mul i14 %sext_ln1118_8, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 78 'mul' 'r_V_29' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_13 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_29, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 79 'bitconcatenate' 'rhs_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i18 %rhs_V_13 to i19" [firmware/myproject.cpp:53]   --->   Operation 80 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_11 = add i19 %sub_ln1192_9, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 81 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%rhs_V_14 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %p_Val2_8, i9 0)" [firmware/myproject.cpp:53]   --->   Operation 82 'bitconcatenate' 'rhs_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i16 %rhs_V_14 to i19" [firmware/myproject.cpp:53]   --->   Operation 83 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i19 %add_ln1192_11, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 84 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V_15 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i10(i7 %tmp_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 85 'bitconcatenate' 'rhs_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i17 %rhs_V_15 to i19" [firmware/myproject.cpp:53]   --->   Operation 86 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1192_10 = sub i19 %add_ln1192_12, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 87 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%rhs_V_16 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i10(i7 %tmp_5, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 88 'bitconcatenate' 'rhs_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i17 %rhs_V_16 to i19" [firmware/myproject.cpp:53]   --->   Operation 89 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_11 = sub i19 %sub_ln1192_10, %sext_ln1192_19" [firmware/myproject.cpp:53]   --->   Operation 90 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_4 = add i19 -32768, %sub_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 91 'add' 'ret_V_4' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %ret_V_4, i32 12, i32 18)" [firmware/myproject.cpp:53]   --->   Operation 92 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %r_V_24, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 93 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.71ns)   --->   "%r_V_32 = sub i10 %sext_ln1118, %sext_ln700_2" [firmware/myproject.cpp:54]   --->   Operation 94 'sub' 'r_V_32' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i22 %lhs_V to i23" [firmware/myproject.cpp:54]   --->   Operation 95 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_V_17 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %r_V_32, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 96 'bitconcatenate' 'rhs_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i22 %rhs_V_17 to i23" [firmware/myproject.cpp:54]   --->   Operation 97 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.82ns)   --->   "%ret_V_5 = sub i23 %sext_ln703, %sext_ln728_3" [firmware/myproject.cpp:54]   --->   Operation 98 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%r_V_18 = sub i10 %sext_ln1118_12, %sext_ln1118_11" [firmware/myproject.cpp:54]   --->   Operation 99 'sub' 'r_V_18' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%sext_ln1118_15 = sext i10 %r_V_18 to i15" [firmware/myproject.cpp:54]   --->   Operation 100 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i15 %sext_ln1118_14, %sext_ln1118_15" [firmware/myproject.cpp:54]   --->   Operation 101 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %mul_ln1192_9, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 102 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_12 = sub i23 %ret_V_5, %shl_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 103 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 104 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_6 = add i23 -458752, %sub_ln1192_12" [firmware/myproject.cpp:54]   --->   Operation 104 'add' 'ret_V_6' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i7 @_ssdm_op_PartSelect.i7.i23.i32.i32(i23 %ret_V_6, i32 16, i32 22)" [firmware/myproject.cpp:54]   --->   Operation 105 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_4_V), !map !133"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_3_V), !map !139"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_2_V), !map !145"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_1_V), !map !151"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_0_V), !map !157"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i112* %x_V), !map !163"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 112 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i112* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %y_0_V, i7* %y_1_V, i7* %y_2_V, i7* %y_3_V, i7* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 115 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_20, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 116 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i18 %rhs_V_2 to i19" [firmware/myproject.cpp:50]   --->   Operation 117 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i19 %add_ln1192, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 118 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i15.i4(i15 %mul_ln1192_1, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 119 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1192 = sub i19 %add_ln1192_1, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 120 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %tmp_1, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 121 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i18 %rhs_V_3 to i19" [firmware/myproject.cpp:50]   --->   Operation 122 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i19 %sub_ln1192, %sext_ln1192_5" [firmware/myproject.cpp:50]   --->   Operation 123 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_2 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 124 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i8 %r_V_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 125 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.55ns)   --->   "%r_V_21 = mul i15 %sext_ln700_1, %sext_ln1116_1" [firmware/myproject.cpp:50]   --->   Operation 126 'mul' 'r_V_21' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i19 @_ssdm_op_BitConcatenate.i19.i15.i4(i15 %r_V_21, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 127 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_3 = add i19 %add_ln1192_2, %rhs_V_4" [firmware/myproject.cpp:50]   --->   Operation 128 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %tmp_2, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 129 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i18 %rhs_V_5 to i19" [firmware/myproject.cpp:50]   --->   Operation 130 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i19 %add_ln1192_3, %sext_ln1192_6" [firmware/myproject.cpp:50]   --->   Operation 131 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i19 -45056, %sub_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 132 'add' 'ret_V_1' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %ret_V_1, i32 12, i32 18)" [firmware/myproject.cpp:50]   --->   Operation 133 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_0_V, i7 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 134 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i23 @_ssdm_op_BitConcatenate.i23.i19.i4(i19 %mul_ln1192_2, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 135 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i23 @_ssdm_op_BitConcatenate.i23.i19.i4(i19 %mul_ln728, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 136 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i23 %rhs_V_6, %shl_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 137 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %r_V_23, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 138 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_5 = add i23 %sub_ln1192_2, %rhs_V_7" [firmware/myproject.cpp:51]   --->   Operation 139 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i7 %tmp_1 to i15" [firmware/myproject.cpp:51]   --->   Operation 140 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.46ns)   --->   "%mul_ln1192_3 = mul i15 %sext_ln1118_7, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 141 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %mul_ln1192_3, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 142 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_6 = add i23 %add_ln1192_5, %shl_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 143 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %mul_ln1192_4, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 144 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1192_3 = sub i23 %add_ln1192_6, %shl_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 145 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i23 @_ssdm_op_BitConcatenate.i23.i11.i12(i11 %r_V_25, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 146 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_4 = sub i23 %sub_ln1192_3, %rhs_V_8" [firmware/myproject.cpp:51]   --->   Operation 147 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i23 -851968, %sub_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 148 'add' 'ret_V_2' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i7 @_ssdm_op_PartSelect.i7.i23.i32.i32(i23 %ret_V_2, i32 16, i32 22)" [firmware/myproject.cpp:51]   --->   Operation 149 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_1_V, i7 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 150 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_26, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 151 'bitconcatenate' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i18 %rhs_V_10 to i19" [firmware/myproject.cpp:52]   --->   Operation 152 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.80ns)   --->   "%sub_ln1192_6 = sub i19 %sub_ln1192_5, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 153 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%rhs_V_11 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_27, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 154 'bitconcatenate' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i18 %rhs_V_11 to i19" [firmware/myproject.cpp:52]   --->   Operation 155 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_8 = add i19 %sub_ln1192_6, %sext_ln1192_13" [firmware/myproject.cpp:52]   --->   Operation 156 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i7 %tmp_5 to i11" [firmware/myproject.cpp:52]   --->   Operation 157 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i19 @_ssdm_op_BitConcatenate.i19.i15.i4(i15 %mul_ln1192_6, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 158 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1192_7 = sub i19 %add_ln1192_8, %shl_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 159 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (1.27ns)   --->   "%mul_ln1192_7 = mul i11 29, %sext_ln1192_14" [firmware/myproject.cpp:52]   --->   Operation 160 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %mul_ln1192_7, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 161 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i19 %sub_ln1192_7, %shl_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 162 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 163 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i19 -20480, %add_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 163 'add' 'ret_V_3' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %ret_V_3, i32 12, i32 18)" [firmware/myproject.cpp:52]   --->   Operation 164 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_2_V, i7 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 165 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_3_V, i7 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 166 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_4_V, i7 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 167 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 168 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000]
trunc_ln1117       (trunc         ) [ 000]
tmp_1              (partselect    ) [ 011]
sext_ln1117        (sext          ) [ 000]
tmp_2              (partselect    ) [ 011]
sext_ln1116        (sext          ) [ 000]
r_V_19             (mul           ) [ 000]
rhs_V              (bitconcatenate) [ 000]
sext_ln700         (sext          ) [ 000]
sext_ln700_1       (sext          ) [ 011]
p_Val2_8           (partselect    ) [ 000]
rhs_V_1            (bitconcatenate) [ 000]
sext_ln728         (sext          ) [ 000]
ret_V              (sub           ) [ 000]
sext_ln700_2       (sext          ) [ 000]
r_V_20             (mul           ) [ 011]
sext_ln1192        (sext          ) [ 000]
sext_ln1192_1      (sext          ) [ 000]
sext_ln1192_2      (sext          ) [ 000]
mul_ln1192         (mul           ) [ 000]
add_ln1192         (add           ) [ 011]
r_V_30             (bitconcatenate) [ 000]
sext_ln1118        (sext          ) [ 000]
r_V                (add           ) [ 000]
sext_ln1192_4      (sext          ) [ 000]
mul_ln1192_1       (mul           ) [ 011]
sext_ln1118_1      (sext          ) [ 000]
sext_ln1118_2      (sext          ) [ 000]
sext_ln1118_3      (sext          ) [ 000]
sext_ln1192_7      (sext          ) [ 000]
tmp_4              (partselect    ) [ 000]
r_V_22             (bitconcatenate) [ 000]
sext_ln1118_4      (sext          ) [ 000]
sext_ln1116_2      (sext          ) [ 000]
r_V_23             (mul           ) [ 011]
sext_ln1192_8      (sext          ) [ 000]
mul_ln1192_2       (mul           ) [ 011]
r_V_6              (mul           ) [ 000]
sext_ln728_1       (sext          ) [ 000]
sext_ln728_2       (sext          ) [ 000]
mul_ln728          (mul           ) [ 011]
r_V_7              (bitconcatenate) [ 000]
sext_ln1118_5      (sext          ) [ 000]
sext_ln1118_6      (sext          ) [ 011]
r_V_24             (sub           ) [ 000]
sext_ln1192_9      (sext          ) [ 000]
sext_ln1118_8      (sext          ) [ 000]
sext_ln1192_10     (sext          ) [ 000]
mul_ln1192_4       (mul           ) [ 011]
shl_ln1118_6       (bitconcatenate) [ 000]
sext_ln1118_9      (sext          ) [ 000]
r_V_25             (sub           ) [ 011]
tmp_5              (partselect    ) [ 011]
sext_ln1118_10     (sext          ) [ 000]
r_V_10             (mul           ) [ 000]
sext_ln1192_11     (sext          ) [ 000]
mul_ln1192_5       (mul           ) [ 000]
rhs_V_9            (bitconcatenate) [ 000]
sub_ln1192_5       (sub           ) [ 011]
r_V_26             (mul           ) [ 011]
r_V_27             (mul           ) [ 011]
sext_ln1118_11     (sext          ) [ 000]
r_V_31             (bitconcatenate) [ 000]
sext_ln1118_12     (sext          ) [ 000]
r_V_13             (add           ) [ 000]
sext_ln1118_13     (sext          ) [ 000]
sext_ln1118_14     (sext          ) [ 000]
mul_ln1192_6       (mul           ) [ 011]
mul_ln1192_8       (mul           ) [ 000]
shl_ln1192_6       (bitconcatenate) [ 000]
sub_ln1192_8       (sub           ) [ 000]
r_V_28             (mul           ) [ 000]
rhs_V_12           (bitconcatenate) [ 000]
sext_ln1192_15     (sext          ) [ 000]
sub_ln1192_9       (sub           ) [ 000]
r_V_29             (mul           ) [ 000]
rhs_V_13           (bitconcatenate) [ 000]
sext_ln1192_16     (sext          ) [ 000]
add_ln1192_11      (add           ) [ 000]
rhs_V_14           (bitconcatenate) [ 000]
sext_ln1192_17     (sext          ) [ 000]
add_ln1192_12      (add           ) [ 000]
rhs_V_15           (bitconcatenate) [ 000]
sext_ln1192_18     (sext          ) [ 000]
sub_ln1192_10      (sub           ) [ 000]
rhs_V_16           (bitconcatenate) [ 000]
sext_ln1192_19     (sext          ) [ 000]
sub_ln1192_11      (sub           ) [ 000]
ret_V_4            (add           ) [ 000]
trunc_ln708_3      (partselect    ) [ 011]
lhs_V              (bitconcatenate) [ 000]
r_V_32             (sub           ) [ 000]
sext_ln703         (sext          ) [ 000]
rhs_V_17           (bitconcatenate) [ 000]
sext_ln728_3       (sext          ) [ 000]
ret_V_5            (sub           ) [ 000]
r_V_18             (sub           ) [ 000]
sext_ln1118_15     (sext          ) [ 000]
mul_ln1192_9       (mul           ) [ 000]
shl_ln1192_7       (bitconcatenate) [ 000]
sub_ln1192_12      (sub           ) [ 000]
ret_V_6            (add           ) [ 000]
trunc_ln708_4      (partselect    ) [ 011]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
spectopmodule_ln0  (spectopmodule ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln32 (specinterface ) [ 000]
specpipeline_ln33  (specpipeline  ) [ 000]
rhs_V_2            (bitconcatenate) [ 000]
sext_ln1192_3      (sext          ) [ 000]
add_ln1192_1       (add           ) [ 000]
shl_ln             (bitconcatenate) [ 000]
sub_ln1192         (sub           ) [ 000]
rhs_V_3            (bitconcatenate) [ 000]
sext_ln1192_5      (sext          ) [ 000]
add_ln1192_2       (add           ) [ 000]
r_V_2              (bitconcatenate) [ 000]
sext_ln1116_1      (sext          ) [ 000]
r_V_21             (mul           ) [ 000]
rhs_V_4            (bitconcatenate) [ 000]
add_ln1192_3       (add           ) [ 000]
rhs_V_5            (bitconcatenate) [ 000]
sext_ln1192_6      (sext          ) [ 000]
sub_ln1192_1       (sub           ) [ 000]
ret_V_1            (add           ) [ 000]
trunc_ln           (partselect    ) [ 000]
write_ln50         (write         ) [ 000]
shl_ln1192_1       (bitconcatenate) [ 000]
rhs_V_6            (bitconcatenate) [ 000]
sub_ln1192_2       (sub           ) [ 000]
rhs_V_7            (bitconcatenate) [ 000]
add_ln1192_5       (add           ) [ 000]
sext_ln1118_7      (sext          ) [ 000]
mul_ln1192_3       (mul           ) [ 000]
shl_ln1192_2       (bitconcatenate) [ 000]
add_ln1192_6       (add           ) [ 000]
shl_ln1192_3       (bitconcatenate) [ 000]
sub_ln1192_3       (sub           ) [ 000]
rhs_V_8            (bitconcatenate) [ 000]
sub_ln1192_4       (sub           ) [ 000]
ret_V_2            (add           ) [ 000]
trunc_ln708_1      (partselect    ) [ 000]
write_ln51         (write         ) [ 000]
rhs_V_10           (bitconcatenate) [ 000]
sext_ln1192_12     (sext          ) [ 000]
sub_ln1192_6       (sub           ) [ 000]
rhs_V_11           (bitconcatenate) [ 000]
sext_ln1192_13     (sext          ) [ 000]
add_ln1192_8       (add           ) [ 000]
sext_ln1192_14     (sext          ) [ 000]
shl_ln1192_4       (bitconcatenate) [ 000]
sub_ln1192_7       (sub           ) [ 000]
mul_ln1192_7       (mul           ) [ 000]
shl_ln1192_5       (bitconcatenate) [ 000]
add_ln1192_9       (add           ) [ 000]
ret_V_3            (add           ) [ 000]
trunc_ln708_2      (partselect    ) [ 000]
write_ln52         (write         ) [ 000]
write_ln53         (write         ) [ 000]
write_ln54         (write         ) [ 000]
ret_ln56           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i112P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i7.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i15.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i7.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i12"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i7.i11"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i7P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i19.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i11.i12"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i11.i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="x_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="112" slack="0"/>
<pin id="134" dir="0" index="1" bw="112" slack="0"/>
<pin id="135" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln50_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln51_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln52_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln53_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="1"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln54_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="1"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln1117_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="112" slack="0"/>
<pin id="175" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="112" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="0" index="3" bw="8" slack="0"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln1117_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="112" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="6" slack="0"/>
<pin id="196" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln1116_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_V_19_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="rhs_V_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="18" slack="0"/>
<pin id="213" dir="0" index="1" bw="14" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln700_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln700_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Val2_8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="112" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="0" index="3" bw="8" slack="0"/>
<pin id="232" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="rhs_V_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln728_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="0"/>
<pin id="247" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="ret_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="15" slack="0"/>
<pin id="251" dir="0" index="1" bw="18" slack="0"/>
<pin id="252" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln700_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_V_20_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln1192_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln1192_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln1192_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="18" slack="0"/>
<pin id="275" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="r_V_30_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_30/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln1118_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln1118_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln1118_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln1118_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln1192_7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="112" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="r_V_22_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_22/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln1118_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln1116_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="r_V_23_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln1192_8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="0"/>
<pin id="339" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="r_V_6_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="0" index="1" bw="7" slack="0"/>
<pin id="344" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln728_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln728_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="r_V_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln1118_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln1118_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="r_V_24_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_24/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln1192_9_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln1118_8_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln1192_10_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="mul_ln1192_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln1118_6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln1118_9_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_V_25_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_25/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="0" index="1" bw="112" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln1118_10_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="r_V_10_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln1192_11_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="14" slack="0"/>
<pin id="435" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="rhs_V_9_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="19" slack="0"/>
<pin id="439" dir="0" index="1" bw="7" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_V_26_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="0"/>
<pin id="448" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="r_V_27_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln1118_11_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="r_V_31_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_31/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln1118_12_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln1118_14_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mul_ln1192_8_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="9" slack="0"/>
<pin id="480" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="shl_ln1192_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="19" slack="0"/>
<pin id="485" dir="0" index="1" bw="15" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_6/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sub_ln1192_8_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="19" slack="0"/>
<pin id="494" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_8/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_V_28_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="0" index="1" bw="7" slack="0"/>
<pin id="500" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="rhs_V_12_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="18" slack="0"/>
<pin id="505" dir="0" index="1" bw="14" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_12/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln1192_15_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="18" slack="0"/>
<pin id="513" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln1192_9_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="19" slack="0"/>
<pin id="517" dir="0" index="1" bw="18" slack="0"/>
<pin id="518" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_9/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="r_V_29_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="0"/>
<pin id="524" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="rhs_V_13_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="0"/>
<pin id="529" dir="0" index="1" bw="14" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_13/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln1192_16_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="18" slack="0"/>
<pin id="537" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln1192_11_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="19" slack="0"/>
<pin id="541" dir="0" index="1" bw="18" slack="0"/>
<pin id="542" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_11/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="rhs_V_14_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="7" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_14/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln1192_17_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln1192_12_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="19" slack="0"/>
<pin id="559" dir="0" index="1" bw="16" slack="0"/>
<pin id="560" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="rhs_V_15_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="17" slack="0"/>
<pin id="565" dir="0" index="1" bw="7" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_15/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln1192_18_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="17" slack="0"/>
<pin id="573" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sub_ln1192_10_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="19" slack="0"/>
<pin id="577" dir="0" index="1" bw="17" slack="0"/>
<pin id="578" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_10/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="rhs_V_16_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="17" slack="0"/>
<pin id="583" dir="0" index="1" bw="7" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_16/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln1192_19_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="17" slack="0"/>
<pin id="591" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sub_ln1192_11_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="19" slack="0"/>
<pin id="595" dir="0" index="1" bw="17" slack="0"/>
<pin id="596" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_11/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="ret_V_4_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="19" slack="0"/>
<pin id="602" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln708_3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="0" index="1" bw="19" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="0" index="3" bw="6" slack="0"/>
<pin id="610" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="lhs_V_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="22" slack="0"/>
<pin id="617" dir="0" index="1" bw="10" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="r_V_32_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="0" index="1" bw="7" slack="0"/>
<pin id="626" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln703_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="22" slack="0"/>
<pin id="631" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="rhs_V_17_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="22" slack="0"/>
<pin id="635" dir="0" index="1" bw="10" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_17/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln728_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="22" slack="0"/>
<pin id="643" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="ret_V_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="22" slack="0"/>
<pin id="647" dir="0" index="1" bw="22" slack="0"/>
<pin id="648" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="shl_ln1192_7_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="23" slack="0"/>
<pin id="653" dir="0" index="1" bw="15" slack="0"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_7/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sub_ln1192_12_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="23" slack="0"/>
<pin id="660" dir="0" index="1" bw="23" slack="0"/>
<pin id="661" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_12/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="ret_V_6_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="20" slack="0"/>
<pin id="666" dir="0" index="1" bw="23" slack="0"/>
<pin id="667" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln708_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="0" index="1" bw="23" slack="0"/>
<pin id="673" dir="0" index="2" bw="6" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="rhs_V_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="18" slack="0"/>
<pin id="682" dir="0" index="1" bw="14" slack="1"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln1192_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="18" slack="0"/>
<pin id="689" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln1192_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="19" slack="1"/>
<pin id="693" dir="0" index="1" bw="18" slack="0"/>
<pin id="694" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="shl_ln_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="19" slack="0"/>
<pin id="698" dir="0" index="1" bw="15" slack="1"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sub_ln1192_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="19" slack="0"/>
<pin id="705" dir="0" index="1" bw="19" slack="0"/>
<pin id="706" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="rhs_V_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="18" slack="0"/>
<pin id="711" dir="0" index="1" bw="7" slack="1"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln1192_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="18" slack="0"/>
<pin id="718" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln1192_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="19" slack="0"/>
<pin id="722" dir="0" index="1" bw="18" slack="0"/>
<pin id="723" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="r_V_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="7" slack="1"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sext_ln1116_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="r_V_21_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="1"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="rhs_V_4_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="19" slack="0"/>
<pin id="744" dir="0" index="1" bw="15" slack="0"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln1192_3_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="19" slack="0"/>
<pin id="752" dir="0" index="1" bw="19" slack="0"/>
<pin id="753" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="rhs_V_5_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="18" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="1"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln1192_6_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="18" slack="0"/>
<pin id="765" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sub_ln1192_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="19" slack="0"/>
<pin id="769" dir="0" index="1" bw="18" slack="0"/>
<pin id="770" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="ret_V_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="17" slack="0"/>
<pin id="775" dir="0" index="1" bw="19" slack="0"/>
<pin id="776" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="7" slack="0"/>
<pin id="781" dir="0" index="1" bw="19" slack="0"/>
<pin id="782" dir="0" index="2" bw="5" slack="0"/>
<pin id="783" dir="0" index="3" bw="6" slack="0"/>
<pin id="784" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="shl_ln1192_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="23" slack="0"/>
<pin id="792" dir="0" index="1" bw="19" slack="1"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="rhs_V_6_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="23" slack="0"/>
<pin id="799" dir="0" index="1" bw="19" slack="1"/>
<pin id="800" dir="0" index="2" bw="1" slack="0"/>
<pin id="801" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sub_ln1192_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="23" slack="0"/>
<pin id="806" dir="0" index="1" bw="23" slack="0"/>
<pin id="807" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="rhs_V_7_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="23" slack="0"/>
<pin id="812" dir="0" index="1" bw="15" slack="1"/>
<pin id="813" dir="0" index="2" bw="1" slack="0"/>
<pin id="814" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln1192_5_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="23" slack="0"/>
<pin id="819" dir="0" index="1" bw="23" slack="0"/>
<pin id="820" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sext_ln1118_7_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="1"/>
<pin id="825" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="mul_ln1192_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="0"/>
<pin id="828" dir="0" index="1" bw="9" slack="1"/>
<pin id="829" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="shl_ln1192_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="23" slack="0"/>
<pin id="833" dir="0" index="1" bw="15" slack="0"/>
<pin id="834" dir="0" index="2" bw="1" slack="0"/>
<pin id="835" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_2/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln1192_6_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="23" slack="0"/>
<pin id="841" dir="0" index="1" bw="23" slack="0"/>
<pin id="842" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="shl_ln1192_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="23" slack="0"/>
<pin id="847" dir="0" index="1" bw="15" slack="1"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_3/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sub_ln1192_3_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="23" slack="0"/>
<pin id="854" dir="0" index="1" bw="23" slack="0"/>
<pin id="855" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/2 "/>
</bind>
</comp>

<comp id="858" class="1004" name="rhs_V_8_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="23" slack="0"/>
<pin id="860" dir="0" index="1" bw="11" slack="1"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="sub_ln1192_4_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="23" slack="0"/>
<pin id="867" dir="0" index="1" bw="23" slack="0"/>
<pin id="868" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="ret_V_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="21" slack="0"/>
<pin id="873" dir="0" index="1" bw="23" slack="0"/>
<pin id="874" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln708_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="0"/>
<pin id="879" dir="0" index="1" bw="23" slack="0"/>
<pin id="880" dir="0" index="2" bw="6" slack="0"/>
<pin id="881" dir="0" index="3" bw="6" slack="0"/>
<pin id="882" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="rhs_V_10_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="18" slack="0"/>
<pin id="890" dir="0" index="1" bw="14" slack="1"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_10/2 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln1192_12_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="18" slack="0"/>
<pin id="897" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sub_ln1192_6_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="19" slack="1"/>
<pin id="901" dir="0" index="1" bw="18" slack="0"/>
<pin id="902" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_6/2 "/>
</bind>
</comp>

<comp id="904" class="1004" name="rhs_V_11_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="18" slack="0"/>
<pin id="906" dir="0" index="1" bw="14" slack="1"/>
<pin id="907" dir="0" index="2" bw="1" slack="0"/>
<pin id="908" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_11/2 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln1192_13_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="18" slack="0"/>
<pin id="913" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/2 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln1192_8_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="19" slack="0"/>
<pin id="917" dir="0" index="1" bw="18" slack="0"/>
<pin id="918" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln1192_14_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="1"/>
<pin id="923" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="shl_ln1192_4_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="19" slack="0"/>
<pin id="926" dir="0" index="1" bw="15" slack="1"/>
<pin id="927" dir="0" index="2" bw="1" slack="0"/>
<pin id="928" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_4/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sub_ln1192_7_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="19" slack="0"/>
<pin id="933" dir="0" index="1" bw="19" slack="0"/>
<pin id="934" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/2 "/>
</bind>
</comp>

<comp id="937" class="1004" name="mul_ln1192_7_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="6" slack="0"/>
<pin id="939" dir="0" index="1" bw="7" slack="0"/>
<pin id="940" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/2 "/>
</bind>
</comp>

<comp id="943" class="1004" name="shl_ln1192_5_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="19" slack="0"/>
<pin id="945" dir="0" index="1" bw="11" slack="0"/>
<pin id="946" dir="0" index="2" bw="1" slack="0"/>
<pin id="947" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/2 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln1192_9_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="19" slack="0"/>
<pin id="953" dir="0" index="1" bw="19" slack="0"/>
<pin id="954" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/2 "/>
</bind>
</comp>

<comp id="957" class="1004" name="ret_V_3_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="16" slack="0"/>
<pin id="959" dir="0" index="1" bw="19" slack="0"/>
<pin id="960" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="963" class="1004" name="trunc_ln708_2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="7" slack="0"/>
<pin id="965" dir="0" index="1" bw="19" slack="0"/>
<pin id="966" dir="0" index="2" bw="5" slack="0"/>
<pin id="967" dir="0" index="3" bw="6" slack="0"/>
<pin id="968" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="974" class="1007" name="grp_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="7" slack="0"/>
<pin id="976" dir="0" index="1" bw="14" slack="0"/>
<pin id="977" dir="0" index="2" bw="18" slack="0"/>
<pin id="978" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/1 add_ln1192/1 "/>
</bind>
</comp>

<comp id="982" class="1007" name="grp_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="7" slack="0"/>
<pin id="984" dir="0" index="1" bw="9" slack="0"/>
<pin id="985" dir="0" index="2" bw="7" slack="0"/>
<pin id="986" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V/1 sext_ln1192_4/1 mul_ln1192_1/1 "/>
</bind>
</comp>

<comp id="990" class="1007" name="mul_ln1192_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="7" slack="0"/>
<pin id="992" dir="0" index="1" bw="15" slack="0"/>
<pin id="993" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/1 "/>
</bind>
</comp>

<comp id="996" class="1007" name="mul_ln728_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="7" slack="0"/>
<pin id="998" dir="0" index="1" bw="14" slack="0"/>
<pin id="999" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/1 "/>
</bind>
</comp>

<comp id="1002" class="1007" name="grp_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="7" slack="0"/>
<pin id="1004" dir="0" index="1" bw="14" slack="0"/>
<pin id="1005" dir="0" index="2" bw="19" slack="0"/>
<pin id="1006" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln1192_5/1 sub_ln1192_5/1 "/>
</bind>
</comp>

<comp id="1010" class="1007" name="grp_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="7" slack="0"/>
<pin id="1012" dir="0" index="1" bw="9" slack="0"/>
<pin id="1013" dir="0" index="2" bw="7" slack="0"/>
<pin id="1014" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_13/1 sext_ln1118_13/1 mul_ln1192_6/1 "/>
</bind>
</comp>

<comp id="1018" class="1007" name="grp_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="0"/>
<pin id="1020" dir="0" index="1" bw="7" slack="0"/>
<pin id="1021" dir="0" index="2" bw="7" slack="0"/>
<pin id="1022" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_18/1 sext_ln1118_15/1 mul_ln1192_9/1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="7" slack="1"/>
<pin id="1029" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_2_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="7" slack="1"/>
<pin id="1035" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="sext_ln700_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="15" slack="1"/>
<pin id="1041" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="r_V_20_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="14" slack="1"/>
<pin id="1046" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="add_ln1192_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="19" slack="1"/>
<pin id="1051" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="mul_ln1192_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="15" slack="1"/>
<pin id="1056" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="r_V_23_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="15" slack="1"/>
<pin id="1061" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="mul_ln1192_2_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="19" slack="1"/>
<pin id="1066" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="mul_ln728_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="19" slack="1"/>
<pin id="1071" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="sext_ln1118_6_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="15" slack="1"/>
<pin id="1076" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_6 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="mul_ln1192_4_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="15" slack="1"/>
<pin id="1081" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="r_V_25_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="11" slack="1"/>
<pin id="1086" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="tmp_5_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="1"/>
<pin id="1091" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="sub_ln1192_5_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="19" slack="1"/>
<pin id="1096" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_5 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="r_V_26_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="14" slack="1"/>
<pin id="1101" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="r_V_27_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="14" slack="1"/>
<pin id="1106" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="mul_ln1192_6_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="15" slack="1"/>
<pin id="1111" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="trunc_ln708_3_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="7" slack="1"/>
<pin id="1116" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="trunc_ln708_4_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="7" slack="1"/>
<pin id="1121" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="118" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="118" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="118" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="118" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="118" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="132" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="132" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="132" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="173" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="187" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="191" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="191" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="132" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="227" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="211" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="177" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="187" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="187" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="191" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="249" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="177" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="227" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="227" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="227" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="177" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="132" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="227" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="315" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="297" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="293" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="293" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="305" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="227" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="355" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="363" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="289" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="305" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="305" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="377" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="48" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="227" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="323" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="14" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="132" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="293" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="227" pin="4"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="187" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="423" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="219" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="423" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="413" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="413" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="38" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="413" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="297" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="367" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="60" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="26" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="62" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="483" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="219" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="293" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="24" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="491" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="381" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="293" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="24" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="26" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="527" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="515" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="64" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="227" pin="4"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="66" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="539" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="68" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="177" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="70" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="557" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="68" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="413" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="70" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="575" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="72" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="76" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="78" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="620"><net_src comp="80" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="371" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="58" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="285" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="255" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="615" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="80" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="623" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="58" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="629" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="82" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="34" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="645" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="651" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="84" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="86" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="88" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="90" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="685"><net_src comp="24" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="26" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="690"><net_src comp="680" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="60" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="26" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="691" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="696" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="112" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="114" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="719"><net_src comp="709" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="703" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="44" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="46" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="736"><net_src comp="726" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="60" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="737" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="26" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="754"><net_src comp="720" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="742" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="112" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="114" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="766"><net_src comp="756" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="750" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="116" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="785"><net_src comp="74" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="76" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="788"><net_src comp="78" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="789"><net_src comp="779" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="795"><net_src comp="120" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="26" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="120" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="26" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="808"><net_src comp="797" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="790" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="815"><net_src comp="82" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="34" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="821"><net_src comp="804" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="810" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="836"><net_src comp="82" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="826" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="34" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="843"><net_src comp="817" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="831" pin="3"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="82" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="34" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="839" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="845" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="863"><net_src comp="122" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="58" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="869"><net_src comp="852" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="858" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="124" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="865" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="883"><net_src comp="86" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="871" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="88" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="886"><net_src comp="90" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="887"><net_src comp="877" pin="4"/><net_sink comp="145" pin=2"/></net>

<net id="893"><net_src comp="24" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="26" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="898"><net_src comp="888" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="24" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="26" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="914"><net_src comp="904" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="899" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="929"><net_src comp="60" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="26" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="935"><net_src comp="915" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="924" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="126" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="921" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="948"><net_src comp="128" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="937" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="34" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="955"><net_src comp="931" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="943" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="130" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="951" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="969"><net_src comp="74" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="971"><net_src comp="76" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="972"><net_src comp="78" pin="0"/><net_sink comp="963" pin=3"/></net>

<net id="973"><net_src comp="963" pin="4"/><net_sink comp="152" pin=2"/></net>

<net id="979"><net_src comp="269" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="265" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="273" pin="1"/><net_sink comp="974" pin=2"/></net>

<net id="987"><net_src comp="255" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="285" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="989"><net_src comp="223" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="994"><net_src comp="301" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="337" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="351" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="347" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1007"><net_src comp="351" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="433" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="437" pin="3"/><net_sink comp="1002" pin=2"/></net>

<net id="1015"><net_src comp="457" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="469" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="473" pin="1"/><net_sink comp="1010" pin=2"/></net>

<net id="1023"><net_src comp="469" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="457" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="473" pin="1"/><net_sink comp="1018" pin=2"/></net>

<net id="1026"><net_src comp="1018" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="1030"><net_src comp="177" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1036"><net_src comp="191" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1042"><net_src comp="223" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1047"><net_src comp="259" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1052"><net_src comp="974" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1057"><net_src comp="982" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1062"><net_src comp="331" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1067"><net_src comp="990" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1072"><net_src comp="996" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1077"><net_src comp="367" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1082"><net_src comp="389" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1087"><net_src comp="407" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1092"><net_src comp="413" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1097"><net_src comp="1002" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1102"><net_src comp="445" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1107"><net_src comp="451" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1112"><net_src comp="1010" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1117"><net_src comp="605" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1122"><net_src comp="670" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {2 }
	Port: y_1_V | {2 }
	Port: y_2_V | {2 }
	Port: y_3_V | {2 }
	Port: y_4_V | {2 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1117 : 1
		sext_ln1116 : 1
		r_V_19 : 2
		rhs_V : 3
		sext_ln700 : 1
		sext_ln700_1 : 1
		rhs_V_1 : 1
		sext_ln728 : 2
		ret_V : 4
		sext_ln700_2 : 1
		r_V_20 : 2
		sext_ln1192 : 3
		sext_ln1192_1 : 1
		sext_ln1192_2 : 5
		mul_ln1192 : 4
		add_ln1192 : 6
		r_V_30 : 1
		sext_ln1118 : 2
		r_V : 3
		sext_ln1192_4 : 4
		mul_ln1192_1 : 5
		sext_ln1118_1 : 1
		sext_ln1118_2 : 1
		sext_ln1118_3 : 1
		sext_ln1192_7 : 1
		r_V_22 : 1
		sext_ln1118_4 : 2
		sext_ln1116_2 : 2
		r_V_23 : 3
		sext_ln1192_8 : 4
		mul_ln1192_2 : 5
		r_V_6 : 2
		sext_ln728_1 : 3
		sext_ln728_2 : 1
		mul_ln728 : 4
		r_V_7 : 1
		sext_ln1118_5 : 2
		sext_ln1118_6 : 2
		r_V_24 : 3
		sext_ln1192_9 : 4
		sext_ln1118_8 : 1
		sext_ln1192_10 : 1
		mul_ln1192_4 : 5
		shl_ln1118_6 : 1
		sext_ln1118_9 : 2
		r_V_25 : 3
		sext_ln1118_10 : 1
		r_V_10 : 2
		sext_ln1192_11 : 3
		mul_ln1192_5 : 4
		rhs_V_9 : 1
		sub_ln1192_5 : 5
		r_V_26 : 2
		r_V_27 : 2
		sext_ln1118_11 : 1
		r_V_31 : 1
		sext_ln1118_12 : 2
		r_V_13 : 3
		sext_ln1118_13 : 4
		sext_ln1118_14 : 1
		mul_ln1192_6 : 5
		mul_ln1192_8 : 3
		shl_ln1192_6 : 4
		sub_ln1192_8 : 5
		r_V_28 : 2
		rhs_V_12 : 3
		sext_ln1192_15 : 4
		sub_ln1192_9 : 6
		r_V_29 : 2
		rhs_V_13 : 3
		sext_ln1192_16 : 4
		add_ln1192_11 : 7
		rhs_V_14 : 1
		sext_ln1192_17 : 2
		add_ln1192_12 : 8
		rhs_V_15 : 1
		sext_ln1192_18 : 2
		sub_ln1192_10 : 9
		rhs_V_16 : 1
		sext_ln1192_19 : 2
		sub_ln1192_11 : 10
		ret_V_4 : 11
		trunc_ln708_3 : 12
		lhs_V : 4
		r_V_32 : 3
		sext_ln703 : 5
		rhs_V_17 : 4
		sext_ln728_3 : 5
		ret_V_5 : 6
		r_V_18 : 3
		sext_ln1118_15 : 4
		mul_ln1192_9 : 5
		shl_ln1192_7 : 6
		sub_ln1192_12 : 7
		ret_V_6 : 8
		trunc_ln708_4 : 9
	State 2
		sext_ln1192_3 : 1
		add_ln1192_1 : 2
		sub_ln1192 : 3
		sext_ln1192_5 : 1
		add_ln1192_2 : 4
		sext_ln1116_1 : 1
		r_V_21 : 2
		rhs_V_4 : 3
		add_ln1192_3 : 5
		sext_ln1192_6 : 1
		sub_ln1192_1 : 6
		ret_V_1 : 7
		trunc_ln : 8
		write_ln50 : 9
		sub_ln1192_2 : 1
		add_ln1192_5 : 2
		mul_ln1192_3 : 1
		shl_ln1192_2 : 2
		add_ln1192_6 : 3
		sub_ln1192_3 : 4
		sub_ln1192_4 : 5
		ret_V_2 : 6
		trunc_ln708_1 : 7
		write_ln51 : 8
		sext_ln1192_12 : 1
		sub_ln1192_6 : 2
		sext_ln1192_13 : 1
		add_ln1192_8 : 3
		sub_ln1192_7 : 4
		mul_ln1192_7 : 1
		shl_ln1192_5 : 2
		add_ln1192_9 : 5
		ret_V_3 : 6
		trunc_ln708_2 : 7
		write_ln52 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_19_fu_205      |    0    |    0    |    33   |
|          |      r_V_20_fu_259      |    0    |    0    |    33   |
|          |      r_V_23_fu_331      |    0    |    0    |    40   |
|          |       r_V_6_fu_341      |    0    |    0    |    33   |
|          |   mul_ln1192_4_fu_389   |    0    |    0    |    62   |
|          |      r_V_10_fu_427      |    0    |    0    |    33   |
|          |      r_V_26_fu_445      |    0    |    0    |    33   |
|    mul   |      r_V_27_fu_451      |    0    |    0    |    33   |
|          |   mul_ln1192_8_fu_477   |    0    |    0    |    49   |
|          |      r_V_28_fu_497      |    0    |    0    |    33   |
|          |      r_V_29_fu_521      |    0    |    0    |    33   |
|          |      r_V_21_fu_737      |    0    |    0    |    40   |
|          |   mul_ln1192_3_fu_826   |    0    |    0    |    49   |
|          |   mul_ln1192_7_fu_937   |    0    |    0    |    33   |
|          |   mul_ln1192_2_fu_990   |    1    |    0    |    0    |
|          |     mul_ln728_fu_996    |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_249      |    0    |    0    |    25   |
|          |      r_V_24_fu_371      |    0    |    0    |    16   |
|          |      r_V_25_fu_407      |    0    |    0    |    17   |
|          |   sub_ln1192_8_fu_491   |    0    |    0    |    26   |
|          |   sub_ln1192_9_fu_515   |    0    |    0    |    23   |
|          |   sub_ln1192_10_fu_575  |    0    |    0    |    23   |
|          |   sub_ln1192_11_fu_593  |    0    |    0    |    23   |
|          |      r_V_32_fu_623      |    0    |    0    |    16   |
|    sub   |      ret_V_5_fu_645     |    0    |    0    |    29   |
|          |   sub_ln1192_12_fu_658  |    0    |    0    |    23   |
|          |    sub_ln1192_fu_703    |    0    |    0    |    23   |
|          |   sub_ln1192_1_fu_767   |    0    |    0    |    23   |
|          |   sub_ln1192_2_fu_804   |    0    |    0    |    23   |
|          |   sub_ln1192_3_fu_852   |    0    |    0    |    23   |
|          |   sub_ln1192_4_fu_865   |    0    |    0    |    23   |
|          |   sub_ln1192_6_fu_899   |    0    |    0    |    26   |
|          |   sub_ln1192_7_fu_931   |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |   add_ln1192_11_fu_539  |    0    |    0    |    23   |
|          |   add_ln1192_12_fu_557  |    0    |    0    |    23   |
|          |      ret_V_4_fu_599     |    0    |    0    |    23   |
|          |      ret_V_6_fu_664     |    0    |    0    |    23   |
|          |   add_ln1192_1_fu_691   |    0    |    0    |    23   |
|          |   add_ln1192_2_fu_720   |    0    |    0    |    23   |
|    add   |   add_ln1192_3_fu_750   |    0    |    0    |    23   |
|          |      ret_V_1_fu_773     |    0    |    0    |    23   |
|          |   add_ln1192_5_fu_817   |    0    |    0    |    23   |
|          |   add_ln1192_6_fu_839   |    0    |    0    |    23   |
|          |      ret_V_2_fu_871     |    0    |    0    |    23   |
|          |   add_ln1192_8_fu_915   |    0    |    0    |    23   |
|          |   add_ln1192_9_fu_951   |    0    |    0    |    23   |
|          |      ret_V_3_fu_957     |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|  addmul  |        grp_fu_982       |    1    |    0    |    0    |
|          |       grp_fu_1010       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_974       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mul_sub |       grp_fu_1002       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  submul  |       grp_fu_1018       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_132  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_138 |    0    |    0    |    0    |
|          | write_ln51_write_fu_145 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_152 |    0    |    0    |    0    |
|          | write_ln53_write_fu_159 |    0    |    0    |    0    |
|          | write_ln54_write_fu_166 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |   trunc_ln1117_fu_173   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_177      |    0    |    0    |    0    |
|          |       tmp_2_fu_191      |    0    |    0    |    0    |
|          |     p_Val2_8_fu_227     |    0    |    0    |    0    |
|          |       tmp_4_fu_305      |    0    |    0    |    0    |
|partselect|       tmp_5_fu_413      |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_605  |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_670  |    0    |    0    |    0    |
|          |     trunc_ln_fu_779     |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_877  |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_963  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1117_fu_187   |    0    |    0    |    0    |
|          |    sext_ln1116_fu_201   |    0    |    0    |    0    |
|          |    sext_ln700_fu_219    |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_223   |    0    |    0    |    0    |
|          |    sext_ln728_fu_245    |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_255   |    0    |    0    |    0    |
|          |    sext_ln1192_fu_265   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_269  |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_273  |    0    |    0    |    0    |
|          |    sext_ln1118_fu_285   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_289  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_293  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_297  |    0    |    0    |    0    |
|          |   sext_ln1192_7_fu_301  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_323  |    0    |    0    |    0    |
|          |   sext_ln1116_2_fu_327  |    0    |    0    |    0    |
|          |   sext_ln1192_8_fu_337  |    0    |    0    |    0    |
|          |   sext_ln728_1_fu_347   |    0    |    0    |    0    |
|          |   sext_ln728_2_fu_351   |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_363  |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_367  |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_377  |    0    |    0    |    0    |
|   sext   |   sext_ln1118_8_fu_381  |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_385  |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_403  |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_423  |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_433  |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_457  |    0    |    0    |    0    |
|          |  sext_ln1118_12_fu_469  |    0    |    0    |    0    |
|          |  sext_ln1118_14_fu_473  |    0    |    0    |    0    |
|          |  sext_ln1192_15_fu_511  |    0    |    0    |    0    |
|          |  sext_ln1192_16_fu_535  |    0    |    0    |    0    |
|          |  sext_ln1192_17_fu_553  |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_571  |    0    |    0    |    0    |
|          |  sext_ln1192_19_fu_589  |    0    |    0    |    0    |
|          |    sext_ln703_fu_629    |    0    |    0    |    0    |
|          |   sext_ln728_3_fu_641   |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_687  |    0    |    0    |    0    |
|          |   sext_ln1192_5_fu_716  |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_733  |    0    |    0    |    0    |
|          |   sext_ln1192_6_fu_763  |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_823  |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_895  |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_911  |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_921  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_211      |    0    |    0    |    0    |
|          |      rhs_V_1_fu_237     |    0    |    0    |    0    |
|          |      r_V_30_fu_277      |    0    |    0    |    0    |
|          |      r_V_22_fu_315      |    0    |    0    |    0    |
|          |       r_V_7_fu_355      |    0    |    0    |    0    |
|          |   shl_ln1118_6_fu_395   |    0    |    0    |    0    |
|          |      rhs_V_9_fu_437     |    0    |    0    |    0    |
|          |      r_V_31_fu_461      |    0    |    0    |    0    |
|          |   shl_ln1192_6_fu_483   |    0    |    0    |    0    |
|          |     rhs_V_12_fu_503     |    0    |    0    |    0    |
|          |     rhs_V_13_fu_527     |    0    |    0    |    0    |
|          |     rhs_V_14_fu_545     |    0    |    0    |    0    |
|          |     rhs_V_15_fu_563     |    0    |    0    |    0    |
|          |     rhs_V_16_fu_581     |    0    |    0    |    0    |
|          |       lhs_V_fu_615      |    0    |    0    |    0    |
|          |     rhs_V_17_fu_633     |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1192_7_fu_651   |    0    |    0    |    0    |
|          |      rhs_V_2_fu_680     |    0    |    0    |    0    |
|          |      shl_ln_fu_696      |    0    |    0    |    0    |
|          |      rhs_V_3_fu_709     |    0    |    0    |    0    |
|          |       r_V_2_fu_726      |    0    |    0    |    0    |
|          |      rhs_V_4_fu_742     |    0    |    0    |    0    |
|          |      rhs_V_5_fu_756     |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_790   |    0    |    0    |    0    |
|          |      rhs_V_6_fu_797     |    0    |    0    |    0    |
|          |      rhs_V_7_fu_810     |    0    |    0    |    0    |
|          |   shl_ln1192_2_fu_831   |    0    |    0    |    0    |
|          |   shl_ln1192_3_fu_845   |    0    |    0    |    0    |
|          |      rhs_V_8_fu_858     |    0    |    0    |    0    |
|          |     rhs_V_10_fu_888     |    0    |    0    |    0    |
|          |     rhs_V_11_fu_904     |    0    |    0    |    0    |
|          |   shl_ln1192_4_fu_924   |    0    |    0    |    0    |
|          |   shl_ln1192_5_fu_943   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    7    |    0    |   1244  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln1192_reg_1049 |   19   |
| mul_ln1192_1_reg_1054|   15   |
| mul_ln1192_2_reg_1064|   19   |
| mul_ln1192_4_reg_1079|   15   |
| mul_ln1192_6_reg_1109|   15   |
|  mul_ln728_reg_1069  |   19   |
|    r_V_20_reg_1044   |   14   |
|    r_V_23_reg_1059   |   15   |
|    r_V_25_reg_1084   |   11   |
|    r_V_26_reg_1099   |   14   |
|    r_V_27_reg_1104   |   14   |
|sext_ln1118_6_reg_1074|   15   |
| sext_ln700_1_reg_1039|   15   |
| sub_ln1192_5_reg_1094|   19   |
|    tmp_1_reg_1027    |    7   |
|    tmp_2_reg_1033    |    7   |
|    tmp_5_reg_1089    |    7   |
|trunc_ln708_3_reg_1114|    7   |
|trunc_ln708_4_reg_1119|    7   |
+----------------------+--------+
|         Total        |   254  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |    0   |  1244  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   254  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   254  |  1244  |
+-----------+--------+--------+--------+
