[connectivity]
sp=bxy2_d_1_opt_d_accel_1.bxy2_d_1_update_0_sm18_025_write_pipe0:DDR[0]
sp=bxy2_d_1_opt_d_accel_1.input_update_0_sm16_029_read_pipe0:DDR[1]
