// Seed: 1479018173
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_6 = id_4;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output wor   id_3,
    output tri   id_4,
    output tri1  id_5,
    input  tri0  id_6,
    output tri1  id_7,
    input  wand  id_8
);
  wire id_10;
  supply1 id_11 = 1;
  module_0(
      id_11, id_11, id_11, id_11, id_11
  );
  assign id_4 = id_6;
  wire id_12;
  assign id_4 = id_8;
  wire id_13;
endmodule
