m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/simulation/modelsim
vjk_flip_flop
Z1 !s110 1679106796
!i10b 1
!s100 zMFDXeV>eK6[KHDF[:@GE2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ImJN`J0H2aeDcVYc_^LgzS1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1678951820
8C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/jk_flip_flop.v
FC:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/jk_flip_flop.v
!i122 1
L0 2 45
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1679106796.000000
!s107 C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/jk_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter|C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/jk_flip_flop.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work {+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter}
Z9 tCvgOpt 0
vsync_counter_4bit
!s110 1679106795
!i10b 1
!s100 ?]fn>9Fh:TYW_7[^`4zXf0
R2
IWV86D=kmSP^TQbTUiO?nL1
R3
R0
R4
8C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/sync_counter_4bit.v
FC:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/sync_counter_4bit.v
!i122 0
L0 2 20
R5
r1
!s85 0
31
!s108 1679106795.000000
!s107 C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/sync_counter_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter|C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/sync_counter_4bit.v|
!i113 1
R7
R8
R9
vsync_counter_4bit_testbench
R1
!i10b 1
!s100 ;kMlcG?IBU_SnD=o@TB7_1
R2
Izd:OiaLAU<6O320KJXFi?3
R3
R0
R4
8C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/sync_counter_4bit_testbench.v
FC:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/sync_counter_4bit_testbench.v
!i122 2
L0 1 19
R5
r1
!s85 0
31
R6
!s107 C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/sync_counter_4bit_testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter|C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/6.4bit_Synchronous _Counter/sync_counter_4bit_testbench.v|
!i113 1
R7
R8
R9
