Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.1\projects\MAX1000_FX2LP_LED\QsysCore.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\projects\MAX1000_FX2LP_LED\QsysCore --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading MAX1000_FX2LP_LED/QsysCore.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding spi_slave_to_avalon_mm_master_bridge_0 [spi_slave_to_avalon_mm_master_bridge 18.1]
Progress: Parameterizing module spi_slave_to_avalon_mm_master_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.1\projects\MAX1000_FX2LP_LED\QsysCore.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\projects\MAX1000_FX2LP_LED\QsysCore\synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading MAX1000_FX2LP_LED/QsysCore.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding spi_slave_to_avalon_mm_master_bridge_0 [spi_slave_to_avalon_mm_master_bridge 18.1]
Progress: Parameterizing module spi_slave_to_avalon_mm_master_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QsysCore: Generating QsysCore "QsysCore" for QUARTUS_SYNTH
Info: Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave pio_0.s1 because the master has address signal 32 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave pio_0.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave pio_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave pio_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave pio_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: pio_0: Starting RTL generation for module 'QsysCore_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysCore_pio_0 --dir=C:/Users/zaurus/AppData/Local/Temp/alt8413_1256953069111706515.dir/0006_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zaurus/AppData/Local/Temp/alt8413_1256953069111706515.dir/0006_pio_0_gen//QsysCore_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'QsysCore_pio_0'
Info: pio_0: "QsysCore" instantiated altera_avalon_pio "pio_0"
Info: spi_slave_to_avalon_mm_master_bridge_0: "QsysCore" instantiated spi_slave_to_avalon_mm_master_bridge "spi_slave_to_avalon_mm_master_bridge_0"
Info: mm_interconnect_0: "QsysCore" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "QsysCore" instantiated altera_reset_controller "rst_controller"
Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: QsysCore: Done "QsysCore" with 7 modules, 20 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
