Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4224b8f7bd654f21b08fc4b02909bd13 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out' [/home/yonn/vivado_project/20240528_DP/20240528_DP.srcs/sources_1/new/DP.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.clkDiv(MAX_COUNT=100000)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.digitSplitter
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.BCDtoSEG
Compiling module xil_defaultlib.fndController
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
