# Imhotep RISC-V Core

This is a WIP project with the idea of implementing the RISC-V ISA to get
familiar with RTL development as well as verification (UVM and formal).
