{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524186916540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524186916552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 20:15:16 2018 " "Processing started: Thu Apr 19 20:15:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524186916552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186916552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HELEN -c HELEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off HELEN -c HELEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186916552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524186921166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524186921166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/helen.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/helen.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen " "Found entity 1: helen" {  } { { "helen/synthesis/helen.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "helen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_irq_mapper_001 " "Found entity 1: helen_irq_mapper_001" {  } { { "helen/synthesis/submodules/helen_irq_mapper_001.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_irq_mapper " "Found entity 1: helen_irq_mapper" {  } { { "helen/synthesis/submodules/helen_irq_mapper.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0 " "Found entity 1: helen_mm_interconnect_0" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: helen_mm_interconnect_0_avalon_st_adapter_007" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_avalon_st_adapter " "Found entity 1: helen_mm_interconnect_0_avalon_st_adapter" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "helen/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "helen/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "helen/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "helen/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "helen/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_mux_002 " "Found entity 1: helen_mm_interconnect_0_rsp_mux_002" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940501 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_mux_001 " "Found entity 1: helen_mm_interconnect_0_rsp_mux_001" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_mux " "Found entity 1: helen_mm_interconnect_0_rsp_mux" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_demux_005 " "Found entity 1: helen_mm_interconnect_0_rsp_demux_005" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_demux_004 " "Found entity 1: helen_mm_interconnect_0_rsp_demux_004" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_rsp_demux " "Found entity 1: helen_mm_interconnect_0_rsp_demux" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_mux_005 " "Found entity 1: helen_mm_interconnect_0_cmd_mux_005" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_mux_004 " "Found entity 1: helen_mm_interconnect_0_cmd_mux_004" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_mux " "Found entity 1: helen_mm_interconnect_0_cmd_mux" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_demux_002 " "Found entity 1: helen_mm_interconnect_0_cmd_demux_002" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_demux_001 " "Found entity 1: helen_mm_interconnect_0_cmd_demux_001" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_cmd_demux " "Found entity 1: helen_mm_interconnect_0_cmd_demux" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940683 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940683 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940683 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940683 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "helen/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "helen/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "helen/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "helen/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "helen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_015_default_decode " "Found entity 1: helen_mm_interconnect_0_router_015_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940750 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_015 " "Found entity 2: helen_mm_interconnect_0_router_015" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_011_default_decode " "Found entity 1: helen_mm_interconnect_0_router_011_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940760 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_011 " "Found entity 2: helen_mm_interconnect_0_router_011" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_009_default_decode " "Found entity 1: helen_mm_interconnect_0_router_009_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940771 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_009 " "Found entity 2: helen_mm_interconnect_0_router_009" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_008_default_decode " "Found entity 1: helen_mm_interconnect_0_router_008_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940785 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_008 " "Found entity 2: helen_mm_interconnect_0_router_008" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_007_default_decode " "Found entity 1: helen_mm_interconnect_0_router_007_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940798 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_007 " "Found entity 2: helen_mm_interconnect_0_router_007" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_004_default_decode " "Found entity 1: helen_mm_interconnect_0_router_004_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940810 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_004 " "Found entity 2: helen_mm_interconnect_0_router_004" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_003_default_decode " "Found entity 1: helen_mm_interconnect_0_router_003_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940821 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_003 " "Found entity 2: helen_mm_interconnect_0_router_003" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_002_default_decode " "Found entity 1: helen_mm_interconnect_0_router_002_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940832 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_002 " "Found entity 2: helen_mm_interconnect_0_router_002" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_001_default_decode " "Found entity 1: helen_mm_interconnect_0_router_001_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940843 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router_001 " "Found entity 2: helen_mm_interconnect_0_router_001" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel helen_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel helen_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at helen_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524186940848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helen_mm_interconnect_0_router_default_decode " "Found entity 1: helen_mm_interconnect_0_router_default_decode" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940854 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_mm_interconnect_0_router " "Found entity 2: helen_mm_interconnect_0_router" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "helen/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "helen/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "helen/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "helen/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "helen/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file helen/synthesis/submodules/helen_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_uart_tx " "Found entity 1: helen_uart_tx" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940987 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_uart_rx_stimulus_source " "Found entity 2: helen_uart_rx_stimulus_source" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940987 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_uart_rx " "Found entity 3: helen_uart_rx" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940987 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_uart_regs " "Found entity 4: helen_uart_regs" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940987 ""} { "Info" "ISGN_ENTITY_NAME" "5 helen_uart " "Found entity 5: helen_uart" {  } { { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_sysid_qsys_1.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_sysid_qsys_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_sysid_qsys_1 " "Found entity 1: helen_sysid_qsys_1" {  } { { "helen/synthesis/submodules/helen_sysid_qsys_1.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sysid_qsys_1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186940996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186940996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_spi_0 " "Found entity 1: helen_spi_0" {  } { { "helen/synthesis/submodules/helen_spi_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_sdram_input_efifo_module " "Found entity 1: helen_sdram_input_efifo_module" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941033 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_sdram " "Found entity 2: helen_sdram" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941033 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "helen_sdram_test_component.v(236) " "Verilog HDL warning at helen_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "helen/synthesis/submodules/helen_sdram_test_component.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524186941049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "helen_sdram_test_component.v(237) " "Verilog HDL warning at helen_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "helen/synthesis/submodules/helen_sdram_test_component.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524186941050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_sdram_test_component_ram_module " "Found entity 1: helen_sdram_test_component_ram_module" {  } { { "helen/synthesis/submodules/helen_sdram_test_component.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941058 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_sdram_test_component " "Found entity 2: helen_sdram_test_component" {  } { { "helen/synthesis/submodules/helen_sdram_test_component.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_onchip_2.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_onchip_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_onchip_2 " "Found entity 1: helen_onchip_2" {  } { { "helen/synthesis/submodules/helen_onchip_2.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_onchip_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_onchip_1.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_onchip_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_onchip_1 " "Found entity 1: helen_onchip_1" {  } { { "helen/synthesis/submodules/helen_onchip_1.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_onchip_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_2.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_2 " "Found entity 1: helen_nios_2" {  } { { "helen/synthesis/submodules/helen_nios_2.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file helen/synthesis/submodules/helen_nios_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_2_cpu_register_bank_a_module " "Found entity 1: helen_nios_2_cpu_register_bank_a_module" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_nios_2_cpu_register_bank_b_module " "Found entity 2: helen_nios_2_cpu_register_bank_b_module" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_nios_2_cpu_nios2_oci_debug " "Found entity 3: helen_nios_2_cpu_nios2_oci_debug" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_nios_2_cpu_nios2_oci_break " "Found entity 4: helen_nios_2_cpu_nios2_oci_break" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "5 helen_nios_2_cpu_nios2_oci_xbrk " "Found entity 5: helen_nios_2_cpu_nios2_oci_xbrk" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "6 helen_nios_2_cpu_nios2_oci_dbrk " "Found entity 6: helen_nios_2_cpu_nios2_oci_dbrk" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "7 helen_nios_2_cpu_nios2_oci_itrace " "Found entity 7: helen_nios_2_cpu_nios2_oci_itrace" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "8 helen_nios_2_cpu_nios2_oci_td_mode " "Found entity 8: helen_nios_2_cpu_nios2_oci_td_mode" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "9 helen_nios_2_cpu_nios2_oci_dtrace " "Found entity 9: helen_nios_2_cpu_nios2_oci_dtrace" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "10 helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "11 helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "12 helen_nios_2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: helen_nios_2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "13 helen_nios_2_cpu_nios2_oci_fifo " "Found entity 13: helen_nios_2_cpu_nios2_oci_fifo" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "14 helen_nios_2_cpu_nios2_oci_pib " "Found entity 14: helen_nios_2_cpu_nios2_oci_pib" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "15 helen_nios_2_cpu_nios2_oci_im " "Found entity 15: helen_nios_2_cpu_nios2_oci_im" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "16 helen_nios_2_cpu_nios2_performance_monitors " "Found entity 16: helen_nios_2_cpu_nios2_performance_monitors" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "17 helen_nios_2_cpu_nios2_avalon_reg " "Found entity 17: helen_nios_2_cpu_nios2_avalon_reg" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "18 helen_nios_2_cpu_ociram_sp_ram_module " "Found entity 18: helen_nios_2_cpu_ociram_sp_ram_module" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "19 helen_nios_2_cpu_nios2_ocimem " "Found entity 19: helen_nios_2_cpu_nios2_ocimem" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "20 helen_nios_2_cpu_nios2_oci " "Found entity 20: helen_nios_2_cpu_nios2_oci" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""} { "Info" "ISGN_ENTITY_NAME" "21 helen_nios_2_cpu " "Found entity 21: helen_nios_2_cpu" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_2_cpu_debug_slave_sysclk " "Found entity 1: helen_nios_2_cpu_debug_slave_sysclk" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_2_cpu_debug_slave_tck " "Found entity 1: helen_nios_2_cpu_debug_slave_tck" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_2_cpu_debug_slave_wrapper " "Found entity 1: helen_nios_2_cpu_debug_slave_wrapper" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_2_cpu_test_bench " "Found entity 1: helen_nios_2_cpu_test_bench" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu_test_bench.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_1.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_1 " "Found entity 1: helen_nios_1" {  } { { "helen/synthesis/submodules/helen_nios_1.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file helen/synthesis/submodules/helen_nios_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_1_cpu_register_bank_a_module " "Found entity 1: helen_nios_1_cpu_register_bank_a_module" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_nios_1_cpu_register_bank_b_module " "Found entity 2: helen_nios_1_cpu_register_bank_b_module" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_nios_1_cpu_nios2_oci_debug " "Found entity 3: helen_nios_1_cpu_nios2_oci_debug" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_nios_1_cpu_nios2_oci_break " "Found entity 4: helen_nios_1_cpu_nios2_oci_break" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "5 helen_nios_1_cpu_nios2_oci_xbrk " "Found entity 5: helen_nios_1_cpu_nios2_oci_xbrk" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "6 helen_nios_1_cpu_nios2_oci_dbrk " "Found entity 6: helen_nios_1_cpu_nios2_oci_dbrk" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "7 helen_nios_1_cpu_nios2_oci_itrace " "Found entity 7: helen_nios_1_cpu_nios2_oci_itrace" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "8 helen_nios_1_cpu_nios2_oci_td_mode " "Found entity 8: helen_nios_1_cpu_nios2_oci_td_mode" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "9 helen_nios_1_cpu_nios2_oci_dtrace " "Found entity 9: helen_nios_1_cpu_nios2_oci_dtrace" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "10 helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "11 helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "12 helen_nios_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: helen_nios_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "13 helen_nios_1_cpu_nios2_oci_fifo " "Found entity 13: helen_nios_1_cpu_nios2_oci_fifo" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "14 helen_nios_1_cpu_nios2_oci_pib " "Found entity 14: helen_nios_1_cpu_nios2_oci_pib" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "15 helen_nios_1_cpu_nios2_oci_im " "Found entity 15: helen_nios_1_cpu_nios2_oci_im" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "16 helen_nios_1_cpu_nios2_performance_monitors " "Found entity 16: helen_nios_1_cpu_nios2_performance_monitors" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "17 helen_nios_1_cpu_nios2_avalon_reg " "Found entity 17: helen_nios_1_cpu_nios2_avalon_reg" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "18 helen_nios_1_cpu_ociram_sp_ram_module " "Found entity 18: helen_nios_1_cpu_ociram_sp_ram_module" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "19 helen_nios_1_cpu_nios2_ocimem " "Found entity 19: helen_nios_1_cpu_nios2_ocimem" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "20 helen_nios_1_cpu_nios2_oci " "Found entity 20: helen_nios_1_cpu_nios2_oci" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""} { "Info" "ISGN_ENTITY_NAME" "21 helen_nios_1_cpu " "Found entity 21: helen_nios_1_cpu" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_1_cpu_debug_slave_sysclk " "Found entity 1: helen_nios_1_cpu_debug_slave_sysclk" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_1_cpu_debug_slave_tck " "Found entity 1: helen_nios_1_cpu_debug_slave_tck" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_1_cpu_debug_slave_wrapper " "Found entity 1: helen_nios_1_cpu_debug_slave_wrapper" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_nios_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_nios_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_nios_1_cpu_test_bench " "Found entity 1: helen_nios_1_cpu_test_bench" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu_test_bench.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_led.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_led " "Found entity 1: helen_led" {  } { { "helen/synthesis/submodules/helen_led.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file helen/synthesis/submodules/helen_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_jtag_uart_0_sim_scfifo_w " "Found entity 1: helen_jtag_uart_0_sim_scfifo_w" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941445 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_jtag_uart_0_scfifo_w " "Found entity 2: helen_jtag_uart_0_scfifo_w" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941445 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_jtag_uart_0_sim_scfifo_r " "Found entity 3: helen_jtag_uart_0_sim_scfifo_r" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941445 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_jtag_uart_0_scfifo_r " "Found entity 4: helen_jtag_uart_0_scfifo_r" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941445 ""} { "Info" "ISGN_ENTITY_NAME" "5 helen_jtag_uart_0 " "Found entity 5: helen_jtag_uart_0" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_flash.v 2 2 " "Found 2 design units, including 2 entities, in source file helen/synthesis/submodules/helen_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_flash_sub " "Found entity 1: helen_flash_sub" {  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941466 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_flash " "Found entity 2: helen_flash" {  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file helen/synthesis/submodules/helen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_altpll_dffpipe_l2c " "Found entity 1: helen_altpll_dffpipe_l2c" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941499 ""} { "Info" "ISGN_ENTITY_NAME" "2 helen_altpll_stdsync_sv6 " "Found entity 2: helen_altpll_stdsync_sv6" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941499 ""} { "Info" "ISGN_ENTITY_NAME" "3 helen_altpll_altpll_8ra2 " "Found entity 3: helen_altpll_altpll_8ra2" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941499 ""} { "Info" "ISGN_ENTITY_NAME" "4 helen_altpll " "Found entity 4: helen_altpll" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helen/synthesis/submodules/helen_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file helen/synthesis/submodules/helen_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 helen_adc " "Found entity 1: helen_adc" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/Users/Sean/Documents/GitHub/HELEN/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186941549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186941549 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_flash.v(402) " "Verilog HDL or VHDL warning at helen_flash.v(402): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524186941562 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_sdram.v(318) " "Verilog HDL or VHDL warning at helen_sdram.v(318): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524186941656 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_sdram.v(328) " "Verilog HDL or VHDL warning at helen_sdram.v(328): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524186941657 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_sdram.v(338) " "Verilog HDL or VHDL warning at helen_sdram.v(338): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524186941657 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_sdram.v(682) " "Verilog HDL or VHDL warning at helen_sdram.v(682): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524186941660 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "helen_spi_0.v(402) " "Verilog HDL or VHDL warning at helen_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "helen/synthesis/submodules/helen_spi_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1524186941661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524186942066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen helen:inst " "Elaborating entity \"helen\" for hierarchy \"helen:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/Users/Sean/Documents/GitHub/HELEN/top.bdf" { { 184 536 920 936 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_adc helen:inst\|helen_adc:adc " "Elaborating entity \"helen_adc\" for hierarchy \"helen:inst\|helen_adc:adc\"" {  } { { "helen/synthesis/helen.v" "adc" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "helen/synthesis/submodules/helen_adc.v" "ADC_CTRL" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_altpll helen:inst\|helen_altpll:altpll " "Elaborating entity \"helen_altpll\" for hierarchy \"helen:inst\|helen_altpll:altpll\"" {  } { { "helen/synthesis/helen.v" "altpll" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_altpll_stdsync_sv6 helen:inst\|helen_altpll:altpll\|helen_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"helen_altpll_stdsync_sv6\" for hierarchy \"helen:inst\|helen_altpll:altpll\|helen_altpll_stdsync_sv6:stdsync2\"" {  } { { "helen/synthesis/submodules/helen_altpll.v" "stdsync2" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_altpll_dffpipe_l2c helen:inst\|helen_altpll:altpll\|helen_altpll_stdsync_sv6:stdsync2\|helen_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"helen_altpll_dffpipe_l2c\" for hierarchy \"helen:inst\|helen_altpll:altpll\|helen_altpll_stdsync_sv6:stdsync2\|helen_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "helen/synthesis/submodules/helen_altpll.v" "dffpipe3" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_altpll_altpll_8ra2 helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1 " "Elaborating entity \"helen_altpll_altpll_8ra2\" for hierarchy \"helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\"" {  } { { "helen/synthesis/submodules/helen_altpll.v" "sd1" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_flash helen:inst\|helen_flash:flash " "Elaborating entity \"helen_flash\" for hierarchy \"helen:inst\|helen_flash:flash\"" {  } { { "helen/synthesis/helen.v" "flash" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_flash_sub helen:inst\|helen_flash:flash\|helen_flash_sub:the_helen_flash_sub " "Elaborating entity \"helen_flash_sub\" for hierarchy \"helen:inst\|helen_flash:flash\|helen_flash_sub:the_helen_flash_sub\"" {  } { { "helen/synthesis/submodules/helen_flash.v" "the_helen_flash_sub" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186942936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\"" {  } { { "helen/synthesis/submodules/helen_flash.v" "the_boot_copier_rom" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186943282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\"" {  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186943411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file helen_flash_boot_rom.hex " "Parameter \"init_file\" = \"helen_flash_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186943412 ""}  } { { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186943412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4841 " "Found entity 1: altsyncram_4841" {  } { { "db/altsyncram_4841.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/altsyncram_4841.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186943646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186943646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4841 helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\|altsyncram_4841:auto_generated " "Elaborating entity \"altsyncram_4841\" for hierarchy \"helen:inst\|helen_flash:flash\|altsyncram:the_boot_copier_rom\|altsyncram_4841:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186943657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_jtag_uart_0 helen:inst\|helen_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"helen_jtag_uart_0\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\"" {  } { { "helen/synthesis/helen.v" "jtag_uart_0" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186944793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_jtag_uart_0_scfifo_w helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w " "Elaborating entity \"helen_jtag_uart_0_scfifo_w\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "the_helen_jtag_uart_0_scfifo_w" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186945061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "wfifo" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186945712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186945738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186945738 ""}  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186945738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186945925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186945925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186945935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186946270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186946270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186946279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186946529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186946529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186946544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186946801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186946801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186946819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186946998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186946998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186947012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186947234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186947234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186947285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_jtag_uart_0_scfifo_r helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r " "Elaborating entity \"helen_jtag_uart_0_scfifo_r\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "the_helen_jtag_uart_0_scfifo_r" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186947444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "helen_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186948284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186948350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186948351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186948351 ""}  } { { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186948351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186950513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186950562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186950608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"helen:inst\|helen_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186950667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_led helen:inst\|helen_led:led " "Elaborating entity \"helen_led\" for hierarchy \"helen:inst\|helen_led:led\"" {  } { { "helen/synthesis/helen.v" "led" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186950689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1 helen:inst\|helen_nios_1:nios_1 " "Elaborating entity \"helen_nios_1\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\"" {  } { { "helen/synthesis/helen.v" "nios_1" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186950767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu " "Elaborating entity \"helen_nios_1_cpu\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\"" {  } { { "helen/synthesis/submodules/helen_nios_1.v" "cpu" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186950813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_test_bench helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_test_bench:the_helen_nios_1_cpu_test_bench " "Elaborating entity \"helen_nios_1_cpu_test_bench\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_test_bench:the_helen_nios_1_cpu_test_bench\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_test_bench" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_register_bank_a_module helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a " "Elaborating entity \"helen_nios_1_cpu_register_bank_a_module\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "helen_nios_1_cpu_register_bank_a" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_altsyncram" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951153 ""}  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186951153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186951274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186951274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_register_bank_b_module helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b " "Elaborating entity \"helen_nios_1_cpu_register_bank_b_module\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "helen_nios_1_cpu_register_bank_b" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci " "Elaborating entity \"helen_nios_1_cpu_nios2_oci\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_debug helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_debug\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_debug" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186951693 ""}  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186951693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_break helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_break:the_helen_nios_1_cpu_nios2_oci_break " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_break\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_break:the_helen_nios_1_cpu_nios2_oci_break\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_break" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_xbrk helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_xbrk:the_helen_nios_1_cpu_nios2_oci_xbrk " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_xbrk\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_xbrk:the_helen_nios_1_cpu_nios2_oci_xbrk\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_xbrk" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_dbrk helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_dbrk:the_helen_nios_1_cpu_nios2_oci_dbrk " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_dbrk\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_dbrk:the_helen_nios_1_cpu_nios2_oci_dbrk\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_dbrk" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_itrace helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_itrace:the_helen_nios_1_cpu_nios2_oci_itrace " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_itrace\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_itrace:the_helen_nios_1_cpu_nios2_oci_itrace\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_itrace" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_dtrace helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_dtrace:the_helen_nios_1_cpu_nios2_oci_dtrace " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_dtrace\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_dtrace:the_helen_nios_1_cpu_nios2_oci_dtrace\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_dtrace" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186951939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_td_mode helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_dtrace:the_helen_nios_1_cpu_nios2_oci_dtrace\|helen_nios_1_cpu_nios2_oci_td_mode:helen_nios_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_td_mode\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_dtrace:the_helen_nios_1_cpu_nios2_oci_dtrace\|helen_nios_1_cpu_nios2_oci_td_mode:helen_nios_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "helen_nios_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_fifo helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_fifo:the_helen_nios_1_cpu_nios2_oci_fifo " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_fifo\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_fifo:the_helen_nios_1_cpu_nios2_oci_fifo\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_fifo" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_fifo:the_helen_nios_1_cpu_nios2_oci_fifo\|helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt:the_helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_fifo:the_helen_nios_1_cpu_nios2_oci_fifo\|helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt:the_helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_fifo:the_helen_nios_1_cpu_nios2_oci_fifo\|helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc:the_helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_fifo:the_helen_nios_1_cpu_nios2_oci_fifo\|helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc:the_helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_fifo_cnt_inc helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_fifo:the_helen_nios_1_cpu_nios2_oci_fifo\|helen_nios_1_cpu_nios2_oci_fifo_cnt_inc:the_helen_nios_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_fifo:the_helen_nios_1_cpu_nios2_oci_fifo\|helen_nios_1_cpu_nios2_oci_fifo_cnt_inc:the_helen_nios_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_pib helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_pib:the_helen_nios_1_cpu_nios2_oci_pib " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_pib\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_pib:the_helen_nios_1_cpu_nios2_oci_pib\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_pib" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_oci_im helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_im:the_helen_nios_1_cpu_nios2_oci_im " "Elaborating entity \"helen_nios_1_cpu_nios2_oci_im\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_im:the_helen_nios_1_cpu_nios2_oci_im\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_oci_im" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_avalon_reg helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg " "Elaborating entity \"helen_nios_1_cpu_nios2_avalon_reg\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_avalon_reg" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_nios2_ocimem helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem " "Elaborating entity \"helen_nios_1_cpu_nios2_ocimem\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_nios2_ocimem" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_ociram_sp_ram_module helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram " "Elaborating entity \"helen_nios_1_cpu_ociram_sp_ram_module\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "helen_nios_1_cpu_ociram_sp_ram" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_altsyncram" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186952564 ""}  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186952564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186952675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186952675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem\|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_debug_slave_wrapper helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper " "Elaborating entity \"helen_nios_1_cpu_debug_slave_wrapper\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "the_helen_nios_1_cpu_debug_slave_wrapper" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_debug_slave_tck helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck " "Elaborating entity \"helen_nios_1_cpu_debug_slave_tck\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" "the_helen_nios_1_cpu_debug_slave_tck" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_1_cpu_debug_slave_sysclk helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|helen_nios_1_cpu_debug_slave_sysclk:the_helen_nios_1_cpu_debug_slave_sysclk " "Elaborating entity \"helen_nios_1_cpu_debug_slave_sysclk\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|helen_nios_1_cpu_debug_slave_sysclk:the_helen_nios_1_cpu_debug_slave_sysclk\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" "the_helen_nios_1_cpu_debug_slave_sysclk" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186952932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" "helen_nios_1_cpu_debug_slave_phy" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186953168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\"" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186953385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy " "Instantiated megafunction \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186953385 ""}  } { { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186953385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186953433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186953494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186953679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:helen_nios_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2 helen:inst\|helen_nios_2:nios_2 " "Elaborating entity \"helen_nios_2\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\"" {  } { { "helen/synthesis/helen.v" "nios_2" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu " "Elaborating entity \"helen_nios_2_cpu\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\"" {  } { { "helen/synthesis/submodules/helen_nios_2.v" "cpu" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_test_bench helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_test_bench:the_helen_nios_2_cpu_test_bench " "Elaborating entity \"helen_nios_2_cpu_test_bench\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_test_bench:the_helen_nios_2_cpu_test_bench\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_test_bench" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_register_bank_a_module helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a " "Elaborating entity \"helen_nios_2_cpu_register_bank_a_module\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "helen_nios_2_cpu_register_bank_a" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_register_bank_b_module helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_register_bank_b_module:helen_nios_2_cpu_register_bank_b " "Elaborating entity \"helen_nios_2_cpu_register_bank_b_module\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_register_bank_b_module:helen_nios_2_cpu_register_bank_b\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "helen_nios_2_cpu_register_bank_b" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci " "Elaborating entity \"helen_nios_2_cpu_nios2_oci\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_debug helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_debug:the_helen_nios_2_cpu_nios2_oci_debug " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_debug\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_debug:the_helen_nios_2_cpu_nios2_oci_debug\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_debug" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_break helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_break:the_helen_nios_2_cpu_nios2_oci_break " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_break\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_break:the_helen_nios_2_cpu_nios2_oci_break\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_break" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_xbrk helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_xbrk:the_helen_nios_2_cpu_nios2_oci_xbrk " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_xbrk\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_xbrk:the_helen_nios_2_cpu_nios2_oci_xbrk\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_xbrk" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186954959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_dbrk helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_dbrk:the_helen_nios_2_cpu_nios2_oci_dbrk " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_dbrk\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_dbrk:the_helen_nios_2_cpu_nios2_oci_dbrk\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_dbrk" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_itrace helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_itrace:the_helen_nios_2_cpu_nios2_oci_itrace " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_itrace\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_itrace:the_helen_nios_2_cpu_nios2_oci_itrace\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_itrace" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_dtrace helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_dtrace:the_helen_nios_2_cpu_nios2_oci_dtrace " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_dtrace\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_dtrace:the_helen_nios_2_cpu_nios2_oci_dtrace\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_dtrace" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_td_mode helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_dtrace:the_helen_nios_2_cpu_nios2_oci_dtrace\|helen_nios_2_cpu_nios2_oci_td_mode:helen_nios_2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_td_mode\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_dtrace:the_helen_nios_2_cpu_nios2_oci_dtrace\|helen_nios_2_cpu_nios2_oci_td_mode:helen_nios_2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "helen_nios_2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_fifo helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_fifo:the_helen_nios_2_cpu_nios2_oci_fifo " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_fifo\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_fifo:the_helen_nios_2_cpu_nios2_oci_fifo\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_fifo" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_fifo:the_helen_nios_2_cpu_nios2_oci_fifo\|helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt:the_helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_fifo:the_helen_nios_2_cpu_nios2_oci_fifo\|helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt:the_helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_fifo:the_helen_nios_2_cpu_nios2_oci_fifo\|helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc:the_helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_fifo:the_helen_nios_2_cpu_nios2_oci_fifo\|helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc:the_helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_fifo_cnt_inc helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_fifo:the_helen_nios_2_cpu_nios2_oci_fifo\|helen_nios_2_cpu_nios2_oci_fifo_cnt_inc:the_helen_nios_2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_fifo:the_helen_nios_2_cpu_nios2_oci_fifo\|helen_nios_2_cpu_nios2_oci_fifo_cnt_inc:the_helen_nios_2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_pib helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_pib:the_helen_nios_2_cpu_nios2_oci_pib " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_pib\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_pib:the_helen_nios_2_cpu_nios2_oci_pib\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_pib" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_oci_im helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_im:the_helen_nios_2_cpu_nios2_oci_im " "Elaborating entity \"helen_nios_2_cpu_nios2_oci_im\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_im:the_helen_nios_2_cpu_nios2_oci_im\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_oci_im" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_avalon_reg helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg " "Elaborating entity \"helen_nios_2_cpu_nios2_avalon_reg\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_avalon_reg" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_nios2_ocimem helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_ocimem:the_helen_nios_2_cpu_nios2_ocimem " "Elaborating entity \"helen_nios_2_cpu_nios2_ocimem\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_ocimem:the_helen_nios_2_cpu_nios2_ocimem\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_nios2_ocimem" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_ociram_sp_ram_module helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_ocimem:the_helen_nios_2_cpu_nios2_ocimem\|helen_nios_2_cpu_ociram_sp_ram_module:helen_nios_2_cpu_ociram_sp_ram " "Elaborating entity \"helen_nios_2_cpu_ociram_sp_ram_module\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_ocimem:the_helen_nios_2_cpu_nios2_ocimem\|helen_nios_2_cpu_ociram_sp_ram_module:helen_nios_2_cpu_ociram_sp_ram\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "helen_nios_2_cpu_ociram_sp_ram" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186955954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_debug_slave_wrapper helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper " "Elaborating entity \"helen_nios_2_cpu_debug_slave_wrapper\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "the_helen_nios_2_cpu_debug_slave_wrapper" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186956142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_debug_slave_tck helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper\|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck " "Elaborating entity \"helen_nios_2_cpu_debug_slave_tck\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper\|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_wrapper.v" "the_helen_nios_2_cpu_debug_slave_tck" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186956308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_nios_2_cpu_debug_slave_sysclk helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper\|helen_nios_2_cpu_debug_slave_sysclk:the_helen_nios_2_cpu_debug_slave_sysclk " "Elaborating entity \"helen_nios_2_cpu_debug_slave_sysclk\" for hierarchy \"helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper\|helen_nios_2_cpu_debug_slave_sysclk:the_helen_nios_2_cpu_debug_slave_sysclk\"" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_wrapper.v" "the_helen_nios_2_cpu_debug_slave_sysclk" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186956452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_onchip_1 helen:inst\|helen_onchip_1:onchip_1 " "Elaborating entity \"helen_onchip_1\" for hierarchy \"helen:inst\|helen_onchip_1:onchip_1\"" {  } { { "helen/synthesis/helen.v" "onchip_1" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186956602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_onchip_1:onchip_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_onchip_1:onchip_1\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_onchip_1.v" "the_altsyncram" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_onchip_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186956685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_onchip_1:onchip_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"helen:inst\|helen_onchip_1:onchip_1\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_onchip_1.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_onchip_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186956766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_onchip_1:onchip_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"helen:inst\|helen_onchip_1:onchip_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file helen_onchip_1.hex " "Parameter \"init_file\" = \"helen_onchip_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186956766 ""}  } { { "helen/synthesis/submodules/helen_onchip_1.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_onchip_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186956766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35g1 " "Found entity 1: altsyncram_35g1" {  } { { "db/altsyncram_35g1.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/altsyncram_35g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186956879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186956879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35g1 helen:inst\|helen_onchip_1:onchip_1\|altsyncram:the_altsyncram\|altsyncram_35g1:auto_generated " "Elaborating entity \"altsyncram_35g1\" for hierarchy \"helen:inst\|helen_onchip_1:onchip_1\|altsyncram:the_altsyncram\|altsyncram_35g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186956888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_onchip_2 helen:inst\|helen_onchip_2:onchip_2 " "Elaborating entity \"helen_onchip_2\" for hierarchy \"helen:inst\|helen_onchip_2:onchip_2\"" {  } { { "helen/synthesis/helen.v" "onchip_2" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186957396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram helen:inst\|helen_onchip_2:onchip_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"helen:inst\|helen_onchip_2:onchip_2\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_onchip_2.v" "the_altsyncram" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_onchip_2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186957464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "helen:inst\|helen_onchip_2:onchip_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"helen:inst\|helen_onchip_2:onchip_2\|altsyncram:the_altsyncram\"" {  } { { "helen/synthesis/submodules/helen_onchip_2.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_onchip_2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186957494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "helen:inst\|helen_onchip_2:onchip_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"helen:inst\|helen_onchip_2:onchip_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file helen_onchip_2.hex " "Parameter \"init_file\" = \"helen_onchip_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524186957495 ""}  } { { "helen/synthesis/submodules/helen_onchip_2.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_onchip_2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524186957495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45g1 " "Found entity 1: altsyncram_45g1" {  } { { "db/altsyncram_45g1.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/altsyncram_45g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186957604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186957604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45g1 helen:inst\|helen_onchip_2:onchip_2\|altsyncram:the_altsyncram\|altsyncram_45g1:auto_generated " "Elaborating entity \"altsyncram_45g1\" for hierarchy \"helen:inst\|helen_onchip_2:onchip_2\|altsyncram:the_altsyncram\|altsyncram_45g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186957611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_sdram helen:inst\|helen_sdram:sdram " "Elaborating entity \"helen_sdram\" for hierarchy \"helen:inst\|helen_sdram:sdram\"" {  } { { "helen/synthesis/helen.v" "sdram" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_sdram_input_efifo_module helen:inst\|helen_sdram:sdram\|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module " "Elaborating entity \"helen_sdram_input_efifo_module\" for hierarchy \"helen:inst\|helen_sdram:sdram\|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module\"" {  } { { "helen/synthesis/submodules/helen_sdram.v" "the_helen_sdram_input_efifo_module" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_spi_0 helen:inst\|helen_spi_0:spi_0 " "Elaborating entity \"helen_spi_0\" for hierarchy \"helen:inst\|helen_spi_0:spi_0\"" {  } { { "helen/synthesis/helen.v" "spi_0" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_sysid_qsys_1 helen:inst\|helen_sysid_qsys_1:sysid_qsys_1 " "Elaborating entity \"helen_sysid_qsys_1\" for hierarchy \"helen:inst\|helen_sysid_qsys_1:sysid_qsys_1\"" {  } { { "helen/synthesis/helen.v" "sysid_qsys_1" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart helen:inst\|helen_uart:uart " "Elaborating entity \"helen_uart\" for hierarchy \"helen:inst\|helen_uart:uart\"" {  } { { "helen/synthesis/helen.v" "uart" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart_tx helen:inst\|helen_uart:uart\|helen_uart_tx:the_helen_uart_tx " "Elaborating entity \"helen_uart_tx\" for hierarchy \"helen:inst\|helen_uart:uart\|helen_uart_tx:the_helen_uart_tx\"" {  } { { "helen/synthesis/submodules/helen_uart.v" "the_helen_uart_tx" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart_rx helen:inst\|helen_uart:uart\|helen_uart_rx:the_helen_uart_rx " "Elaborating entity \"helen_uart_rx\" for hierarchy \"helen:inst\|helen_uart:uart\|helen_uart_rx:the_helen_uart_rx\"" {  } { { "helen/synthesis/submodules/helen_uart.v" "the_helen_uart_rx" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart_rx_stimulus_source helen:inst\|helen_uart:uart\|helen_uart_rx:the_helen_uart_rx\|helen_uart_rx_stimulus_source:the_helen_uart_rx_stimulus_source " "Elaborating entity \"helen_uart_rx_stimulus_source\" for hierarchy \"helen:inst\|helen_uart:uart\|helen_uart_rx:the_helen_uart_rx\|helen_uart_rx_stimulus_source:the_helen_uart_rx_stimulus_source\"" {  } { { "helen/synthesis/submodules/helen_uart.v" "the_helen_uart_rx_stimulus_source" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_uart_regs helen:inst\|helen_uart:uart\|helen_uart_regs:the_helen_uart_regs " "Elaborating entity \"helen_uart_regs\" for hierarchy \"helen:inst\|helen_uart:uart\|helen_uart_regs:the_helen_uart_regs\"" {  } { { "helen/synthesis/submodules/helen_uart.v" "the_helen_uart_regs" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"helen_mm_interconnect_0\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\"" {  } { { "helen/synthesis/helen.v" "mm_interconnect_0" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186958632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_1_data_master_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_1_data_master_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186959660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_2_instruction_master_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_2_instruction_master_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186959783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "adc_adc_slave_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186959890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186959952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sysid_qsys_1_control_slave_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_1_debug_mem_slave_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_epcs_control_port_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "flash_epcs_control_port_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "altpll_pll_slave_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_1_s1_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "onchip_1_s1_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_1_data_master_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_1_data_master_agent" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_2_data_master_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_2_data_master_agent" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_2_instruction_master_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_2_instruction_master_agent" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_1_instruction_master_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "nios_1_instruction_master_agent" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "adc_adc_slave_agent" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "helen/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186960946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "adc_adc_slave_agent_rsp_fifo" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186961031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "altpll_pll_slave_agent_rdata_fifo" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186961595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186961736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "helen/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186961836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186961912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router:router " "Elaborating entity \"helen_mm_interconnect_0_router\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router:router\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router:router\|helen_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router:router\|helen_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_001 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"helen_mm_interconnect_0_router_001\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_001:router_001\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_001" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_001_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_001:router_001\|helen_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_001_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_001:router_001\|helen_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_002 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"helen_mm_interconnect_0_router_002\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_002:router_002\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_002" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_002_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_002:router_002\|helen_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_002_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_002:router_002\|helen_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_002.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_003 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"helen_mm_interconnect_0_router_003\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_003:router_003\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_003" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_003_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_003:router_003\|helen_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_003_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_003:router_003\|helen_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_003.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_004 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"helen_mm_interconnect_0_router_004\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_004:router_004\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_004" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_004_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_004:router_004\|helen_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_004_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_004:router_004\|helen_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_007 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"helen_mm_interconnect_0_router_007\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_007:router_007\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_007" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_007_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_007:router_007\|helen_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_007_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_007:router_007\|helen_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_008 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"helen_mm_interconnect_0_router_008\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_008:router_008\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_008" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_008_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_008:router_008\|helen_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_008_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_008:router_008\|helen_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186962991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_009 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"helen_mm_interconnect_0_router_009\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_009:router_009\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_009" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_009_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_009:router_009\|helen_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_009_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_009:router_009\|helen_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_011 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"helen_mm_interconnect_0_router_011\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_011:router_011\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_011" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_011_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_011:router_011\|helen_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_011_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_011:router_011\|helen_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_015 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"helen_mm_interconnect_0_router_015\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_015:router_015\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "router_015" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_router_015_default_decode helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_015:router_015\|helen_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"helen_mm_interconnect_0_router_015_default_decode\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_router_015:router_015\|helen_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "helen/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_demux helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"helen_mm_interconnect_0_cmd_demux\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_demux_001 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"helen_mm_interconnect_0_cmd_demux_001\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_demux_002 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"helen_mm_interconnect_0_cmd_demux_002\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_mux helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"helen_mm_interconnect_0_cmd_mux\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 4907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_mux_004 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"helen_mm_interconnect_0_cmd_mux_004\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_cmd_mux_004.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186963952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186964006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_cmd_mux_005 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"helen_mm_interconnect_0_cmd_mux_005\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186964060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_demux helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"helen_mm_interconnect_0_rsp_demux\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186964247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_demux_004 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"helen_mm_interconnect_0_rsp_demux_004\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186964309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_demux_005 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"helen_mm_interconnect_0_rsp_demux_005\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186964361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_mux helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"helen_mm_interconnect_0_rsp_mux\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186964469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186964807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186964863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_mux_001 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"helen_mm_interconnect_0_rsp_mux_001\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_001.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_rsp_mux_002 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"helen_mm_interconnect_0_rsp_mux_002\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_rsp_mux_002.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965640 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "helen/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524186965657 "|top|helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "helen/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524186965659 "|top|helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "helen/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524186965659 "|top|helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "crosser" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 5938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186965937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_avalon_st_adapter helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"helen_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|helen_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_avalon_st_adapter_007 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"helen_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0.v" 6204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|helen_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|helen_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_irq_mapper helen:inst\|helen_irq_mapper:irq_mapper " "Elaborating entity \"helen_irq_mapper\" for hierarchy \"helen:inst\|helen_irq_mapper:irq_mapper\"" {  } { { "helen/synthesis/helen.v" "irq_mapper" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helen_irq_mapper_001 helen:inst\|helen_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"helen_irq_mapper_001\" for hierarchy \"helen:inst\|helen_irq_mapper_001:irq_mapper_001\"" {  } { { "helen/synthesis/helen.v" "irq_mapper_001" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller helen:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller\"" {  } { { "helen/synthesis/helen.v" "rst_controller" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186966973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer helen:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186967088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer helen:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186967148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller helen:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "helen/synthesis/helen.v" "rst_controller_001" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186967226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller helen:inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"helen:inst\|altera_reset_controller:rst_controller_002\"" {  } { { "helen/synthesis/helen.v" "rst_controller_002" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186967318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o124 " "Found entity 1: altsyncram_o124" {  } { { "db/altsyncram_o124.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/altsyncram_o124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186976032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186976032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186976796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186976796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186977229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186977229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186978233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186978233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186978831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186978831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186978998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186978998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186979420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186979420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524186979664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186979664 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524186980572 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524186981003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.19.20:16:33 Progress: Loading slde6b69bbc/alt_sld_fab_wrapper_hw.tcl " "2018.04.19.20:16:33 Progress: Loading slde6b69bbc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524186993802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187001325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187001944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187006778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187007096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187007434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187007835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187007856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187007880 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524187008656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde6b69bbc/alt_sld_fab.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/ip/slde6b69bbc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524187009258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187009258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524187009512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187009512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524187009549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187009549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524187009705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187009705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524187009933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524187009933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187009933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/db/ip/slde6b69bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524187010113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187010113 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"helen:inst\|helen_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "helen/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1524187019465 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1524187019465 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524187027961 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } } { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 442 -1 0 } } { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 44 -1 0 } } { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 243 -1 0 } } { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 132 -1 0 } } { "helen/synthesis/submodules/helen_spi_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_spi_0.v" 243 -1 0 } } { "helen/synthesis/submodules/helen_spi_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_spi_0.v" 132 -1 0 } } { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 615 -1 0 } } { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 356 -1 0 } } { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 61 -1 0 } } { "helen/synthesis/submodules/helen_flash.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_flash.v" 253 -1 0 } } { "helen/synthesis/submodules/helen_spi_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_spi_0.v" 253 -1 0 } } { "helen/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2878 -1 0 } } { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 3878 -1 0 } } { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2878 -1 0 } } { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 3878 -1 0 } } { "helen/synthesis/submodules/helen_sdram.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_sdram.v" 306 -1 0 } } { "helen/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "helen/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 3500 -1 0 } } { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 3500 -1 0 } } { "helen/synthesis/submodules/helen_jtag_uart_0.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_jtag_uart_0.v" 398 -1 0 } } { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 42 -1 0 } } { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 2099 -1 0 } } { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 2099 -1 0 } } { "helen/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "helen/synthesis/submodules/helen_uart.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_uart.v" 43 -1 0 } } { "helen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1524187028544 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1524187028546 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\] helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~_emulated helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 " "Register \"helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]\" is converted into an equivalent circuit using register \"helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~_emulated\" and latch \"helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1\"" {  } { { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 615 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524187028547 "|top|helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1524187028547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "C:/Users/Sean/Documents/GitHub/HELEN/top.bdf" { { 672 360 536 688 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524187034442 "|top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524187034442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524187035381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "306 " "306 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524187044268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sean/Documents/GitHub/HELEN/HELEN.map.smsg " "Generated suppressed messages file C:/Users/Sean/Documents/GitHub/HELEN/HELEN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187047373 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 35 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1524187058152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524187058439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524187058439 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6998 " "Implemented 6998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524187060075 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524187060075 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1524187060075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6623 " "Implemented 6623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524187060075 ""} { "Info" "ICUT_CUT_TM_RAMS" "305 " "Implemented 305 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524187060075 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1524187060075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524187060075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524187060360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 20:17:40 2018 " "Processing ended: Thu Apr 19 20:17:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524187060360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524187060360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:57 " "Total CPU time (on all processors): 00:02:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524187060360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524187060360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1524188427392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524188427400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 20:40:26 2018 " "Processing started: Thu Apr 19 20:40:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524188427400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524188427400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HELEN -c HELEN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HELEN -c HELEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524188427400 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1524188427571 ""}
{ "Info" "0" "" "Project  = HELEN" {  } {  } 0 0 "Project  = HELEN" 0 0 "Fitter" 0 0 1524188427572 ""}
{ "Info" "0" "" "Revision = HELEN" {  } {  } 0 0 "Revision = HELEN" 0 0 "Fitter" 0 0 1524188427572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524188427916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524188427918 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HELEN EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"HELEN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524188427996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524188428123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524188428123 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1524188428207 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1524188428207 ""}  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1524188428207 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524188428742 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524188428751 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524188429815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524188429815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524188429815 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524188429815 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1524188429840 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1524188429840 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1524188429840 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1524188429840 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524188429844 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1524188430141 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 64 " "No exact pin location assignment(s) for 2 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1524188430877 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1524188432091 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524188432101 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1524188432101 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'helen/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524188432177 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524188432192 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/helen_nios_2_cpu.sdc " "Reading SDC File: 'helen/synthesis/submodules/helen_nios_2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524188432199 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/helen_nios_1_cpu.sdc " "Reading SDC File: 'helen/synthesis/submodules/helen_nios_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524188432226 ""}
{ "Info" "ISTA_SDC_FOUND" "HELEN.SDC " "Reading SDC File: 'HELEN.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524188432259 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1524188432266 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1524188432266 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1524188432266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1524188432266 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/helen_nios_cpu.sdc " "Reading SDC File: 'helen/synthesis/submodules/helen_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524188432267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 46 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_break:the_helen_nios_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at helen_nios_cpu.sdc(46): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_break:the_helen_nios_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 46 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at helen_nios_cpu.sdc(46): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$helen_nios_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$helen_nios_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$helen_nios_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$helen_nios_cpu_jtag_sr*\]" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524188432272 ""}  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 47 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at helen_nios_cpu.sdc(47): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 47 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at helen_nios_cpu.sdc(47): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$helen_nios_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$helen_nios_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$helen_nios_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$helen_nios_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524188432276 ""}  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 48 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at helen_nios_cpu.sdc(48): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 48 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at helen_nios_cpu.sdc(48): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$helen_nios_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$helen_nios_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$helen_nios_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$helen_nios_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524188432281 ""}  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 49 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at helen_nios_cpu.sdc(49): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 49 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at helen_nios_cpu.sdc(49): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$helen_nios_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$helen_nios_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$helen_nios_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$helen_nios_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524188432285 ""}  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 50 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at helen_nios_cpu.sdc(50): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$helen_nios_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$helen_nios_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$helen_nios_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$helen_nios_cpu_jtag_sr*\]" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524188432287 ""}  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at helen_nios_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 51 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at helen_nios_cpu.sdc(51): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 51 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_sysclk:the_helen_nios_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at helen_nios_cpu.sdc(51): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_sysclk:the_helen_nios_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at helen_nios_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$helen_nios_cpu_jtag_sr*    -to *\$helen_nios_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$helen_nios_cpu_jtag_sr*    -to *\$helen_nios_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524188432294 ""}  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at helen_nios_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 52 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_sysclk:the_helen_nios_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at helen_nios_cpu.sdc(52): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper\|helen_nios_cpu_debug_slave_sysclk:the_helen_nios_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at helen_nios_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$helen_nios_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$helen_nios_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524188432300 ""}  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "helen_nios_cpu.sdc 53 *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at helen_nios_cpu.sdc(53): *helen_nios_cpu:*\|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci\|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1524188432305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path helen_nios_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at helen_nios_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$helen_nios_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$helen_nios_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1524188432305 ""}  } { { "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1524188432305 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524188432336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1524188432336 "|top|auto_stp_external_clock_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 is being clocked by helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524188432337 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1524188432337 "|top|helen:inst|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1524188432519 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1524188432522 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524188432522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524188432522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524188432522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524188432522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " "  10.000 inst\|altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524188432522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst\|altpll\|sd1\|pll7\|clk\[1\] " "  10.000 inst\|altpll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524188432522 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1524188432522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433284 ""}  } { { "top.bdf" "" { Schematic "C:/Users/Sean/Documents/GitHub/HELEN/top.bdf" { { 416 368 536 432 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 17343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433284 ""}  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433285 ""}  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433285 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 17352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433285 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 15735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|go " "Destination node helen:inst\|helen_adc:adc\|go" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|refresh\[7\] " "Destination node helen:inst\|helen_adc:adc\|refresh\[7\]" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|refresh\[6\] " "Destination node helen:inst\|helen_adc:adc\|refresh\[6\]" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|refresh\[5\] " "Destination node helen:inst\|helen_adc:adc\|refresh\[5\]" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|refresh\[4\] " "Destination node helen:inst\|helen_adc:adc\|refresh\[4\]" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|refresh\[3\] " "Destination node helen:inst\|helen_adc:adc\|refresh\[3\]" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|refresh\[2\] " "Destination node helen:inst\|helen_adc:adc\|refresh\[2\]" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|refresh\[1\] " "Destination node helen:inst\|helen_adc:adc\|refresh\[1\]" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|refresh\[0\] " "Destination node helen:inst\|helen_adc:adc\|refresh\[0\]" {  } { { "helen/synthesis/submodules/helen_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_adc.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~2 " "Destination node helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~2" {  } { { "helen/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_up_avalon_adv_adc.v" 615 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 6988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1524188433285 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524188433285 ""}  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node helen:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node helen:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 7591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|W_rf_wren " "Destination node helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|W_rf_wren" {  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433285 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524188433285 ""}  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|altera_reset_controller:rst_controller_003\|r_sync_rst  " "Automatically promoted node helen:inst\|altera_reset_controller:rst_controller_003\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|altera_reset_controller:rst_controller_003\|WideOr0~0 " "Destination node helen:inst\|altera_reset_controller:rst_controller_003\|WideOr0~0" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 8238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|W_rf_wren " "Destination node helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|W_rf_wren" {  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 3233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_debug:the_helen_nios_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_debug:the_helen_nios_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_debug:the_helen_nios_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524188433286 ""}  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 5306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node helen:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433286 ""}  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 10767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node helen:inst\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 10767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524188433286 ""}  } { { "helen/synthesis/submodules/helen_nios_1_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_1_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "helen:inst\|helen_nios_1:nios_1\|helen_nios_1_cpu:cpu\|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci\|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_debug:the_helen_nios_2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_debug:the_helen_nios_2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node helen:inst\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "helen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 10767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524188433286 ""}  } { { "helen/synthesis/submodules/helen_nios_2_cpu.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_nios_2_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "helen:inst\|helen_nios_2:nios_2\|helen_nios_2_cpu:cpu\|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci\|helen_nios_2_cpu_nios2_oci_debug:the_helen_nios_2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 2553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "helen:inst\|helen_altpll:altpll\|prev_reset  " "Automatically promoted node helen:inst\|helen_altpll:altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524188433287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "helen:inst\|helen_altpll:altpll\|readdata\[0\]~2 " "Destination node helen:inst\|helen_altpll:altpll\|readdata\[0\]~2" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 10949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524188433287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524188433287 ""}  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524188433287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524188434682 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524188434695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524188434696 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524188434714 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524188434769 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1524188434769 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1524188434769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524188434771 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524188434801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524188434802 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524188434813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524188436348 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "9 Block RAM " "Packed 9 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1524188436362 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1524188436362 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1524188436362 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1524188436362 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524188436362 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1524188436451 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1524188436451 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1524188436451 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 15 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524188436451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 14 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524188436451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 24 1 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524188436451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524188436451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 16 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524188436451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524188436451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 16 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524188436451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 4 20 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1524188436451 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1524188436451 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1524188436451 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"helen:inst\|helen_altpll:altpll\|helen_altpll_altpll_8ra2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 150 -1 0 } } { "helen/synthesis/submodules/helen_altpll.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/submodules/helen_altpll.v" 288 0 0 } } { "helen/synthesis/helen.v" "" { Text "C:/Users/Sean/Documents/GitHub/HELEN/helen/synthesis/helen.v" 206 0 0 } } { "top.bdf" "" { Schematic "C:/Users/Sean/Documents/GitHub/HELEN/top.bdf" { { 184 536 920 936 "inst" "" } } } } { "top.bdf" "" { Schematic "C:/Users/Sean/Documents/GitHub/HELEN/top.bdf" { { 248 920 1096 264 "DRAM_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1524188436535 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524188436996 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524188437029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524188438995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524188442373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524188442473 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524188460884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524188460884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524188463797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524188475673 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524188475673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524188482102 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1524188482102 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524188482102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524188482107 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.77 " "Total time spent on timing analysis during the Fitter is 11.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524188482706 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524188482833 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524188484577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524188484584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524188486136 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524188489279 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524188490601 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data0 2.5 V H2 " "Pin flash_data0 uses I/O standard 2.5 V at H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { flash_data0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_data0" } } } } { "top.bdf" "" { Schematic "C:/Users/Sean/Documents/GitHub/HELEN/top.bdf" { { 504 368 536 520 "flash_data0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524188490675 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1524188490675 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top.bdf" "" { Schematic "C:/Users/Sean/Documents/GitHub/HELEN/top.bdf" { { 416 368 536 432 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Sean/Documents/GitHub/HELEN/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524188490675 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1524188490675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sean/Documents/GitHub/HELEN/HELEN.fit.smsg " "Generated suppressed messages file C:/Users/Sean/Documents/GitHub/HELEN/HELEN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524188491649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1363 " "Peak virtual memory: 1363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524188496662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 20:41:36 2018 " "Processing ended: Thu Apr 19 20:41:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524188496662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524188496662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524188496662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524188496662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524188498889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524188498900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 20:41:38 2018 " "Processing started: Thu Apr 19 20:41:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524188498900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524188498900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HELEN -c HELEN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HELEN -c HELEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524188498901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1524188500744 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524188503243 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524188503342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524188504389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 20:41:44 2018 " "Processing ended: Thu Apr 19 20:41:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524188504389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524188504389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524188504389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524188504389 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524188505433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524188507386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524188507398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 20:41:46 2018 " "Processing started: Thu Apr 19 20:41:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524188507398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188507398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HELEN -c HELEN " "Command: quartus_sta HELEN -c HELEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188507398 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1524188507658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188510709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188510709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188510810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188510810 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188511684 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1524188512213 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512213 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'helen/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512430 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512476 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/helen_nios_2_cpu.sdc " "Reading SDC File: 'helen/synthesis/submodules/helen_nios_2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512514 ""}
{ "Info" "ISTA_SDC_FOUND" "helen/synthesis/submodules/helen_nios_1_cpu.sdc " "Reading SDC File: 'helen/synthesis/submodules/helen_nios_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512583 ""}
{ "Info" "ISTA_SDC_FOUND" "HELEN.SDC " "Reading SDC File: 'HELEN.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512626 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1524188512631 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1524188512631 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512631 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524188512695 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512695 "|top|auto_stp_external_clock_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 is being clocked by helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524188512695 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512695 "|top|helen:inst|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188512890 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524188512896 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524188512975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.704 " "Worst-case setup slack is 1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    1.704               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.859               0.000 CLOCK_50  " "   16.859               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.444               0.000 altera_reserved_tck  " "   43.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188513540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    0.307               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLOCK_50  " "    0.342               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188513675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.348 " "Worst-case recovery slack is 6.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.348               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    6.348               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.684               0.000 CLOCK_50  " "   17.684               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.243               0.000 altera_reserved_tck  " "   48.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188513723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.855 " "Worst-case removal slack is 0.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 altera_reserved_tck  " "    0.855               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225               0.000 CLOCK_50  " "    1.225               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    1.830               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188513775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.737 " "Worst-case minimum pulse width slack is 4.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.737               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    4.737               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.579               0.000 CLOCK_50  " "    9.579               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188513793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188513793 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188514517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188514517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188514517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.423 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.423" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188514517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.557 ns " "Worst Case Available Settling Time: 15.557 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188514517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188514517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188514517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188514517 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188514517 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524188514555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188514631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188517564 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524188518292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188518292 "|top|auto_stp_external_clock_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 is being clocked by helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524188518292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188518292 "|top|helen:inst|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188518309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.557 " "Worst-case setup slack is 2.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.557               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    2.557               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.196               0.000 CLOCK_50  " "   17.196               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.210               0.000 altera_reserved_tck  " "   44.210               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188518565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CLOCK_50  " "    0.298               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    0.299               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 altera_reserved_tck  " "    0.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188518654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.743 " "Worst-case recovery slack is 6.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.743               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    6.743               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.920               0.000 CLOCK_50  " "   17.920               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.480               0.000 altera_reserved_tck  " "   48.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188518698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.761 " "Worst-case removal slack is 0.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 altera_reserved_tck  " "    0.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 CLOCK_50  " "    1.126               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    1.618               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188518757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188518757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.742 " "Worst-case minimum pulse width slack is 4.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188519796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188519796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.742               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    4.742               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188519796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.589               0.000 CLOCK_50  " "    9.589               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188519796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.547               0.000 altera_reserved_tck  " "   49.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188519796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188519796 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188520662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188520662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188520662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.423 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.423" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188520662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.021 ns " "Worst Case Available Settling Time: 16.021 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188520662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188520662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188520662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188520662 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188520662 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524188520704 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524188521312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188521312 "|top|auto_stp_external_clock_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch helen:inst\|helen_adc:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 is being clocked by helen:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524188521312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188521312 "|top|helen:inst|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188521331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.228 " "Worst-case setup slack is 5.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.228               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    5.228               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.217               0.000 CLOCK_50  " "   18.217               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.371               0.000 altera_reserved_tck  " "   46.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188521459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    0.150               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188521587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.819 " "Worst-case recovery slack is 7.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.819               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    7.819               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.664               0.000 CLOCK_50  " "   18.664               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.175               0.000 altera_reserved_tck  " "   49.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188521652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.479 " "Worst-case removal slack is 0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 altera_reserved_tck  " "    0.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 CLOCK_50  " "    0.659               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    1.082               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188521745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.749 " "Worst-case minimum pulse width slack is 4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\]  " "    4.749               0.000 inst\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245               0.000 CLOCK_50  " "    9.245               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524188521785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188521785 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188522723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188522723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188522723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.423 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.423" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188522723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.493 ns " "Worst Case Available Settling Time: 17.493 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188522723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188522723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188522723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1524188522723 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188522723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188523892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188523897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524188525513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 20:42:05 2018 " "Processing ended: Thu Apr 19 20:42:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524188525513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524188525513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524188525513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188525513 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524188526950 ""}
