// Seed: 96677970
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri id_5,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri id_9
    , id_21,
    output tri id_10,
    output supply0 id_11,
    input wor id_12,
    output tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output supply1 id_16,
    output tri1 id_17,
    output uwire id_18,
    output tri id_19
);
  id_22(
      {id_15{1}}, 1, "" & id_17, 1
  );
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input  tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
