Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep 28 19:26:05 2022
| Host         : GDESK-95 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ee354_GCD_top_timing_summary_routed.rpt -pb ee354_GCD_top_timing_summary_routed.pb -rpx ee354_GCD_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ee354_GCD_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (12)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: BtnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ain_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ain_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ain_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ain_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ain_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ain_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ain_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bin_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bin_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bin_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bin_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bin_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bin_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bin_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Bin_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.912        0.000                      0                  477        0.144        0.000                      0                  477        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             2.912        0.000                      0                  445        0.144        0.000                      0                  445        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ClkPort            ClkPort                  6.594        0.000                      0                   32        0.581        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        2.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.592ns (23.507%)  route 5.181ns (76.493%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.133     9.940    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.064 r  ee354_GCD_1/B[7]_P_i_1/O
                         net (fo=16, routed)          1.407    11.471    ee354_GCD_1/p_2_in
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.152    11.623 r  ee354_GCD_1/B[1]_C_i_1/O
                         net (fo=1, routed)           0.477    12.100    ee354_GCD_1/B[1]_C_i_1_n_0
    SLICE_X84Y85         FDCE                                         r  ee354_GCD_1/B_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.605    15.028    ee354_GCD_1/board_clk
    SLICE_X84Y85         FDCE                                         r  ee354_GCD_1/B_reg[1]_C/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y85         FDCE (Setup_fdce_C_D)       -0.255    15.012    ee354_GCD_1/B_reg[1]_C
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.592ns (23.762%)  route 5.108ns (76.238%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.133     9.940    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.064 r  ee354_GCD_1/B[7]_P_i_1/O
                         net (fo=16, routed)          1.196    11.260    ee354_GCD_1/p_2_in
    SLICE_X85Y88         LUT3 (Prop_lut3_I1_O)        0.152    11.412 r  ee354_GCD_1/B[2]_C_i_1/O
                         net (fo=1, routed)           0.616    12.027    ee354_GCD_1/B[2]_C_i_1_n_0
    SLICE_X85Y87         FDCE                                         r  ee354_GCD_1/B_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.606    15.029    ee354_GCD_1/board_clk
    SLICE_X85Y87         FDCE                                         r  ee354_GCD_1/B_reg[2]_C/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y87         FDCE (Setup_fdce_C_D)       -0.275    14.993    ee354_GCD_1/B_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.592ns (23.903%)  route 5.068ns (76.097%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.133     9.940    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.064 r  ee354_GCD_1/B[7]_P_i_1/O
                         net (fo=16, routed)          1.242    11.306    ee354_GCD_1/p_2_in
    SLICE_X86Y88         LUT3 (Prop_lut3_I1_O)        0.152    11.458 r  ee354_GCD_1/B[4]_C_i_1/O
                         net (fo=1, routed)           0.530    11.988    ee354_GCD_1/B[4]_C_i_1_n_0
    SLICE_X86Y86         FDCE                                         r  ee354_GCD_1/B_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.607    15.030    ee354_GCD_1/board_clk
    SLICE_X86Y86         FDCE                                         r  ee354_GCD_1/B_reg[4]_C/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X86Y86         FDCE (Setup_fdce_C_D)       -0.269    14.984    ee354_GCD_1/B_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.586ns (25.431%)  route 4.651ns (74.569%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.133     9.940    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.064 r  ee354_GCD_1/B[7]_P_i_1/O
                         net (fo=16, routed)          1.021    11.085    ee354_GCD_1/p_2_in
    SLICE_X88Y94         LUT3 (Prop_lut3_I1_O)        0.146    11.231 r  ee354_GCD_1/B[5]_C_i_1/O
                         net (fo=1, routed)           0.333    11.564    ee354_GCD_1/B[5]_C_i_1_n_0
    SLICE_X88Y95         FDCE                                         r  ee354_GCD_1/B_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.612    15.035    ee354_GCD_1/board_clk
    SLICE_X88Y95         FDCE                                         r  ee354_GCD_1/B_reg[5]_C/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y95         FDCE (Setup_fdce_C_D)       -0.235    15.023    ee354_GCD_1/B_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 1.586ns (25.954%)  route 4.525ns (74.046%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.088     9.894    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.124    10.018 r  ee354_GCD_1/A[7]_P_i_1/O
                         net (fo=16, routed)          0.931    10.949    ee354_GCD_1/A[7]_P_i_1_n_0
    SLICE_X88Y91         LUT3 (Prop_lut3_I1_O)        0.146    11.095 r  ee354_GCD_1/A[7]_C_i_1/O
                         net (fo=1, routed)           0.343    11.439    ee354_GCD_1/A[7]_C_i_1_n_0
    SLICE_X89Y91         FDCE                                         r  ee354_GCD_1/A_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.611    15.034    ee354_GCD_1/board_clk
    SLICE_X89Y91         FDCE                                         r  ee354_GCD_1/A_reg[7]_C/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y91         FDCE (Setup_fdce_C_D)       -0.271    14.986    ee354_GCD_1/A_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 1.592ns (25.935%)  route 4.546ns (74.064%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          0.991     9.798    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.922 r  ee354_GCD_1/B[3]_P_i_1/O
                         net (fo=2, routed)           1.065    10.986    ee354_GCD_1/p_3_in[3]
    SLICE_X86Y90         LUT3 (Prop_lut3_I0_O)        0.152    11.138 r  ee354_GCD_1/B[3]_C_i_1/O
                         net (fo=1, routed)           0.328    11.466    ee354_GCD_1/B[3]_C_i_1_n_0
    SLICE_X88Y90         FDCE                                         r  ee354_GCD_1/B_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.610    15.033    ee354_GCD_1/board_clk
    SLICE_X88Y90         FDCE                                         r  ee354_GCD_1/B_reg[3]_C/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y90         FDCE (Setup_fdce_C_D)       -0.233    15.023    ee354_GCD_1/B_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.440ns (24.702%)  route 4.389ns (75.298%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.133     9.940    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.064 r  ee354_GCD_1/B[7]_P_i_1/O
                         net (fo=16, routed)          1.093    11.157    ee354_GCD_1/p_2_in
    SLICE_X87Y87         FDPE                                         r  ee354_GCD_1/B_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.608    15.031    ee354_GCD_1/board_clk
    SLICE_X87Y87         FDPE                                         r  ee354_GCD_1/B_reg[4]_P/C
                         clock pessimism              0.259    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X87Y87         FDPE (Setup_fdpe_C_CE)      -0.205    15.049    ee354_GCD_1/B_reg[4]_P
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.440ns (25.338%)  route 4.243ns (74.662%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.088     9.894    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I4_O)        0.124    10.018 r  ee354_GCD_1/A[7]_P_i_1/O
                         net (fo=16, routed)          0.993    11.011    ee354_GCD_1/A[7]_P_i_1_n_0
    SLICE_X86Y85         FDPE                                         r  ee354_GCD_1/A_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.607    15.030    ee354_GCD_1/board_clk
    SLICE_X86Y85         FDPE                                         r  ee354_GCD_1/A_reg[1]_P/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X86Y85         FDPE (Setup_fdpe_C_CE)      -0.205    15.048    ee354_GCD_1/A_reg[1]_P
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 1.440ns (25.985%)  route 4.102ns (74.015%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.133     9.940    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.064 r  ee354_GCD_1/B[7]_P_i_1/O
                         net (fo=16, routed)          0.805    10.869    ee354_GCD_1/p_2_in
    SLICE_X85Y85         FDPE                                         r  ee354_GCD_1/B_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.605    15.028    ee354_GCD_1/board_clk
    SLICE_X85Y85         FDPE                                         r  ee354_GCD_1/B_reg[1]_P/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X85Y85         FDPE (Setup_fdpe_C_CE)      -0.205    15.062    ee354_GCD_1/B_reg[1]_P
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 ee354_GCD_1/B_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.592ns (27.486%)  route 4.200ns (72.514%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.725     5.328    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ee354_GCD_1/B_reg[0]_C/Q
                         net (fo=4, routed)           1.119     6.965    ee354_GCD_1/B_reg[0]_C_n_0
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.089 r  ee354_GCD_1/A[7]_P_i_5/O
                         net (fo=14, routed)          0.712     7.800    ee354_GCD_1/B[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  ee354_GCD_1/i_count1_carry_i_4/O
                         net (fo=1, routed)           0.332     8.257    ee354_GCD_1/i_count1_carry_i_4_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.807 r  ee354_GCD_1/i_count1_carry/CO[3]
                         net (fo=20, routed)          1.133     9.940    ee354_GCD_1/i_count1_carry_n_0
    SLICE_X86Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.064 r  ee354_GCD_1/B[7]_P_i_1/O
                         net (fo=16, routed)          0.904    10.968    ee354_GCD_1/p_2_in
    SLICE_X85Y91         LUT3 (Prop_lut3_I1_O)        0.152    11.120 r  ee354_GCD_1/B[6]_C_i_1/O
                         net (fo=1, routed)           0.000    11.120    ee354_GCD_1/B[6]_C_i_1_n_0
    SLICE_X85Y91         FDCE                                         r  ee354_GCD_1/B_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.609    15.032    ee354_GCD_1/board_clk
    SLICE_X85Y91         FDCE                                         r  ee354_GCD_1/B_reg[6]_C/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X85Y91         FDCE (Setup_fdce_C_D)        0.047    15.318    ee354_GCD_1/B_reg[6]_C
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  4.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ee354_GCD_1/A_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/AB_GCD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.607     1.526    ee354_GCD_1/board_clk
    SLICE_X86Y93         FDPE                                         r  ee354_GCD_1/A_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.667 r  ee354_GCD_1/A_reg[6]_P/Q
                         net (fo=3, routed)           0.063     1.730    ee354_GCD_1/A_reg[6]_P_n_0
    SLICE_X87Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  ee354_GCD_1/AB_GCD[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    ee354_GCD_1/AB_GCD[6]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  ee354_GCD_1/AB_GCD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.879     2.044    ee354_GCD_1/board_clk
    SLICE_X87Y93         FDRE                                         r  ee354_GCD_1/AB_GCD_reg[6]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.092     1.631    ee354_GCD_1/AB_GCD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ee354_debouncer_2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.606     1.525    ee354_debouncer_2/board_clk
    SLICE_X85Y95         FDCE                                         r  ee354_debouncer_2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDCE (Prop_fdce_C_Q)         0.128     1.653 r  ee354_debouncer_2/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.084     1.737    ee354_debouncer_2/state__0[2]
    SLICE_X85Y95         LUT6 (Prop_lut6_I2_O)        0.099     1.836 r  ee354_debouncer_2/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    ee354_debouncer_2/state__1[1]
    SLICE_X85Y95         FDCE                                         r  ee354_debouncer_2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.878     2.043    ee354_debouncer_2/board_clk
    SLICE_X85Y95         FDCE                                         r  ee354_debouncer_2/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y95         FDCE (Hold_fdce_C_D)         0.092     1.617    ee354_debouncer_2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ee354_debouncer_2/MCEN_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_2/MCEN_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.607     1.526    ee354_debouncer_2/board_clk
    SLICE_X86Y95         FDRE                                         r  ee354_debouncer_2/MCEN_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  ee354_debouncer_2/MCEN_count_reg[2]/Q
                         net (fo=3, routed)           0.091     1.745    ee354_debouncer_2/MCEN_count_reg_n_0_[2]
    SLICE_X86Y95         LUT6 (Prop_lut6_I3_O)        0.099     1.844 r  ee354_debouncer_2/MCEN_count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.844    ee354_debouncer_2/MCEN_count[3]_i_3_n_0
    SLICE_X86Y95         FDRE                                         r  ee354_debouncer_2/MCEN_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.879     2.044    ee354_debouncer_2/board_clk
    SLICE_X86Y95         FDRE                                         r  ee354_debouncer_2/MCEN_count_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y95         FDRE (Hold_fdre_C_D)         0.092     1.618    ee354_debouncer_2/MCEN_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ee354_GCD_1/i_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.113%)  route 0.174ns (47.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.603     1.522    ee354_GCD_1/board_clk
    SLICE_X89Y85         FDRE                                         r  ee354_GCD_1/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ee354_GCD_1/i_count_reg[0]/Q
                         net (fo=5, routed)           0.174     1.837    ee354_GCD_1/i_count[0]
    SLICE_X89Y86         LUT4 (Prop_lut4_I2_O)        0.048     1.885 r  ee354_GCD_1/state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.885    ee354_GCD_1/state[3]_i_2_n_0
    SLICE_X89Y86         FDCE                                         r  ee354_GCD_1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.874     2.039    ee354_GCD_1/board_clk
    SLICE_X89Y86         FDCE                                         r  ee354_GCD_1/state_reg[3]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X89Y86         FDCE (Hold_fdce_C_D)         0.107     1.644    ee354_GCD_1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ee354_GCD_1/A_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/AB_GCD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.579%)  route 0.189ns (50.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.606     1.525    ee354_GCD_1/board_clk
    SLICE_X82Y94         FDCE                                         r  ee354_GCD_1/A_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  ee354_GCD_1/A_reg[4]_C/Q
                         net (fo=4, routed)           0.189     1.855    ee354_GCD_1/A_reg[4]_C_n_0
    SLICE_X87Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.900 r  ee354_GCD_1/AB_GCD[4]_i_1/O
                         net (fo=1, routed)           0.000     1.900    ee354_GCD_1/AB_GCD[4]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  ee354_GCD_1/AB_GCD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.879     2.044    ee354_GCD_1/board_clk
    SLICE_X87Y93         FDRE                                         r  ee354_GCD_1/AB_GCD_reg[4]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.091     1.655    ee354_GCD_1/AB_GCD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ee354_GCD_1/AB_GCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/AB_GCD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    ee354_GCD_1/board_clk
    SLICE_X87Y88         FDRE                                         r  ee354_GCD_1/AB_GCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ee354_GCD_1/AB_GCD_reg[1]/Q
                         net (fo=2, routed)           0.150     1.816    ee354_GCD_1/AB_GCD[1]
    SLICE_X87Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  ee354_GCD_1/AB_GCD[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    ee354_GCD_1/AB_GCD[2]_i_1_n_0
    SLICE_X87Y88         FDRE                                         r  ee354_GCD_1/AB_GCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.877     2.042    ee354_GCD_1/board_clk
    SLICE_X87Y88         FDRE                                         r  ee354_GCD_1/AB_GCD_reg[2]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.091     1.615    ee354_GCD_1/AB_GCD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ee354_debouncer_1/MCEN_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_1/MCEN_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.606     1.525    ee354_debouncer_1/board_clk
    SLICE_X83Y96         FDRE                                         r  ee354_debouncer_1/MCEN_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ee354_debouncer_1/MCEN_count_reg[1]/Q
                         net (fo=4, routed)           0.154     1.821    ee354_debouncer_1/MCEN_count_reg_n_0_[1]
    SLICE_X83Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  ee354_debouncer_1/MCEN_count[3]_i_3__1/O
                         net (fo=1, routed)           0.000     1.866    ee354_debouncer_1/MCEN_count[3]_i_3__1_n_0
    SLICE_X83Y96         FDRE                                         r  ee354_debouncer_1/MCEN_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.878     2.043    ee354_debouncer_1/board_clk
    SLICE_X83Y96         FDRE                                         r  ee354_debouncer_1/MCEN_count_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y96         FDRE (Hold_fdre_C_D)         0.092     1.617    ee354_debouncer_1/MCEN_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ee354_debouncer_2/MCEN_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_2/MCEN_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.712%)  route 0.184ns (49.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.607     1.526    ee354_debouncer_2/board_clk
    SLICE_X86Y96         FDRE                                         r  ee354_debouncer_2/MCEN_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ee354_debouncer_2/MCEN_count_reg[0]/Q
                         net (fo=5, routed)           0.184     1.851    ee354_debouncer_2/MCEN_count_reg_n_0_[0]
    SLICE_X86Y95         LUT5 (Prop_lut5_I4_O)        0.048     1.899 r  ee354_debouncer_2/MCEN_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    ee354_debouncer_2/MCEN_count[2]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  ee354_debouncer_2/MCEN_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.879     2.044    ee354_debouncer_2/board_clk
    SLICE_X86Y95         FDRE                                         r  ee354_debouncer_2/MCEN_count_reg[2]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X86Y95         FDRE (Hold_fdre_C_D)         0.107     1.649    ee354_debouncer_2/MCEN_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ee354_debouncer_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.181%)  route 0.157ns (45.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.606     1.525    ee354_debouncer_1/board_clk
    SLICE_X83Y94         FDCE                                         r  ee354_debouncer_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  ee354_debouncer_1/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.157     1.824    ee354_debouncer_1/state__0[1]
    SLICE_X83Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  ee354_debouncer_1/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.869    ee354_debouncer_1/state__1[1]
    SLICE_X83Y94         FDCE                                         r  ee354_debouncer_1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.878     2.043    ee354_debouncer_1/board_clk
    SLICE_X83Y94         FDCE                                         r  ee354_debouncer_1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y94         FDCE (Hold_fdce_C_D)         0.092     1.617    ee354_debouncer_1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ee354_debouncer_1/debounce_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_1/debounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.604     1.523    ee354_debouncer_1/board_clk
    SLICE_X83Y89         FDRE                                         r  ee354_debouncer_1/debounce_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ee354_debouncer_1/debounce_count_reg[12]/Q
                         net (fo=1, routed)           0.108     1.773    ee354_debouncer_1/debounce_count_reg_n_0_[12]
    SLICE_X83Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  ee354_debouncer_1/debounce_count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.881    ee354_debouncer_1/debounce_count0_carry__1_n_4
    SLICE_X83Y89         FDRE                                         r  ee354_debouncer_1/debounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.876     2.041    ee354_debouncer_1/board_clk
    SLICE_X83Y89         FDRE                                         r  ee354_debouncer_1/debounce_count_reg[12]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.105     1.628    ee354_debouncer_1/debounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y95    A_bar_slash_B_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Ain_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Ain_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Ain_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Ain_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Ain_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Ain_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Ain_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Ain_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    DIV_CLK_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    DIV_CLK_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    DIV_CLK_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    DIV_CLK_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    ee354_GCD_1/B_reg[4]_C/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y85    ee354_GCD_1/i_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    ee354_debouncer_0/debounce_count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    ee354_debouncer_0/debounce_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    DIV_CLK_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    DIV_CLK_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    DIV_CLK_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    ee354_GCD_1/B_reg[4]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    ee354_GCD_1/B_reg[6]_C/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    ee354_GCD_1/i_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    ee354_GCD_1/i_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    ee354_GCD_1/i_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y92    ee354_debouncer_0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y92    ee354_debouncer_0/FSM_sequential_state_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        6.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Ain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[4]_C/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.746ns (27.463%)  route 1.970ns (72.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  Ain_reg[4]/Q
                         net (fo=5, routed)           1.299     7.051    ee354_GCD_1/A_reg[7]_P_0[4]
    SLICE_X87Y94         LUT2 (Prop_lut2_I1_O)        0.327     7.378 f  ee354_GCD_1/A_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.671     8.049    ee354_GCD_1/A_reg[4]_LDC_i_2_n_0
    SLICE_X82Y94         FDCE                                         f  ee354_GCD_1/A_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.610    15.033    ee354_GCD_1/board_clk
    SLICE_X82Y94         FDCE                                         r  ee354_GCD_1/A_reg[4]_C/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X82Y94         FDCE (Recov_fdce_C_CLR)     -0.613    14.643    ee354_GCD_1/A_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 Ain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[7]_C/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.747ns (28.346%)  route 1.888ns (71.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  Ain_reg[7]/Q
                         net (fo=4, routed)           1.201     6.952    ee354_GCD_1/A_reg[7]_P_0[7]
    SLICE_X88Y92         LUT2 (Prop_lut2_I1_O)        0.328     7.280 f  ee354_GCD_1/A_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.688     7.968    ee354_GCD_1/A_reg[7]_LDC_i_2_n_0
    SLICE_X89Y91         FDCE                                         f  ee354_GCD_1/A_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.611    15.034    ee354_GCD_1/board_clk
    SLICE_X89Y91         FDCE                                         r  ee354_GCD_1/A_reg[7]_C/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y91         FDCE (Recov_fdce_C_CLR)     -0.612    14.661    ee354_GCD_1/A_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 Ain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[5]_C/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.709ns (27.459%)  route 1.873ns (72.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  Ain_reg[5]/Q
                         net (fo=5, routed)           0.925     6.676    ee354_GCD_1/A_reg[7]_P_0[5]
    SLICE_X86Y94         LUT2 (Prop_lut2_I1_O)        0.290     6.966 f  ee354_GCD_1/A_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.948     7.915    ee354_GCD_1/A_reg[5]_LDC_i_2_n_0
    SLICE_X85Y94         FDCE                                         f  ee354_GCD_1/A_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.610    15.033    ee354_GCD_1/board_clk
    SLICE_X85Y94         FDCE                                         r  ee354_GCD_1/A_reg[5]_C/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y94         FDCE (Recov_fdce_C_CLR)     -0.607    14.649    ee354_GCD_1/A_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 Bin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[5]_C/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.668ns (25.097%)  route 1.994ns (74.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X88Y89         FDRE                                         r  Bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  Bin_reg[5]/Q
                         net (fo=4, routed)           1.445     7.296    ee354_GCD_1/B_reg[7]_C_0[5]
    SLICE_X88Y94         LUT2 (Prop_lut2_I1_O)        0.150     7.446 f  ee354_GCD_1/B_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.549     7.994    ee354_GCD_1/B_reg[5]_LDC_i_2_n_0
    SLICE_X88Y95         FDCE                                         f  ee354_GCD_1/B_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.612    15.035    ee354_GCD_1/board_clk
    SLICE_X88Y95         FDCE                                         r  ee354_GCD_1/B_reg[5]_C/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y95         FDCE (Recov_fdce_C_CLR)     -0.543    14.731    ee354_GCD_1/B_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 Ain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[4]_P/PRE
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.718ns (25.416%)  route 2.107ns (74.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.419     5.752 f  Ain_reg[4]/Q
                         net (fo=5, routed)           1.299     7.051    ee354_GCD_1/A_reg[7]_P_0[4]
    SLICE_X87Y94         LUT2 (Prop_lut2_I1_O)        0.299     7.350 f  ee354_GCD_1/A_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.808     8.158    ee354_GCD_1/A_reg[4]_LDC_i_1_n_0
    SLICE_X85Y93         FDPE                                         f  ee354_GCD_1/A_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.610    15.033    ee354_GCD_1/board_clk
    SLICE_X85Y93         FDPE                                         r  ee354_GCD_1/A_reg[4]_P/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y93         FDPE (Recov_fdpe_C_PRE)     -0.359    14.897    ee354_GCD_1/A_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 Bin_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[7]_C/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.670ns (25.927%)  route 1.914ns (74.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X88Y89         FDRE                                         r  Bin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  Bin_reg[7]/Q
                         net (fo=5, routed)           0.977     6.828    ee354_GCD_1/B_reg[7]_C_0[7]
    SLICE_X87Y91         LUT2 (Prop_lut2_I1_O)        0.152     6.980 f  ee354_GCD_1/B_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.937     7.917    ee354_GCD_1/B_reg[7]_LDC_i_2_n_0
    SLICE_X87Y90         FDCE                                         f  ee354_GCD_1/B_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.610    15.033    ee354_GCD_1/board_clk
    SLICE_X87Y90         FDCE                                         r  ee354_GCD_1/B_reg[7]_C/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y90         FDCE (Recov_fdce_C_CLR)     -0.607    14.665    ee354_GCD_1/B_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 Bin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[5]_P/PRE
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.642ns (23.239%)  route 2.121ns (76.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X88Y89         FDRE                                         r  Bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  Bin_reg[5]/Q
                         net (fo=4, routed)           1.445     7.296    ee354_GCD_1/B_reg[7]_C_0[5]
    SLICE_X88Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.420 f  ee354_GCD_1/B_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.675     8.095    ee354_GCD_1/B_reg[5]_LDC_i_1_n_0
    SLICE_X88Y94         FDPE                                         f  ee354_GCD_1/B_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.612    15.035    ee354_GCD_1/board_clk
    SLICE_X88Y94         FDPE                                         r  ee354_GCD_1/B_reg[5]_P/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y94         FDPE (Recov_fdpe_C_PRE)     -0.361    14.913    ee354_GCD_1/B_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 Bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[4]_C/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.668ns (26.762%)  route 1.828ns (73.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X88Y89         FDRE                                         r  Bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  Bin_reg[4]/Q
                         net (fo=4, routed)           0.812     6.663    ee354_GCD_1/B_reg[7]_C_0[4]
    SLICE_X86Y87         LUT2 (Prop_lut2_I1_O)        0.150     6.813 f  ee354_GCD_1/B_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           1.016     7.829    ee354_GCD_1/B_reg[4]_LDC_i_2_n_0
    SLICE_X86Y86         FDCE                                         f  ee354_GCD_1/B_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.607    15.030    ee354_GCD_1/board_clk
    SLICE_X86Y86         FDCE                                         r  ee354_GCD_1/B_reg[4]_C/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X86Y86         FDCE (Recov_fdce_C_CLR)     -0.607    14.662    ee354_GCD_1/B_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 Bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[0]_C/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.609ns (25.078%)  route 1.819ns (74.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X89Y89         FDRE                                         r  Bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  Bin_reg[0]/Q
                         net (fo=4, routed)           0.964     6.753    ee354_GCD_1/B_reg[7]_C_0[0]
    SLICE_X84Y86         LUT2 (Prop_lut2_I1_O)        0.153     6.906 f  ee354_GCD_1/B_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.855     7.761    ee354_GCD_1/B_reg[0]_LDC_i_2_n_0
    SLICE_X84Y86         FDCE                                         f  ee354_GCD_1/B_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.605    15.028    ee354_GCD_1/board_clk
    SLICE_X84Y86         FDCE                                         r  ee354_GCD_1/B_reg[0]_C/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X84Y86         FDCE (Recov_fdce_C_CLR)     -0.526    14.725    ee354_GCD_1/B_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 Bin_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[7]_P/PRE
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.642ns (24.560%)  route 1.972ns (75.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.730     5.333    board_clk
    SLICE_X88Y89         FDRE                                         r  Bin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  Bin_reg[7]/Q
                         net (fo=5, routed)           0.977     6.828    ee354_GCD_1/B_reg[7]_C_0[7]
    SLICE_X87Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.952 f  ee354_GCD_1/B_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.995     7.947    ee354_GCD_1/B_reg[7]_LDC_i_1_n_0
    SLICE_X87Y92         FDPE                                         f  ee354_GCD_1/B_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         1.611    15.034    ee354_GCD_1/board_clk
    SLICE_X87Y92         FDPE                                         r  ee354_GCD_1/B_reg[7]_P/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    14.914    ee354_GCD_1/B_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  6.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 Ain_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[0]_P/PRE
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.978%)  route 0.361ns (66.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Ain_reg[0]/Q
                         net (fo=5, routed)           0.231     1.896    ee354_GCD_1/A_reg[7]_P_0[0]
    SLICE_X86Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.941 f  ee354_GCD_1/A_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.130     2.072    ee354_GCD_1/A_reg[0]_LDC_i_1_n_0
    SLICE_X84Y88         FDPE                                         f  ee354_GCD_1/A_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.876     2.041    ee354_GCD_1/board_clk
    SLICE_X84Y88         FDPE                                         r  ee354_GCD_1/A_reg[0]_P/C
                         clock pessimism             -0.479     1.561    
    SLICE_X84Y88         FDPE (Remov_fdpe_C_PRE)     -0.071     1.490    ee354_GCD_1/A_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 Ain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[2]_C/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.187ns (33.563%)  route 0.370ns (66.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Ain_reg[2]/Q
                         net (fo=5, routed)           0.236     1.901    ee354_GCD_1/A_reg[7]_P_0[2]
    SLICE_X84Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.947 f  ee354_GCD_1/A_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.135     2.081    ee354_GCD_1/A_reg[2]_LDC_i_2_n_0
    SLICE_X84Y91         FDCE                                         f  ee354_GCD_1/A_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.877     2.042    ee354_GCD_1/board_clk
    SLICE_X84Y91         FDCE                                         r  ee354_GCD_1/A_reg[2]_C/C
                         clock pessimism             -0.479     1.562    
    SLICE_X84Y91         FDCE (Remov_fdce_C_CLR)     -0.133     1.429    ee354_GCD_1/A_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 Ain_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[0]_C/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.184ns (29.843%)  route 0.433ns (70.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Ain_reg[0]/Q
                         net (fo=5, routed)           0.231     1.896    ee354_GCD_1/A_reg[7]_P_0[0]
    SLICE_X86Y88         LUT2 (Prop_lut2_I1_O)        0.043     1.939 f  ee354_GCD_1/A_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.201     2.141    ee354_GCD_1/A_reg[0]_LDC_i_2_n_0
    SLICE_X85Y88         FDCE                                         f  ee354_GCD_1/A_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.876     2.041    ee354_GCD_1/board_clk
    SLICE_X85Y88         FDCE                                         r  ee354_GCD_1/A_reg[0]_C/C
                         clock pessimism             -0.479     1.561    
    SLICE_X85Y88         FDCE (Remov_fdce_C_CLR)     -0.159     1.402    ee354_GCD_1/A_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[2]_P/PRE
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.915%)  route 0.480ns (72.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X89Y89         FDRE                                         r  Bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Bin_reg[2]/Q
                         net (fo=4, routed)           0.293     1.959    ee354_GCD_1/B_reg[7]_C_0[2]
    SLICE_X86Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.004 f  ee354_GCD_1/B_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.191    ee354_GCD_1/B_reg[2]_LDC_i_1_n_0
    SLICE_X86Y89         FDPE                                         f  ee354_GCD_1/B_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.877     2.042    ee354_GCD_1/board_clk
    SLICE_X86Y89         FDPE                                         r  ee354_GCD_1/B_reg[2]_P/C
                         clock pessimism             -0.501     1.540    
    SLICE_X86Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    ee354_GCD_1/B_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 Ain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[3]_C/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.190ns (30.345%)  route 0.436ns (69.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Ain_reg[3]/Q
                         net (fo=5, routed)           0.294     1.959    ee354_GCD_1/A_reg[7]_P_0[3]
    SLICE_X82Y92         LUT2 (Prop_lut2_I1_O)        0.049     2.008 f  ee354_GCD_1/A_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.142     2.150    ee354_GCD_1/A_reg[3]_LDC_i_2_n_0
    SLICE_X82Y91         FDCE                                         f  ee354_GCD_1/A_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.877     2.042    ee354_GCD_1/board_clk
    SLICE_X82Y91         FDCE                                         r  ee354_GCD_1/A_reg[3]_C/C
                         clock pessimism             -0.479     1.562    
    SLICE_X82Y91         FDCE (Remov_fdce_C_CLR)     -0.159     1.403    ee354_GCD_1/A_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[4]_P/PRE
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.209ns (30.967%)  route 0.466ns (69.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X88Y89         FDRE                                         r  Bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 f  Bin_reg[4]/Q
                         net (fo=4, routed)           0.284     1.973    ee354_GCD_1/B_reg[7]_C_0[4]
    SLICE_X86Y87         LUT2 (Prop_lut2_I1_O)        0.045     2.018 f  ee354_GCD_1/B_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.181     2.199    ee354_GCD_1/B_reg[4]_LDC_i_1_n_0
    SLICE_X87Y87         FDPE                                         f  ee354_GCD_1/B_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.875     2.040    ee354_GCD_1/board_clk
    SLICE_X87Y87         FDPE                                         r  ee354_GCD_1/B_reg[4]_P/C
                         clock pessimism             -0.501     1.538    
    SLICE_X87Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    ee354_GCD_1/B_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 Ain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[6]_P/PRE
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.226ns (32.253%)  route 0.475ns (67.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.128     1.652 f  Ain_reg[6]/Q
                         net (fo=5, routed)           0.299     1.952    ee354_GCD_1/A_reg[7]_P_0[6]
    SLICE_X88Y92         LUT2 (Prop_lut2_I1_O)        0.098     2.050 f  ee354_GCD_1/A_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.175     2.225    ee354_GCD_1/A_reg[6]_LDC_i_1_n_0
    SLICE_X86Y93         FDPE                                         f  ee354_GCD_1/A_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.879     2.044    ee354_GCD_1/board_clk
    SLICE_X86Y93         FDPE                                         r  ee354_GCD_1/A_reg[6]_P/C
                         clock pessimism             -0.501     1.542    
    SLICE_X86Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    ee354_GCD_1/A_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 Ain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[1]_P/PRE
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.308%)  route 0.549ns (74.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Ain_reg[1]/Q
                         net (fo=5, routed)           0.354     2.020    ee354_GCD_1/A_reg[7]_P_0[1]
    SLICE_X87Y86         LUT2 (Prop_lut2_I1_O)        0.045     2.065 f  ee354_GCD_1/A_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.194     2.259    ee354_GCD_1/A_reg[1]_LDC_i_1_n_0
    SLICE_X86Y85         FDPE                                         f  ee354_GCD_1/A_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.874     2.039    ee354_GCD_1/board_clk
    SLICE_X86Y85         FDPE                                         r  ee354_GCD_1/A_reg[1]_P/C
                         clock pessimism             -0.501     1.537    
    SLICE_X86Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    ee354_GCD_1/A_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 Bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/B_reg[1]_P/PRE
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.134%)  route 0.585ns (75.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X89Y89         FDRE                                         r  Bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Bin_reg[1]/Q
                         net (fo=4, routed)           0.395     2.060    ee354_GCD_1/B_reg[7]_C_0[1]
    SLICE_X85Y86         LUT2 (Prop_lut2_I1_O)        0.045     2.105 f  ee354_GCD_1/B_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.190     2.295    ee354_GCD_1/B_reg[1]_LDC_i_1_n_0
    SLICE_X85Y85         FDPE                                         f  ee354_GCD_1/B_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.873     2.038    ee354_GCD_1/board_clk
    SLICE_X85Y85         FDPE                                         r  ee354_GCD_1/B_reg[1]_P/C
                         clock pessimism             -0.479     1.558    
    SLICE_X85Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.463    ee354_GCD_1/B_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 Ain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_GCD_1/A_reg[6]_C/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.224ns (31.452%)  route 0.488ns (68.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.605     1.524    board_clk
    SLICE_X87Y89         FDRE                                         r  Ain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  Ain_reg[6]/Q
                         net (fo=5, routed)           0.299     1.952    ee354_GCD_1/A_reg[7]_P_0[6]
    SLICE_X88Y92         LUT2 (Prop_lut2_I1_O)        0.096     2.048 f  ee354_GCD_1/A_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.189     2.237    ee354_GCD_1/A_reg[6]_LDC_i_2_n_0
    SLICE_X88Y92         FDCE                                         f  ee354_GCD_1/A_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=197, routed)         0.878     2.043    ee354_GCD_1/board_clk
    SLICE_X88Y92         FDCE                                         r  ee354_GCD_1/A_reg[6]_C/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y92         FDCE (Remov_fdce_C_CLR)     -0.140     1.401    ee354_GCD_1/A_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.835    





