do AvalonMM_to_SSRAM_simulation.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:27 on Apr 21,2023
# vcom -reportprogress 300 ../src/mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1
# -- Compiling architecture behavior of mux_2to1
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../src/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../src/sr_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sr_flipflop
# -- Compiling architecture behavior of sr_flipflop
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../src/AvalonMM_to_SSRAM_controlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AvalonMM_to_SSRAM_controlUnit
# -- Compiling architecture fsm of AvalonMM_to_SSRAM_controlUnit
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../src/AvalonMM_to_SSRAM_executionUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AvalonMM_to_SSRAM_executionUnit
# -- Compiling architecture rtl of AvalonMM_to_SSRAM_executionUnit
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../src/AvalonMM_to_SSRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AvalonMM_to_SSRAM
# -- Compiling architecture rtl of AvalonMM_to_SSRAM
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../src/ssram32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ssram32
# -- Compiling architecture behavior of ssram32
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../tb/clk_rst_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_rst_generator
# -- Compiling architecture behavior of clk_rst_generator
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../tb/AvalonMM_to_SSRAM_monitor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AvalonMM_to_SSRAM_monitor
# -- Compiling architecture behavior of AvalonMM_to_SSRAM_monitor
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../tb/AvalonMM_to_SSRAM_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AvalonMM_to_SSRAM_driver
# -- Compiling architecture behavior of AvalonMM_to_SSRAM_driver
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:28 on Apr 21,2023
# vcom -reportprogress 300 ../tb/AvalonMM_to_SSRAM_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AvalonMM_to_SSRAM_testbench
# -- Compiling architecture behavior of AvalonMM_to_SSRAM_testbench
# End time: 17:30:28 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ns work.AvalonMM_to_SSRAM_testbench -voptargs="+acc" 
# Start time: 17:30:28 on Apr 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avalonmm_to_ssram_testbench(behavior)
# Loading work.clk_rst_generator(behavior)
# Loading work.avalonmm_to_ssram(rtl)
# Loading work.avalonmm_to_ssram_executionunit(rtl)
# Loading work.reg(behavior)
# Loading work.mux_2to1(behavior)
# Loading work.sr_flipflop(behavior)
# Loading work.avalonmm_to_ssram_controlunit(fsm)
# Loading work.ssram32(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.avalonmm_to_ssram_driver(behavior)
# Loading work.avalonmm_to_ssram_monitor(behavior)
add wave -position insertpoint  \
sim:/avalonmm_to_ssram_testbench/DUT/CU/present_state
add wave -position insertpoint  \
sim:/avalonmm_to_ssram_testbench/avs_s0_address \
sim:/avalonmm_to_ssram_testbench/avs_s0_read \
sim:/avalonmm_to_ssram_testbench/avs_s0_write \
sim:/avalonmm_to_ssram_testbench/avs_s0_writedata \
sim:/avalonmm_to_ssram_testbench/avs_s0_readdata \
sim:/avalonmm_to_ssram_testbench/avs_s0_readdatavalid \
sim:/avalonmm_to_ssram_testbench/avs_s0_waitrequest \
sim:/avalonmm_to_ssram_testbench/ssram_out \
sim:/avalonmm_to_ssram_testbench/ssram_in \
sim:/avalonmm_to_ssram_testbench/ssram_address \
sim:/avalonmm_to_ssram_testbench/ssram_OE \
sim:/avalonmm_to_ssram_testbench/ssram_WE \
sim:/avalonmm_to_ssram_testbench/ssram_CS \
sim:/avalonmm_to_ssram_testbench/ssram_validout \
sim:/avalonmm_to_ssram_testbench/ssram_busy \
sim:/avalonmm_to_ssram_testbench/clk \
sim:/avalonmm_to_ssram_testbench/rst_n \
sim:/avalonmm_to_ssram_testbench/start_sim \
sim:/avalonmm_to_ssram_testbench/stop_sim
run 22us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /avalonmm_to_ssram_testbench/mem
# End time: 17:35:11 on Apr 21,2023, Elapsed time: 0:04:43
# Errors: 0, Warnings: 1
