<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/rtc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_6b2c1e3aae921ca15ccf6ff784661eea.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rtc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2rtc_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef _SAMG55_RTC_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define _SAMG55_RTC_COMPONENT_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#aff533e6c594b3aac7a5b7e286d091d93">   57</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_rtc.xhtml#aff533e6c594b3aac7a5b7e286d091d93">RTC_CR</a>;        </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a32cfdc7be18f90336bff7ff41f43397b">   58</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_rtc.xhtml#a32cfdc7be18f90336bff7ff41f43397b">RTC_MR</a>;        </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a69364f32eee69e7e2d14bea6f8b49100">   59</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_rtc.xhtml#a69364f32eee69e7e2d14bea6f8b49100">RTC_TIMR</a>;      </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#ab7a5a222639a2f970a255b4d5b79000b">   60</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_rtc.xhtml#ab7a5a222639a2f970a255b4d5b79000b">RTC_CALR</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a7599865f68c953c28af4ca0d3659918f">   61</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_rtc.xhtml#a7599865f68c953c28af4ca0d3659918f">RTC_TIMALR</a>;    </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#adcd938b339e30ad4bb9990d8905f05ad">   62</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_rtc.xhtml#adcd938b339e30ad4bb9990d8905f05ad">RTC_CALALR</a>;    </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a676feeb0686bca28361a14bf1b096f62">   63</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_rtc.xhtml#a676feeb0686bca28361a14bf1b096f62">RTC_SR</a>;        </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a2be6272a005b1ff8830b1cd4d822c8c6">   64</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_rtc.xhtml#a2be6272a005b1ff8830b1cd4d822c8c6">RTC_SCCR</a>;      </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#ac5f308d0f9d0d14668fe8370922f2322">   65</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_rtc.xhtml#ac5f308d0f9d0d14668fe8370922f2322">RTC_IER</a>;       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a8da7850da1b2707c7d0448d1328329b6">   66</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_rtc.xhtml#a8da7850da1b2707c7d0448d1328329b6">RTC_IDR</a>;       </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#ac3adaf7fd8ca92bdabbf22f48bd94f30">   67</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_rtc.xhtml#ac3adaf7fd8ca92bdabbf22f48bd94f30">RTC_IMR</a>;       </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a1639912f4a594b7d2c966ab01c74c819">   68</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_rtc.xhtml#a1639912f4a594b7d2c966ab01c74c819">RTC_VER</a>;       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#af0360ba964696f8eb82c42def83648cb">   69</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[40];</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#abb36bc2a88b10c9ff61821162d213927">   70</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_rtc.xhtml#abb36bc2a88b10c9ff61821162d213927">RTC_MSR</a>;       </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a47c16b7e7cded0513ae330ed4107c283">   71</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[4];</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_rtc.xhtml#a487efe9708969b2951d47b5a4bfb35c3">   72</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_rtc.xhtml#a487efe9708969b2951d47b5a4bfb35c3">RTC_WPMR</a>;      </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} <a class="code" href="struct_rtc.xhtml">Rtc</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* -------- RTC_CR : (RTC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga12415d9c54194f14fa07603cf93ba86c">   76</a></span>&#160;<span class="preprocessor">#define RTC_CR_UPDTIM (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga4c3b8c3f5d87e20d0de1e872598f2ad3">   77</a></span>&#160;<span class="preprocessor">#define RTC_CR_UPDCAL (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaac0a98809e93927678041fd50fd91b51">   78</a></span>&#160;<span class="preprocessor">#define RTC_CR_TIMEVSEL_Pos 8</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaf30626f53a17b5514bef340b6de6a467">   79</a></span>&#160;<span class="preprocessor">#define RTC_CR_TIMEVSEL_Msk (0x3u &lt;&lt; RTC_CR_TIMEVSEL_Pos) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga62e89faa032321229280fffefa8d69dd">   80</a></span>&#160;<span class="preprocessor">#define   RTC_CR_TIMEVSEL_MINUTE (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga4879ac1763a927d9f346d0cc37438e8b">   81</a></span>&#160;<span class="preprocessor">#define   RTC_CR_TIMEVSEL_HOUR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga6592b94a06e0ee8fe40042df80787ab6">   82</a></span>&#160;<span class="preprocessor">#define   RTC_CR_TIMEVSEL_MIDNIGHT (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga5b39494f964e93e79ba0962cba69f3f3">   83</a></span>&#160;<span class="preprocessor">#define   RTC_CR_TIMEVSEL_NOON (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga7a0f9965af9c5e8aafc75d6acad8dbf8">   84</a></span>&#160;<span class="preprocessor">#define RTC_CR_CALEVSEL_Pos 16</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga121842db54f275664c59bc0e2b2da0f2">   85</a></span>&#160;<span class="preprocessor">#define RTC_CR_CALEVSEL_Msk (0x3u &lt;&lt; RTC_CR_CALEVSEL_Pos) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaa92a90bf66f5413f050eddfc14da56ec">   86</a></span>&#160;<span class="preprocessor">#define   RTC_CR_CALEVSEL_WEEK (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga2cdedf5920ae68202defe61b75a0a042">   87</a></span>&#160;<span class="preprocessor">#define   RTC_CR_CALEVSEL_MONTH (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaa46283550308d073462ae7b9d376fb9c">   88</a></span>&#160;<span class="preprocessor">#define   RTC_CR_CALEVSEL_YEAR (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_MR : (RTC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga520a55444dbf97ca29aec89e2378f3b6">   90</a></span>&#160;<span class="preprocessor">#define RTC_MR_HRMOD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga485976d2562bcc2c583b37c9a93bba01">   91</a></span>&#160;<span class="preprocessor">#define RTC_MR_PERSIAN (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gad39cf84a4ef2999cad14cd62de7cca71">   92</a></span>&#160;<span class="preprocessor">#define RTC_MR_NEGPPM (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gad7704cd7a0317b92733399a61e1f6c9c">   93</a></span>&#160;<span class="preprocessor">#define RTC_MR_CORRECTION_Pos 8</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gac2aa2848682ca462feccb906180a7d8a">   94</a></span>&#160;<span class="preprocessor">#define RTC_MR_CORRECTION_Msk (0x7fu &lt;&lt; RTC_MR_CORRECTION_Pos) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga0a3c362f39f3453f92a9b5651750f759">   95</a></span>&#160;<span class="preprocessor">#define RTC_MR_CORRECTION(value) ((RTC_MR_CORRECTION_Msk &amp; ((value) &lt;&lt; RTC_MR_CORRECTION_Pos)))</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga4e8df34e00a547ab6cc329e3aea53462">   96</a></span>&#160;<span class="preprocessor">#define RTC_MR_HIGHPPM (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gafe99fae0661d82b61b4d286d430d415b">   97</a></span>&#160;<span class="preprocessor">#define RTC_MR_OUT0_Pos 16</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga8694d878bbdceae889fe3e755266822d">   98</a></span>&#160;<span class="preprocessor">#define RTC_MR_OUT0_Msk (0x7u &lt;&lt; RTC_MR_OUT0_Pos) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gab389072e87d50debf8552a5ff95b75cc">   99</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT0_NO_WAVE (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gadbe3e73afa31465a531e0af65ac95bd2">  100</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT0_FREQ1HZ (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga6c337aa13accfa702afe0cbe38f55145">  101</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT0_FREQ32HZ (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga90ccee3aee38302cf4acf34c02c12927">  102</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT0_FREQ64HZ (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaf4d6abe56fe8eab6cbe5a765aecfb67a">  103</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT0_FREQ512HZ (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga55357ce902081adb3ba9476bf4e09284">  104</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT0_ALARM_FLAG (0x6u &lt;&lt; 16) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga7959e069527e478a06d434f0760b8f1c">  105</a></span>&#160;<span class="preprocessor">#define RTC_MR_OUT1_Pos 20</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga25834ff10b7d7e407ee28a190b71b830">  106</a></span>&#160;<span class="preprocessor">#define RTC_MR_OUT1_Msk (0x7u &lt;&lt; RTC_MR_OUT1_Pos) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga4b042f387f7e0af361e8e2683990ccd7">  107</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT1_NO_WAVE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga896e43ae0cbef7e8cec66578768699a8">  108</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT1_FREQ1HZ (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gab42c4bfacd849704e8b87b91b785ff96">  109</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT1_FREQ32HZ (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gadffb15cc515df27b2797d3ded2a2f7e5">  110</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT1_FREQ64HZ (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gad34c8507fd15c8af88a0d9899ad08d34">  111</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT1_FREQ512HZ (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga3e7bfe5fa3a4f89b5bffe99513fc1220">  112</a></span>&#160;<span class="preprocessor">#define   RTC_MR_OUT1_ALARM_FLAG (0x6u &lt;&lt; 20) </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_TIMR : (RTC Offset: 0x08) Time Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga667a31075091be98629aead4e0243a5d">  114</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_SEC_Pos 0</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gae69bb211308a1305800e23d78ed1b34c">  115</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_SEC_Msk (0x7fu &lt;&lt; RTC_TIMR_SEC_Pos) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga0095503083e76d6afa7811cc3c890407">  116</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_SEC(value) ((RTC_TIMR_SEC_Msk &amp; ((value) &lt;&lt; RTC_TIMR_SEC_Pos)))</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaf1ce6b83b471c047b4f3a17cea07a7e6">  117</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_MIN_Pos 8</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga71ae3719bc2e9b4422d34c4f83977b64">  118</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_MIN_Msk (0x7fu &lt;&lt; RTC_TIMR_MIN_Pos) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gacff6e6c3b7f7a48e226e892b00def385">  119</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_MIN(value) ((RTC_TIMR_MIN_Msk &amp; ((value) &lt;&lt; RTC_TIMR_MIN_Pos)))</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga66b47da3ee0005e4f0d5be44f7bae0f4">  120</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_HOUR_Pos 16</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gab7df6661043d147e8baa6b0a16ec66f5">  121</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_HOUR_Msk (0x3fu &lt;&lt; RTC_TIMR_HOUR_Pos) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga65b8f8dfa550adb9dba386350bf21bb7">  122</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_HOUR(value) ((RTC_TIMR_HOUR_Msk &amp; ((value) &lt;&lt; RTC_TIMR_HOUR_Pos)))</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga4706b30b1d4af257f6ea563217f11204">  123</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_AMPM (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_CALR : (RTC Offset: 0x0C) Calendar Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gace8db72928f19d5bac1abd0bf4142d40">  125</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CENT_Pos 0</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga668e24a2eedc1f8f62e3315de9b46ee4">  126</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CENT_Msk (0x7fu &lt;&lt; RTC_CALR_CENT_Pos) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gae3998c659bbab5714e998502de96c4b3">  127</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CENT(value) ((RTC_CALR_CENT_Msk &amp; ((value) &lt;&lt; RTC_CALR_CENT_Pos)))</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaec0414e98f302d6c205b42297ea8c474">  128</a></span>&#160;<span class="preprocessor">#define RTC_CALR_YEAR_Pos 8</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gad07be116feae1fd3c1b9c446e2302341">  129</a></span>&#160;<span class="preprocessor">#define RTC_CALR_YEAR_Msk (0xffu &lt;&lt; RTC_CALR_YEAR_Pos) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga4a770d0062bf527c8c0a74b7acd5ee28">  130</a></span>&#160;<span class="preprocessor">#define RTC_CALR_YEAR(value) ((RTC_CALR_YEAR_Msk &amp; ((value) &lt;&lt; RTC_CALR_YEAR_Pos)))</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga453da7fa9cc9e05fc52270d6aaad76d4">  131</a></span>&#160;<span class="preprocessor">#define RTC_CALR_MONTH_Pos 16</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga210c2afc72777080a611ed9789e98cca">  132</a></span>&#160;<span class="preprocessor">#define RTC_CALR_MONTH_Msk (0x1fu &lt;&lt; RTC_CALR_MONTH_Pos) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga1bc1619a8f1ef540658ffeaaab4e9c7d">  133</a></span>&#160;<span class="preprocessor">#define RTC_CALR_MONTH(value) ((RTC_CALR_MONTH_Msk &amp; ((value) &lt;&lt; RTC_CALR_MONTH_Pos)))</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga2df37a6f9f9655e51cb97a1d16755c95">  134</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DAY_Pos 21</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga059656d52a04640f48e55cbf1ca3d057">  135</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DAY_Msk (0x7u &lt;&lt; RTC_CALR_DAY_Pos) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga078fe2612ab05de2a2252216dd461153">  136</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DAY(value) ((RTC_CALR_DAY_Msk &amp; ((value) &lt;&lt; RTC_CALR_DAY_Pos)))</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga8331c6f8964eb9c9a2e5e3f194b70554">  137</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DATE_Pos 24</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga71c04754dd77afc67e2fc357b09112c6">  138</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DATE_Msk (0x3fu &lt;&lt; RTC_CALR_DATE_Pos) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga3c9450b76160d48015ebfb9069573506">  139</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DATE(value) ((RTC_CALR_DATE_Msk &amp; ((value) &lt;&lt; RTC_CALR_DATE_Pos)))</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* -------- RTC_TIMALR : (RTC Offset: 0x10) Time Alarm Register -------- */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga5cc9ec382a36e372fcc4e32f1f6d9e36">  141</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_SEC_Pos 0</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gab085ece8cb906bd22fbf85343d99fad3">  142</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_SEC_Msk (0x7fu &lt;&lt; RTC_TIMALR_SEC_Pos) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gad5d1bd34a209e22268e28bdcdd0e48d9">  143</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_SEC(value) ((RTC_TIMALR_SEC_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_SEC_Pos)))</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaf38cd20938d0d9e5ab90f2424d0f2d8e">  144</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_SECEN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga8adc31f243a6afa0077186de4202e4a2">  145</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_MIN_Pos 8</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga6158cbda3959c4383ad6b11a88740c68">  146</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_MIN_Msk (0x7fu &lt;&lt; RTC_TIMALR_MIN_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga5204d7b6f613cdbcf0dcfb612489d723">  147</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_MIN(value) ((RTC_TIMALR_MIN_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_MIN_Pos)))</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gac3f6c1e591497c303a124eef26a0aff4">  148</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_MINEN (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gae1eac4668ffb09b96f332b0684f22891">  149</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_HOUR_Pos 16</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga41c6c25b686abc7c75ae1b09538bfecb">  150</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_HOUR_Msk (0x3fu &lt;&lt; RTC_TIMALR_HOUR_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaa09a1c0a58fb7e16986d961bb9a279a6">  151</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_HOUR(value) ((RTC_TIMALR_HOUR_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_HOUR_Pos)))</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gade12a6abb81dd6a32693be560f1acb43">  152</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_AMPM (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga3c250b751512cc6d462b98549b71e398">  153</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_HOUREN (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_CALALR : (RTC Offset: 0x14) Calendar Alarm Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga1a6e68d42a9e9ec761ce6d0b250e4b29">  155</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_MONTH_Pos 16</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga1c19fd84333d85e1a8e24fca1d039060">  156</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_MONTH_Msk (0x1fu &lt;&lt; RTC_CALALR_MONTH_Pos) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga376575f7a077436dc951d62eecb2b810">  157</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_MONTH(value) ((RTC_CALALR_MONTH_Msk &amp; ((value) &lt;&lt; RTC_CALALR_MONTH_Pos)))</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gac62684d061c03d7be59b61b9e3a6347a">  158</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_MTHEN (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gadff1ff28154c24e33a1e38b3f7115670">  159</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_DATE_Pos 24</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga5e3f08201a982a1f02e3e12537fc76bc">  160</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_DATE_Msk (0x3fu &lt;&lt; RTC_CALALR_DATE_Pos) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga8fd291baf6b62205a3b15050d434cc52">  161</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_DATE(value) ((RTC_CALALR_DATE_Msk &amp; ((value) &lt;&lt; RTC_CALALR_DATE_Pos)))</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga7333d0d14f5bd227931d3f0fef950196">  162</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_DATEEN (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_SR : (RTC Offset: 0x18) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gab198902c065ea0da172e333a056a485e">  164</a></span>&#160;<span class="preprocessor">#define RTC_SR_ACKUPD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga55fc6390abb44f76e82058b31bfc439b">  165</a></span>&#160;<span class="preprocessor">#define   RTC_SR_ACKUPD_FREERUN (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga953eb907269c5aaaec48c9a380b709ae">  166</a></span>&#160;<span class="preprocessor">#define   RTC_SR_ACKUPD_UPDATE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gab948f660ce8c8a05917509ec7ffb8540">  167</a></span>&#160;<span class="preprocessor">#define RTC_SR_ALARM (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga78eebdbb9a117baefa5609dbcc94a244">  168</a></span>&#160;<span class="preprocessor">#define   RTC_SR_ALARM_NO_ALARMEVENT (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaca41395013e609bd117d25dea1948f12">  169</a></span>&#160;<span class="preprocessor">#define   RTC_SR_ALARM_ALARMEVENT (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaf3bd7ed4c37d01d728ea5ab95a95df79">  170</a></span>&#160;<span class="preprocessor">#define RTC_SR_SEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gac3ffe7239e2cc59a4600799d487162b6">  171</a></span>&#160;<span class="preprocessor">#define   RTC_SR_SEC_NO_SECEVENT (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga16172bf727704215142778a160781d5e">  172</a></span>&#160;<span class="preprocessor">#define   RTC_SR_SEC_SECEVENT (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga289be85930483751012a4eac2ba6b70c">  173</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIMEV (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaac088b7613bd37d7377253a68ed79676">  174</a></span>&#160;<span class="preprocessor">#define   RTC_SR_TIMEV_NO_TIMEVENT (0x0u &lt;&lt; 3) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaf3ab687d112f80a3cb51a88d98c40373">  175</a></span>&#160;<span class="preprocessor">#define   RTC_SR_TIMEV_TIMEVENT (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gab9c906ba367842bb59c120968a8bf2d1">  176</a></span>&#160;<span class="preprocessor">#define RTC_SR_CALEV (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga70f02da819026dc5eb0cd99d91fc5a8e">  177</a></span>&#160;<span class="preprocessor">#define   RTC_SR_CALEV_NO_CALEVENT (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gad2095a0056d0984abe8ddc0c5e8f3d72">  178</a></span>&#160;<span class="preprocessor">#define   RTC_SR_CALEV_CALEVENT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga9560df752e5f2915967b75f54e12e81e">  179</a></span>&#160;<span class="preprocessor">#define RTC_SR_TDERR (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gabd4fc99538ba7507564ea8bf130ad5fb">  180</a></span>&#160;<span class="preprocessor">#define   RTC_SR_TDERR_CORRECT (0x0u &lt;&lt; 5) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gac4724c93c1352a9af2c4aae580e4bd12">  181</a></span>&#160;<span class="preprocessor">#define   RTC_SR_TDERR_ERR_TIMEDATE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_SCCR : (RTC Offset: 0x1C) Status Clear Command Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga279ec87f3ea89689da716d62cbfaa8b5">  183</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_ACKCLR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gad8a06c6e4dca965f8b9ab9367da00a57">  184</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_ALRCLR (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga0a260965276eb1c3759c47990030ff44">  185</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_SECCLR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga3fbb7b17cd37c736358b08a2afbda193">  186</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_TIMCLR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gae82d3b81c1183c432c0b9705e7eadf4d">  187</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_CALCLR (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga0c7df1eb1578b217e9a21dc17d287085">  188</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_TDERRCLR (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_IER : (RTC Offset: 0x20) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga86168c9c1979b7e231641814d6b97f24">  190</a></span>&#160;<span class="preprocessor">#define RTC_IER_ACKEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gab5e79a8e9a47f7307c7fa490bf861916">  191</a></span>&#160;<span class="preprocessor">#define RTC_IER_ALREN (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga88a9faa0997c741fb9d180f988ac61f8">  192</a></span>&#160;<span class="preprocessor">#define RTC_IER_SECEN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga15d5afdac63669213ed498efee07dc5d">  193</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIMEN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga76390e4645e6cb7722d270037eb43882">  194</a></span>&#160;<span class="preprocessor">#define RTC_IER_CALEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gad1bdf095ad9cae81742383df8109f11b">  195</a></span>&#160;<span class="preprocessor">#define RTC_IER_TDERREN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_IDR : (RTC Offset: 0x24) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga48c74c1acebe989b6d870a559f9c0e51">  197</a></span>&#160;<span class="preprocessor">#define RTC_IDR_ACKDIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaee81c1d787a72637aa0c0bc616b00949">  198</a></span>&#160;<span class="preprocessor">#define RTC_IDR_ALRDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga8bcce27e52e30cc70994e3c12a3e5080">  199</a></span>&#160;<span class="preprocessor">#define RTC_IDR_SECDIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga966661422c839d007d53d11ac88a59ec">  200</a></span>&#160;<span class="preprocessor">#define RTC_IDR_TIMDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gabd97761ebacd2524fe6a72c3eb8a5a16">  201</a></span>&#160;<span class="preprocessor">#define RTC_IDR_CALDIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga83325b5e18fc09a0bdbd5ef527845c1d">  202</a></span>&#160;<span class="preprocessor">#define RTC_IDR_TDERRDIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_IMR : (RTC Offset: 0x28) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaa52153d9ab99967b471af2d014598e68">  204</a></span>&#160;<span class="preprocessor">#define RTC_IMR_ACK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaf50610689da937fdbc076ddb4315e32f">  205</a></span>&#160;<span class="preprocessor">#define RTC_IMR_ALR (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga7d28b526c38c8e69d6fc91aa3b5ec1dd">  206</a></span>&#160;<span class="preprocessor">#define RTC_IMR_SEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga8c5c649b651d0f45f83dd61c9bcac6b0">  207</a></span>&#160;<span class="preprocessor">#define RTC_IMR_TIM (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga153b89c96464f728d45aa03ea11098ec">  208</a></span>&#160;<span class="preprocessor">#define RTC_IMR_CAL (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_VER : (RTC Offset: 0x2C) Valid Entry Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gacb0c8fee42527edbadd8cd69ae670df3">  210</a></span>&#160;<span class="preprocessor">#define RTC_VER_NVTIM (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga3122f0145e2280b4335f63ef6ad5e9d0">  211</a></span>&#160;<span class="preprocessor">#define RTC_VER_NVCAL (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaa285a002b0fa4323013522d2d9a53ac8">  212</a></span>&#160;<span class="preprocessor">#define RTC_VER_NVTIMALR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga45f188161416910bd42661a97a8cdecf">  213</a></span>&#160;<span class="preprocessor">#define RTC_VER_NVCALALR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_MSR : (RTC Offset: 0xD0) Milliseconds Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga93f04742f17991daef8d17dd6b7288cb">  215</a></span>&#160;<span class="preprocessor">#define RTC_MSR_MS_Pos 0</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gacb1640993a4c6c5d017cb91783beb909">  216</a></span>&#160;<span class="preprocessor">#define RTC_MSR_MS_Msk (0x3ffu &lt;&lt; RTC_MSR_MS_Pos) </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_WPMR : (RTC Offset: 0xE4) Write Protection Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaffb64cf9055fe0370f9a126590f60b5f">  218</a></span>&#160;<span class="preprocessor">#define RTC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#gaa554136f6b7d02f7badfbbf2f3a359cb">  219</a></span>&#160;<span class="preprocessor">#define RTC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga9d8cd0365cd37553a4fd55534e5f232c">  220</a></span>&#160;<span class="preprocessor">#define RTC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; RTC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___r_t_c.xhtml#ga484d3a78cc154526341fa06905057ec7">  221</a></span>&#160;<span class="preprocessor">#define   RTC_WPMR_WPKEY_PASSWD (0x525443u &lt;&lt; 8) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMG55_RTC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_rtc_xhtml_a1639912f4a594b7d2c966ab01c74c819"><div class="ttname"><a href="struct_rtc.xhtml#a1639912f4a594b7d2c966ab01c74c819">Rtc::RTC_VER</a></div><div class="ttdeci">__I uint32_t RTC_VER</div><div class="ttdoc">(Rtc Offset: 0x2C) Valid Entry Register </div><div class="ttdef"><b>Definition:</b> rtc.h:68</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:248</div></div>
<div class="ttc" id="struct_rtc_xhtml_abb36bc2a88b10c9ff61821162d213927"><div class="ttname"><a href="struct_rtc.xhtml#abb36bc2a88b10c9ff61821162d213927">Rtc::RTC_MSR</a></div><div class="ttdeci">__I uint32_t RTC_MSR</div><div class="ttdoc">(Rtc Offset: 0xD0) Milliseconds Register </div><div class="ttdef"><b>Definition:</b> rtc.h:70</div></div>
<div class="ttc" id="struct_rtc_xhtml_a676feeb0686bca28361a14bf1b096f62"><div class="ttname"><a href="struct_rtc.xhtml#a676feeb0686bca28361a14bf1b096f62">Rtc::RTC_SR</a></div><div class="ttdeci">__I uint32_t RTC_SR</div><div class="ttdoc">(Rtc Offset: 0x18) Status Register </div><div class="ttdef"><b>Definition:</b> rtc.h:63</div></div>
<div class="ttc" id="struct_rtc_xhtml_ab7a5a222639a2f970a255b4d5b79000b"><div class="ttname"><a href="struct_rtc.xhtml#ab7a5a222639a2f970a255b4d5b79000b">Rtc::RTC_CALR</a></div><div class="ttdeci">__IO uint32_t RTC_CALR</div><div class="ttdoc">(Rtc Offset: 0x0C) Calendar Register </div><div class="ttdef"><b>Definition:</b> rtc.h:60</div></div>
<div class="ttc" id="struct_rtc_xhtml_a2be6272a005b1ff8830b1cd4d822c8c6"><div class="ttname"><a href="struct_rtc.xhtml#a2be6272a005b1ff8830b1cd4d822c8c6">Rtc::RTC_SCCR</a></div><div class="ttdeci">__O uint32_t RTC_SCCR</div><div class="ttdoc">(Rtc Offset: 0x1C) Status Clear Command Register </div><div class="ttdef"><b>Definition:</b> rtc.h:64</div></div>
<div class="ttc" id="struct_rtc_xhtml_a487efe9708969b2951d47b5a4bfb35c3"><div class="ttname"><a href="struct_rtc.xhtml#a487efe9708969b2951d47b5a4bfb35c3">Rtc::RTC_WPMR</a></div><div class="ttdeci">__IO uint32_t RTC_WPMR</div><div class="ttdoc">(Rtc Offset: 0xE4) Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> rtc.h:72</div></div>
<div class="ttc" id="struct_rtc_xhtml_adcd938b339e30ad4bb9990d8905f05ad"><div class="ttname"><a href="struct_rtc.xhtml#adcd938b339e30ad4bb9990d8905f05ad">Rtc::RTC_CALALR</a></div><div class="ttdeci">__IO uint32_t RTC_CALALR</div><div class="ttdoc">(Rtc Offset: 0x14) Calendar Alarm Register </div><div class="ttdef"><b>Definition:</b> rtc.h:62</div></div>
<div class="ttc" id="struct_rtc_xhtml_a8da7850da1b2707c7d0448d1328329b6"><div class="ttname"><a href="struct_rtc.xhtml#a8da7850da1b2707c7d0448d1328329b6">Rtc::RTC_IDR</a></div><div class="ttdeci">__O uint32_t RTC_IDR</div><div class="ttdoc">(Rtc Offset: 0x24) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> rtc.h:66</div></div>
<div class="ttc" id="struct_rtc_xhtml_a7599865f68c953c28af4ca0d3659918f"><div class="ttname"><a href="struct_rtc.xhtml#a7599865f68c953c28af4ca0d3659918f">Rtc::RTC_TIMALR</a></div><div class="ttdeci">__IO uint32_t RTC_TIMALR</div><div class="ttdoc">(Rtc Offset: 0x10) Time Alarm Register </div><div class="ttdef"><b>Definition:</b> rtc.h:61</div></div>
<div class="ttc" id="struct_rtc_xhtml_ac3adaf7fd8ca92bdabbf22f48bd94f30"><div class="ttname"><a href="struct_rtc.xhtml#ac3adaf7fd8ca92bdabbf22f48bd94f30">Rtc::RTC_IMR</a></div><div class="ttdeci">__I uint32_t RTC_IMR</div><div class="ttdoc">(Rtc Offset: 0x28) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> rtc.h:67</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:249</div></div>
<div class="ttc" id="struct_rtc_xhtml"><div class="ttname"><a href="struct_rtc.xhtml">Rtc</a></div><div class="ttdoc">Rtc hardware registers. </div><div class="ttdef"><b>Definition:</b> rtc.h:56</div></div>
<div class="ttc" id="struct_rtc_xhtml_ac5f308d0f9d0d14668fe8370922f2322"><div class="ttname"><a href="struct_rtc.xhtml#ac5f308d0f9d0d14668fe8370922f2322">Rtc::RTC_IER</a></div><div class="ttdeci">__O uint32_t RTC_IER</div><div class="ttdoc">(Rtc Offset: 0x20) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> rtc.h:65</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:246</div></div>
<div class="ttc" id="struct_rtc_xhtml_aff533e6c594b3aac7a5b7e286d091d93"><div class="ttname"><a href="struct_rtc.xhtml#aff533e6c594b3aac7a5b7e286d091d93">Rtc::RTC_CR</a></div><div class="ttdeci">__IO uint32_t RTC_CR</div><div class="ttdoc">(Rtc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> rtc.h:57</div></div>
<div class="ttc" id="struct_rtc_xhtml_a69364f32eee69e7e2d14bea6f8b49100"><div class="ttname"><a href="struct_rtc.xhtml#a69364f32eee69e7e2d14bea6f8b49100">Rtc::RTC_TIMR</a></div><div class="ttdeci">__IO uint32_t RTC_TIMR</div><div class="ttdoc">(Rtc Offset: 0x08) Time Register </div><div class="ttdef"><b>Definition:</b> rtc.h:59</div></div>
<div class="ttc" id="struct_rtc_xhtml_a32cfdc7be18f90336bff7ff41f43397b"><div class="ttname"><a href="struct_rtc.xhtml#a32cfdc7be18f90336bff7ff41f43397b">Rtc::RTC_MR</a></div><div class="ttdeci">__IO uint32_t RTC_MR</div><div class="ttdoc">(Rtc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> rtc.h:58</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
