<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML 2.0//EN">
<HTML>
<HEAD>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<TITLE>80386 Programmer's Reference Manual -- Table of Contents</TITLE>
</HEAD>
<BODY>
<H1>Intel 80386 Reference Programmer's Manual<BR>
Table of Contents</H2>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c01.htm">Chapter 1 -- Introduction to the 80386</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s01_01.htm">1.1 Organization of This Manual</A>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s01_02.htm">1.2 Related Literature</A>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s01_03.htm">1.3  Notational Conventions</A>
</UL>
<H2><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/PI.htm">Part I Applications Programming</A></H2>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c02.htm">Chapter 2 -- Basic Programming Model</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s02_01.htm">2.1 Memory Organization and Segmentation</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s02_02.htm">2.2 Data Types</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s02_03.htm">2.3 Registers</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s02_04.htm">2.4 Instruction Format</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s02_05.htm">2.5 Operand Selection</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s02_06.htm">2.6  Interrupts and Exceptions</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c03.htm">Chapter 3 -- Applications Instruction Set</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_01.htm">3.1 Data Movement Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_02.htm">3.2 Binary Arithmetic Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_03.htm">3.3 Decimal Arithmetic Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_04.htm">3.4 Logical Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_05.htm">3.5 Control Transfer Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_06.htm">3.6 String and Character Translation Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_07.htm">3.7 Instructions for Block-Structured Languages</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_08.htm">3.8 Flag Control Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_09.htm">3.9 Coprocessor Interface Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_10.htm">3.10 Segment Register Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s03_11.htm">3.11  Miscellaneous Instructions</A>
</UL>
<H2><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/PII.htm">Part II Systems Programming</A></H2>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c04.htm">Chapter 4 -- Systems Architecture</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s04_01.htm">4.1 Systems Registers</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s04_02.htm">4.2  Systems Instructions</A>
</UL>
<H3> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c05.htm">Chapter 5 -- Memory Management</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s05_01.htm">5.1 Segment Translation</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s05_02.htm">5.2 Page Translation</A><BR>
<LI><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s05_03.htm">5.3  Combining Segment and Page Translation</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c06.htm">Chapter 6 -- Protection</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s06_01.htm">6.1 Why Protection?</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s06_02.htm">6.2 Overview of 80386 Protection Mechanisms</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s06_03.htm">6.3 Segment-Level Protection</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s06_04.htm">6.4 Page-Level Protection</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s06_05.htm">6.5  Combining Page and Segment Protection</A>
</UL>
<H3> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c07.htm">Chapter 7 -- Multitasking</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s07_01.htm">7.1 Task State Segment</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s07_02.htm">7.2 TSS Descriptor</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s07_03.htm">7.3 Task Register</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s07_04.htm">7.4 Task Gate Descriptor</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s07_05.htm">7.5 Task Switching</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s07_06.htm">7.6 Task Linking</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s07_07.htm">7.7  Task Address Space</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c08.htm">Chapter 8 -- Input/Output</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s08_01.htm">8.1 I/O Addressing</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s08_02.htm">8.2 I/O Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s08_03.htm">8.3  Protection and I/O</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c09.htm">Chapter 9 -- Exceptions and Interrupts</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_01.htm">9.1 Identifying Interrupts</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_02.htm">9.2 Enabling and Disabling Interrupts</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_03.htm">9.3 Priority Among Simultaneous Interrupts and Exceptions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_04.htm">9.4 Interrupt Descriptor Table</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_05.htm">9.5 IDT Descriptors</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_06.htm">9.6 Interrupt Tasks and Interrupt Procedures</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_07.htm">9.7 Error Code</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_08.htm">9.8 Exception Conditions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_09.htm">9.9 Exception Summary</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s09_10.htm">9.10  Error Code Summary</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c10.htm">Chapter 10 -- Initialization</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s10_01.htm">10.1 Processor State After Reset</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s10_02.htm">10.2 Software Initialization for Real-Address Mode</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s10_03.htm">10.3 Switching to Protected Mode</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s10_04.htm">10.4 Software Initialization for Protected Mode</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s10_05.htm">10.5 Initialization Example</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s10_06.htm">10.6  TLB Testing</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c11.htm">Chapter 11 -- Coprocessing and Multiprocessing</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s11_01.htm">11.1 Coprocessing</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s11_02.htm">11.2  General Multiprocessing</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c12.htm">Chapter 12 -- Debugging</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s12_01.htm">12.1 Debugging Features of the Architecture</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s12_02.htm">12.2 Debug Registers</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s12_03.htm">12.3  Debug Exceptions</A>
</UL>
<H2><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/PIII.htm">Part III Compatibility</A></H2>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c13.htm">Chapter 13 -- Executing 80286 Protected-Mode Code</A></H3>
<UL> 
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s13_01.htm">13.1 80286 Code Executes as a Subset of the 80386</A>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s13_02.htm">13.2 Two ways to Execute 80286 Tasks</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s13_03.htm">13.3  Differences From 80286</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c14.htm">Chapter 14 -- 80386 Real-Address Mode</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s14_01.htm">14.1 Physical Address Formation</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s14_02.htm">14.2 Registers and Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s14_03.htm">14.3 Interrupt and Exception Handling</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s14_04.htm">14.4 Entering and Leaving Real-Address Mode</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s14_05.htm">14.5 Switching Back to Real-Address Mode</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s14_06.htm">14.6 Real-Address Mode Exceptions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s14_07.htm">14.7 Differences From 8086</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s14_08.htm">14.8  Differences From 80286 Real-Address Mode</A>
</UL> 
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c15.htm">Chapter 15 -- Virtual 8086 Mode</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s15_01.htm">15.1 Executing 8086 Code</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s15_02.htm">15.2 Structure of a V86 Task</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s15_03.htm">15.3 Entering and Leaving V86 Mode</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s15_04.htm">15.4 Additional Sensitive Instructions</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s15_05.htm">15.5 Virtual I/O</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s15_06.htm">15.6 Differences From 8086</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s15_07.htm">15.7  Differences From 80286 Real-Address Mode</A>
</UL>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c16.htm">Chapter 16 -- Mixing 16-Bit and 32 Bit Code</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s16_01.htm">16.1 How the 80386 Implements 16-Bit and 32-Bit Features</A><BR>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s16_02.htm">16.2 Mixing 32-Bit and 16-Bit Operations</A><BR>
<LI> 
<A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s16_03.htm">16.3  Sharing Data Segments Among Mixed Code Segments</A>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s16_04.htm">
16.4  Transferring Control Among Mixed Code Segments></A>
</UL>
<H2><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/PIV.htm">Part IV Instructions Set</A></H2>
<H3><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/c17.htm">Chapter 17 -- 80386 Instruction Set</A></H3>
<UL>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s17_01.htm">17.1  Operand-Size and Address-Size Attributes</A>
<LI> <A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/s17_02.htm">17.2 Instruction Format</A>
</UL>
<H2><A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/app.htm">Appendices</A></H2>
<UL>
<LI>
<A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/appa.htm">Appendix A -- Opcode Map</A><BR>
<LI>
<A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/appb.htm">Appendix B -- Complete Flag Cross-Reference</A><BR>
<LI>
<A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/appc.htm">Appendix C -- Status Flag Summary</A><BR>
<LI>
<A HREF="http://pdos.csail.mit.edu/6.828/2012/readings/i386/appd.htm">Appendix D -- Condition Codes</A>
</UL>
</BODY>

