--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf -ucf vga_controller.ucf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
keyclk      |    0.458(R)|      FAST  |    0.312(R)|      SLOW  |clk_BUFGP         |   0.000|
keyinput    |    0.241(R)|      FAST  |    0.568(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    3.823(R)|      SLOW  |   -2.009(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |        11.180(R)|      SLOW  |         5.001(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |        10.843(R)|      SLOW  |         5.208(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |        10.974(R)|      SLOW  |         5.109(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |        11.077(R)|      SLOW  |         5.333(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |        11.419(R)|      SLOW  |         5.347(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |        10.659(R)|      SLOW  |         5.052(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |        10.279(R)|      SLOW  |         4.886(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         9.853(R)|      SLOW  |         5.221(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.816|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 21 19:02:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



