Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Mon Feb 15 19:35:01 2016
| Host         : Kaveh_SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_Block_timing_summary_routed.rpt -rpx Test_Block_timing_summary_routed.rpx
| Design       : Test_Block
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4136 register/latch pins with no clock driven by root clock pin: newClock/clockOut_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.659        0.000                      0                   19        0.176        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.659        0.000                      0                   19        0.176        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  newClock/clockDivide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    newClock/clockDivide_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  newClock/clockDivide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    newClock/clockDivide_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.429 r  newClock/clockDivide_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.429    newClock/clockDivide_reg[16]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  newClock/clockDivide_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.445    14.786    newClock/clk
    SLICE_X36Y44         FDRE                                         r  newClock/clockDivide_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    newClock/clockDivide_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  newClock/clockDivide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    newClock/clockDivide_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  newClock/clockDivide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    newClock/clockDivide_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.318 r  newClock/clockDivide_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.318    newClock/clockDivide_reg[16]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  newClock/clockDivide_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.445    14.786    newClock/clk
    SLICE_X36Y44         FDRE                                         r  newClock/clockDivide_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    newClock/clockDivide_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  newClock/clockDivide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    newClock/clockDivide_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.315 r  newClock/clockDivide_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.315    newClock/clockDivide_reg[12]_i_1_n_6
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.445    14.786    newClock/clk
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    newClock/clockDivide_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  newClock/clockDivide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    newClock/clockDivide_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.294 r  newClock/clockDivide_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.294    newClock/clockDivide_reg[12]_i_1_n_4
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.445    14.786    newClock/clk
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    newClock/clockDivide_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  newClock/clockDivide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    newClock/clockDivide_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.220 r  newClock/clockDivide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.220    newClock/clockDivide_reg[12]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.445    14.786    newClock/clk
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    newClock/clockDivide_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  newClock/clockDivide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    newClock/clockDivide_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.204 r  newClock/clockDivide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.204    newClock/clockDivide_reg[12]_i_1_n_7
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.445    14.786    newClock/clk
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    newClock/clockDivide_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.201 r  newClock/clockDivide_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.201    newClock/clockDivide_reg[8]_i_1_n_6
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    newClock/clk
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    newClock/clockDivide_reg[9]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.180 r  newClock/clockDivide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.180    newClock/clockDivide_reg[8]_i_1_n_4
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    newClock/clk
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    newClock/clockDivide_reg[11]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.981ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.106 r  newClock/clockDivide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.106    newClock/clockDivide_reg[8]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    newClock/clk
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    newClock/clockDivide_reg[10]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  7.981    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 newClock/clockDivide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.467ns (73.136%)  route 0.539ns (26.864%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  newClock/clockDivide_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    newClock/clockDivide_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  newClock/clockDivide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    newClock/clockDivide_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  newClock/clockDivide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    newClock/clockDivide_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.090 r  newClock/clockDivide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.090    newClock/clockDivide_reg[8]_i_1_n_7
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clockIn (IN)
                         net (fo=0)                   0.000    10.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    newClock/clk
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    newClock/clockDivide_reg[8]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  7.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.563     1.446    newClock/clk
    SLICE_X36Y44         FDRE                                         r  newClock/clockDivide_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  newClock/clockDivide_reg[17]/Q
                         net (fo=2, routed)           0.118     1.705    newClock/p_0_in
    SLICE_X37Y44         FDRE                                         r  newClock/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.832     1.959    newClock/clk
    SLICE_X37Y44         FDRE                                         r  newClock/clockOut_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.070     1.529    newClock/clockOut_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    newClock/clk
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  newClock/clockDivide_reg[10]/Q
                         net (fo=1, routed)           0.121     1.708    newClock/clockDivide_reg_n_0_[10]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  newClock/clockDivide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    newClock/clockDivide_reg[8]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    newClock/clk
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    newClock/clockDivide_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.563     1.446    newClock/clk
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  newClock/clockDivide_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    newClock/clockDivide_reg_n_0_[14]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  newClock/clockDivide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    newClock/clockDivide_reg[12]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.832     1.959    newClock/clk
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    newClock/clockDivide_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  newClock/clockDivide_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    newClock/clockDivide_reg_n_0_[2]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  newClock/clockDivide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    newClock/clockDivide_reg[0]_i_1_n_5
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    newClock/clockDivide_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    newClock/clk
    SLICE_X36Y41         FDRE                                         r  newClock/clockDivide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  newClock/clockDivide_reg[6]/Q
                         net (fo=1, routed)           0.121     1.708    newClock/clockDivide_reg_n_0_[6]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  newClock/clockDivide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    newClock/clockDivide_reg[4]_i_1_n_5
    SLICE_X36Y41         FDRE                                         r  newClock/clockDivide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    newClock/clk
    SLICE_X36Y41         FDRE                                         r  newClock/clockDivide_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    newClock/clockDivide_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    newClock/clk
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  newClock/clockDivide_reg[10]/Q
                         net (fo=1, routed)           0.121     1.708    newClock/clockDivide_reg_n_0_[10]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  newClock/clockDivide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    newClock/clockDivide_reg[8]_i_1_n_4
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    newClock/clk
    SLICE_X36Y42         FDRE                                         r  newClock/clockDivide_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    newClock/clockDivide_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.563     1.446    newClock/clk
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  newClock/clockDivide_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    newClock/clockDivide_reg_n_0_[14]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  newClock/clockDivide_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    newClock/clockDivide_reg[12]_i_1_n_4
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.832     1.959    newClock/clk
    SLICE_X36Y43         FDRE                                         r  newClock/clockDivide_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    newClock/clockDivide_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  newClock/clockDivide_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    newClock/clockDivide_reg_n_0_[2]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  newClock/clockDivide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    newClock/clockDivide_reg[0]_i_1_n_4
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    newClock/clockDivide_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    newClock/clk
    SLICE_X36Y41         FDRE                                         r  newClock/clockDivide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  newClock/clockDivide_reg[6]/Q
                         net (fo=1, routed)           0.121     1.708    newClock/clockDivide_reg_n_0_[6]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  newClock/clockDivide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    newClock/clockDivide_reg[4]_i_1_n_4
    SLICE_X36Y41         FDRE                                         r  newClock/clockDivide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    newClock/clk
    SLICE_X36Y41         FDRE                                         r  newClock/clockDivide_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    newClock/clockDivide_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 newClock/clockDivide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newClock/clockDivide_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  newClock/clockDivide_reg[0]/Q
                         net (fo=1, routed)           0.173     1.759    newClock/clockDivide_reg_n_0_[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  newClock/clockDivide[0]_i_5/O
                         net (fo=1, routed)           0.000     1.804    newClock/clockDivide[0]_i_5_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  newClock/clockDivide_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    newClock/clockDivide_reg[0]_i_1_n_7
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clockIn (IN)
                         net (fo=0)                   0.000     0.000    clockIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clockIn_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clockIn_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clockIn_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    newClock/clk
    SLICE_X36Y40         FDRE                                         r  newClock/clockDivide_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    newClock/clockDivide_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clockIn_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   newClock/clockDivide_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   newClock/clockDivide_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   newClock/clockDivide_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   newClock/clockDivide_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   newClock/clockDivide_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   newClock/clockDivide_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   newClock/clockDivide_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   newClock/clockDivide_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   newClock/clockDivide_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   newClock/clockDivide_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   newClock/clockDivide_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   newClock/clockDivide_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   newClock/clockDivide_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   newClock/clockDivide_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   newClock/clockDivide_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   newClock/clockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   newClock/clockDivide_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   newClock/clockDivide_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   newClock/clockDivide_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   newClock/clockDivide_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   newClock/clockDivide_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   newClock/clockDivide_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   newClock/clockDivide_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   newClock/clockDivide_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   newClock/clockDivide_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   newClock/clockDivide_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   newClock/clockDivide_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   newClock/clockDivide_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   newClock/clockDivide_reg[15]/C



