# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/hdl/AutoCorrelationFunction_v1_0.v" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/hdl/AutoCorrelationFunction_v1_0_S00_AXI.v" \
"../../../../AutoCorrelationFunction.srcs/sources_1/new/single_port_bram.v" \

sv xil_defaultlib  \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/binMultiplexer_PL.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/edgeDetect.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/new/myHWCorrelator_PL_top.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/niBlock_s_PL.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/streamtoFIFO.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/tdc_PL.sv" \
"../../../../AutoCorrelationFunction.srcs/sim_1/imports/src/ACF_AXI_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
