set ::env(PROJECT_NAME) i2s_to_wb
set ::env(DESIGN_TOP) i2s_to_wb_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/i2s_to_wb/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/i2s_to_wb/rtl/i2s_to_wb_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
