

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sun Aug 01 19:20:34 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.32
    14                           ; Generated 10/02/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F57Q43 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52  01FFF6                     __pcinit:
    53                           	callstack 0
    54  01FFF6                     start_initialization:
    55                           	callstack 0
    56  01FFF6                     __initialization:
    57                           	callstack 0
    58  01FFF6                     end_of_initialization:
    59                           	callstack 0
    60  01FFF6                     __end_of__initialization:
    61                           	callstack 0
    62  01FFF6  0100               	movlb	0
    63  01FFF8  EFF9  F0FF         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66  000000                     __pcstackCOMRAM:
    67                           	callstack 0
    68  000000                     
    69                           ; 1 bytes @ 0x0
    70 ;;
    71 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    72 ;;
    73 ;; *************** function _main *****************
    74 ;; Defined at:
    75 ;;		line 11 in file "main.c"
    76 ;; Parameters:    Size  Location     Type
    77 ;;		None
    78 ;; Auto vars:     Size  Location     Type
    79 ;;		None
    80 ;; Return value:  Size  Location     Type
    81 ;;                  1    wreg      void 
    82 ;; Registers used:
    83 ;;		None
    84 ;; Tracked objects:
    85 ;;		On entry : 0/0
    86 ;;		On exit  : 0/0
    87 ;;		Unchanged: 0/0
    88 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
    89 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
    90 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
    91 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
    92 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
    93 ;;Total ram usage:        0 bytes
    94 ;; This function calls:
    95 ;;		Nothing
    96 ;; This function is called by:
    97 ;;		Startup code after reset
    98 ;; This function uses a non-reentrant model
    99 ;;
   100                           
   101                           	psect	text0
   102  01FFF2                     __ptext0:
   103                           	callstack 0
   104  01FFF2                     _main:
   105                           	callstack 128
   106  01FFF2  EFFE  F0FF         	goto	start
   107  01FFF6                     __end_of_main:
   108                           	callstack 0
   109  0000                     
   110                           	psect	rparam
   111  0000                     
   112                           	psect	idloc
   113                           
   114                           ;Config register IDLOC0 @ 0x200000
   115                           ;	unspecified, using default values
   116  200000                     	org	2097152
   117  200000  0FFF               	dw	4095
   118                           
   119                           ;Config register IDLOC1 @ 0x200002
   120                           ;	unspecified, using default values
   121  200002                     	org	2097154
   122  200002  0FFF               	dw	4095
   123                           
   124                           ;Config register IDLOC2 @ 0x200004
   125                           ;	unspecified, using default values
   126  200004                     	org	2097156
   127  200004  0FFF               	dw	4095
   128                           
   129                           ;Config register IDLOC3 @ 0x200006
   130                           ;	unspecified, using default values
   131  200006                     	org	2097158
   132  200006  0FFF               	dw	4095
   133                           
   134                           ;Config register IDLOC4 @ 0x200008
   135                           ;	unspecified, using default values
   136  200008                     	org	2097160
   137  200008  0FFF               	dw	4095
   138                           
   139                           ;Config register IDLOC5 @ 0x20000A
   140                           ;	unspecified, using default values
   141  20000A                     	org	2097162
   142  20000A  0FFF               	dw	4095
   143                           
   144                           ;Config register IDLOC6 @ 0x20000C
   145                           ;	unspecified, using default values
   146  20000C                     	org	2097164
   147  20000C  0FFF               	dw	4095
   148                           
   149                           ;Config register IDLOC7 @ 0x20000E
   150                           ;	unspecified, using default values
   151  20000E                     	org	2097166
   152  20000E  0FFF               	dw	4095
   153                           
   154                           ;Config register IDLOC8 @ 0x200010
   155                           ;	unspecified, using default values
   156  200010                     	org	2097168
   157  200010  0FFF               	dw	4095
   158                           
   159                           ;Config register IDLOC9 @ 0x200012
   160                           ;	unspecified, using default values
   161  200012                     	org	2097170
   162  200012  0FFF               	dw	4095
   163                           
   164                           ;Config register IDLOC10 @ 0x200014
   165                           ;	unspecified, using default values
   166  200014                     	org	2097172
   167  200014  0FFF               	dw	4095
   168                           
   169                           ;Config register IDLOC11 @ 0x200016
   170                           ;	unspecified, using default values
   171  200016                     	org	2097174
   172  200016  0FFF               	dw	4095
   173                           
   174                           ;Config register IDLOC12 @ 0x200018
   175                           ;	unspecified, using default values
   176  200018                     	org	2097176
   177  200018  0FFF               	dw	4095
   178                           
   179                           ;Config register IDLOC13 @ 0x20001A
   180                           ;	unspecified, using default values
   181  20001A                     	org	2097178
   182  20001A  0FFF               	dw	4095
   183                           
   184                           ;Config register IDLOC14 @ 0x20001C
   185                           ;	unspecified, using default values
   186  20001C                     	org	2097180
   187  20001C  0FFF               	dw	4095
   188                           
   189                           ;Config register IDLOC15 @ 0x20001E
   190                           ;	unspecified, using default values
   191  20001E                     	org	2097182
   192  20001E  0FFF               	dw	4095
   193                           
   194                           	psect	config
   195                           
   196                           ;Config register CONFIG1 @ 0x300000
   197                           ;	unspecified, using default values
   198                           ;	External Oscillator Selection
   199                           ;	FEXTOSC = 0x7, unprogrammed default
   200                           ;	Reset Oscillator Selection
   201                           ;	RSTOSC = 0x7, unprogrammed default
   202  300000                     	org	3145728
   203  300000  FF                 	db	255
   204                           
   205                           ;Config register CONFIG2 @ 0x300001
   206                           ;	unspecified, using default values
   207                           ;	Clock out Enable bit
   208                           ;	CLKOUTEN = 0x1, unprogrammed default
   209                           ;	PRLOCKED One-Way Set Enable bit
   210                           ;	PR1WAY = 0x1, unprogrammed default
   211                           ;	Clock Switch Enable bit
   212                           ;	CSWEN = 0x1, unprogrammed default
   213                           ;	Fail-Safe Clock Monitor Enable bit
   214                           ;	FCMEN = 0x1, unprogrammed default
   215  300001                     	org	3145729
   216  300001  FF                 	db	255
   217                           
   218                           ;Config register CONFIG3 @ 0x300002
   219                           ;	unspecified, using default values
   220                           ;	MCLR Enable bit
   221                           ;	MCLRE = 0x1, unprogrammed default
   222                           ;	Power-up timer selection bits
   223                           ;	PWRTS = 0x3, unprogrammed default
   224                           ;	Multi-vector enable bit
   225                           ;	MVECEN = 0x1, unprogrammed default
   226                           ;	IVTLOCK bit One-way set enable bit
   227                           ;	IVT1WAY = 0x1, unprogrammed default
   228                           ;	Low Power BOR Enable bit
   229                           ;	LPBOREN = 0x1, unprogrammed default
   230                           ;	Brown-out Reset Enable bits
   231                           ;	BOREN = 0x3, unprogrammed default
   232  300002                     	org	3145730
   233  300002  FF                 	db	255
   234                           
   235                           ;Config register CONFIG4 @ 0x300003
   236                           ;	unspecified, using default values
   237                           ;	Brown-out Reset Voltage Selection bits
   238                           ;	BORV = 0x3, unprogrammed default
   239                           ;	ZCD Disable bit
   240                           ;	ZCD = 0x1, unprogrammed default
   241                           ;	PPSLOCK bit One-Way Set Enable bit
   242                           ;	PPS1WAY = 0x1, unprogrammed default
   243                           ;	Stack Full/Underflow Reset Enable bit
   244                           ;	STVREN = 0x1, unprogrammed default
   245                           ;	Low Voltage Programming Enable bit
   246                           ;	LVP = 0x1, unprogrammed default
   247                           ;	Extended Instruction Set Enable bit
   248                           ;	XINST = 0x1, unprogrammed default
   249  300003                     	org	3145731
   250  300003  FF                 	db	255
   251                           
   252                           ;Config register CONFIG5 @ 0x300004
   253                           ;	unspecified, using default values
   254                           ;	WDT Period selection bits
   255                           ;	WDTCPS = 0x1F, unprogrammed default
   256                           ;	WDT operating mode
   257                           ;	WDTE = 0x3, unprogrammed default
   258  300004                     	org	3145732
   259  300004  FF                 	db	255
   260                           
   261                           ;Config register CONFIG6 @ 0x300005
   262                           ;	unspecified, using default values
   263                           ;	WDT Window Select bits
   264                           ;	WDTCWS = 0x7, unprogrammed default
   265                           ;	WDT input clock selector
   266                           ;	WDTCCS = 0x7, unprogrammed default
   267  300005                     	org	3145733
   268  300005  FF                 	db	255
   269                           
   270                           ;Config register CONFIG7 @ 0x300006
   271                           ;	unspecified, using default values
   272                           ;	Boot Block Size selection bits
   273                           ;	BBSIZE = 0x7, unprogrammed default
   274                           ;	Boot Block enable bit
   275                           ;	BBEN = 0x1, unprogrammed default
   276                           ;	Storage Area Flash enable bit
   277                           ;	SAFEN = 0x1, unprogrammed default
   278                           ;	Background Debugger
   279                           ;	DEBUG = 0x1, unprogrammed default
   280  300006                     	org	3145734
   281  300006  FF                 	db	255
   282                           
   283                           ;Config register CONFIG8 @ 0x300007
   284                           ;	unspecified, using default values
   285                           ;	Boot Block Write Protection bit
   286                           ;	WRTB = 0x1, unprogrammed default
   287                           ;	Configuration Register Write Protection bit
   288                           ;	WRTC = 0x1, unprogrammed default
   289                           ;	Data EEPROM Write Protection bit
   290                           ;	WRTD = 0x1, unprogrammed default
   291                           ;	SAF Write protection bit
   292                           ;	WRTSAF = 0x1, unprogrammed default
   293                           ;	Application Block write protection bit
   294                           ;	WRTAPP = 0x1, unprogrammed default
   295  300007                     	org	3145735
   296  300007  FF                 	db	255
   297                           
   298                           ; Padding undefined space
   299  300008                     	org	3145736
   300  300008  FF                 	db	255
   301                           
   302                           ;Config register CONFIG10 @ 0x300009
   303                           ;	unspecified, using default values
   304                           ;	PFM and Data EEPROM Code Protection bit
   305                           ;	CP = 0x1, unprogrammed default
   306  300009                     	org	3145737
   307  300009  FF                 	db	255
   308                           tosu	equ	0x4FF
   309                           tosh	equ	0x4FE
   310                           tosl	equ	0x4FD
   311                           stkptr	equ	0x4FC
   312                           pclatu	equ	0x4FB
   313                           pclath	equ	0x4FA
   314                           pcl	equ	0x4F9
   315                           tblptru	equ	0x4F8
   316                           tblptrh	equ	0x4F7
   317                           tblptrl	equ	0x4F6
   318                           tablat	equ	0x4F5
   319                           prodh	equ	0x4F4
   320                           prodl	equ	0x4F3
   321                           indf0	equ	0x4EF
   322                           postinc0	equ	0x4EE
   323                           postdec0	equ	0x4ED
   324                           preinc0	equ	0x4EC
   325                           plusw0	equ	0x4EB
   326                           fsr0h	equ	0x4EA
   327                           fsr0l	equ	0x4E9
   328                           wreg	equ	0x4E8
   329                           indf1	equ	0x4E7
   330                           postinc1	equ	0x4E6
   331                           postdec1	equ	0x4E5
   332                           preinc1	equ	0x4E4
   333                           plusw1	equ	0x4E3
   334                           fsr1h	equ	0x4E2
   335                           fsr1l	equ	0x4E1
   336                           bsr	equ	0x4E0
   337                           indf2	equ	0x4DF
   338                           postinc2	equ	0x4DE
   339                           postdec2	equ	0x4DD
   340                           preinc2	equ	0x4DC
   341                           plusw2	equ	0x4DB
   342                           fsr2h	equ	0x4DA
   343                           fsr2l	equ	0x4D9
   344                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0
    BANK37          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _main in BANK37

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
BANK37             100      0       0      68        0.0%
ABS                  0      0       0      69        0.0%
BITBANK37          100      0       0      70        0.0%
BIGRAM            20FF      0       0      71        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sun Aug 01 19:20:34 2021

                      l5 FFF2                      l681 FFF2                     _main FFF2  
                   start FFFC             ___param_bank 000000                    ?_main 0000  
        __initialization FFF6             __end_of_main FFF6                   ??_main 0000  
          __activetblptr 000000               __accesstop 0560  __end_of__initialization FFF6  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit FFF6                  __ramtop 2600  
                __ptext0 FFF2     end_of_initialization FFF6      start_initialization FFF6  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0004  
