
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.015570    0.036741    0.188735    0.332771 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036741    0.000024    0.332796 v _214_/A (sg13g2_xnor2_1)
     1    0.002337    0.030220    0.060922    0.393718 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030220    0.000006    0.393724 v _300_/D (sg13g2_dfrbpq_2)
                                              0.393724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394036   clock uncertainty
                                  0.000000    0.394036   clock reconvergence pessimism
                                 -0.037057    0.356979   library hold time
                                              0.356979   data required time
---------------------------------------------------------------------------------------------
                                              0.356979   data required time
                                             -0.393724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.036745   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009931    0.049775    0.184428    0.328480 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.049775    0.000043    0.328523 ^ fanout73/A (sg13g2_buf_8)
     7    0.038551    0.032700    0.085734    0.414256 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032700    0.000029    0.414285 ^ _128_/A (sg13g2_inv_2)
     5    0.018044    0.034891    0.042504    0.456789 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034891    0.000005    0.456794 v _293_/D (sg13g2_dfrbpq_1)
                                              0.456794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394052   clock uncertainty
                                  0.000000    0.394052   clock reconvergence pessimism
                                 -0.038480    0.355572   library hold time
                                              0.355572   data required time
---------------------------------------------------------------------------------------------
                                              0.355572   data required time
                                             -0.456794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.101222   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009644    0.038236    0.177541    0.321592 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038236    0.000041    0.321634 v fanout73/A (sg13g2_buf_8)
     7    0.037189    0.029060    0.085162    0.406796 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029060    0.000029    0.406825 v _192_/A (sg13g2_xnor2_1)
     1    0.001820    0.027837    0.055824    0.462648 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027837    0.000002    0.462651 v _294_/D (sg13g2_dfrbpq_1)
                                              0.462651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.036244    0.357783   library hold time
                                              0.357783   data required time
---------------------------------------------------------------------------------------------
                                              0.357783   data required time
                                             -0.462651   data arrival time
---------------------------------------------------------------------------------------------
                                              0.104868   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011854    0.045620    0.182975    0.327002 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045620    0.000014    0.327015 v fanout52/A (sg13g2_buf_8)
     8    0.037316    0.029333    0.088737    0.415753 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.029333    0.000053    0.415806 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004179    0.047798    0.093091    0.508896 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.047798    0.000016    0.508912 ^ _219_/A (sg13g2_inv_1)
     1    0.001597    0.017597    0.028946    0.537858 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017597    0.000000    0.537859 v _301_/D (sg13g2_dfrbpq_1)
                                              0.537859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.032999    0.361028   library hold time
                                              0.361028   data required time
---------------------------------------------------------------------------------------------
                                              0.361028   data required time
                                             -0.537859   data arrival time
---------------------------------------------------------------------------------------------
                                              0.176831   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011854    0.045620    0.182975    0.327002 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045620    0.000014    0.327015 v fanout52/A (sg13g2_buf_8)
     8    0.037316    0.029333    0.088737    0.415753 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.029333    0.000020    0.415772 v _210_/A (sg13g2_xnor2_1)
     1    0.005309    0.046607    0.070935    0.486707 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046607    0.000005    0.486712 v _211_/B (sg13g2_xnor2_1)
     1    0.001640    0.026251    0.053822    0.540534 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.026251    0.000001    0.540535 v _299_/D (sg13g2_dfrbpq_1)
                                              0.540535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393353   clock uncertainty
                                  0.000000    0.393353   clock reconvergence pessimism
                                 -0.035905    0.357448   library hold time
                                              0.357448   data required time
---------------------------------------------------------------------------------------------
                                              0.357448   data required time
                                             -0.540535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.183087   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011854    0.045620    0.182975    0.327002 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045620    0.000014    0.327015 v fanout52/A (sg13g2_buf_8)
     8    0.037316    0.029333    0.088737    0.415753 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.029333    0.000137    0.415890 v _195_/B (sg13g2_xor2_1)
     2    0.008651    0.043923    0.076164    0.492054 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043923    0.000010    0.492064 v _196_/B (sg13g2_xor2_1)
     1    0.001962    0.025078    0.052841    0.544905 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025078    0.000003    0.544908 v _295_/D (sg13g2_dfrbpq_2)
                                              0.544908   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393330   clock uncertainty
                                  0.000000    0.393330   clock reconvergence pessimism
                                 -0.035566    0.357764   library hold time
                                              0.357764   data required time
---------------------------------------------------------------------------------------------
                                              0.357764   data required time
                                             -0.544908   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187144   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011854    0.045620    0.182975    0.327002 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045620    0.000014    0.327015 v fanout52/A (sg13g2_buf_8)
     8    0.037316    0.029333    0.088737    0.415753 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.029333    0.000144    0.415897 v _199_/B (sg13g2_xnor2_1)
     2    0.008873    0.064992    0.079292    0.495189 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.064992    0.000007    0.495196 v _200_/B (sg13g2_xor2_1)
     1    0.001625    0.023926    0.059374    0.554570 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023926    0.000001    0.554571 v _296_/D (sg13g2_dfrbpq_1)
                                              0.554571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393327   clock uncertainty
                                  0.000000    0.393327   clock reconvergence pessimism
                                 -0.035168    0.358159   library hold time
                                              0.358159   data required time
---------------------------------------------------------------------------------------------
                                              0.358159   data required time
                                             -0.554571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196412   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.011920    0.044908    0.182736    0.326063 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.044908    0.000033    0.326096 v fanout66/A (sg13g2_buf_8)
     8    0.036611    0.029078    0.088113    0.414209 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029078    0.000186    0.414395 v _198_/A (sg13g2_nand2_1)
     1    0.003534    0.026580    0.033122    0.447518 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.026580    0.000003    0.447521 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.009058    0.064886    0.067483    0.515004 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.064886    0.000022    0.515026 v _204_/B (sg13g2_xor2_1)
     1    0.002362    0.025892    0.062710    0.577736 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025892    0.000006    0.577742 v _297_/D (sg13g2_dfrbpq_2)
                                              0.577742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393331   clock uncertainty
                                  0.000000    0.393331   clock reconvergence pessimism
                                 -0.035827    0.357503   library hold time
                                              0.357503   data required time
---------------------------------------------------------------------------------------------
                                              0.357503   data required time
                                             -0.577742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220239   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021262    0.045075    0.196473    0.340497 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045075    0.000013    0.340510 v fanout59/A (sg13g2_buf_2)
     6    0.024672    0.049882    0.105295    0.445804 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.049882    0.000038    0.445842 v _206_/A (sg13g2_xnor2_1)
     2    0.009892    0.071541    0.099067    0.544909 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071541    0.000013    0.544922 v _208_/A (sg13g2_xor2_1)
     1    0.003011    0.027748    0.072980    0.617902 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027748    0.000013    0.617916 v _298_/D (sg13g2_dfrbpq_2)
                                              0.617916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394023   clock uncertainty
                                  0.000000    0.394023   clock reconvergence pessimism
                                 -0.036262    0.357762   library hold time
                                              0.357762   data required time
---------------------------------------------------------------------------------------------
                                              0.357762   data required time
                                             -0.617916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.260154   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000024    5.084131 v _290_/A (sg13g2_inv_1)
     1    0.005532    0.036150    0.042478    5.126608 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.036150    0.000008    5.126616 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393353   clock uncertainty
                                  0.000000    0.393353   clock reconvergence pessimism
                                 -0.105054    0.288299   library removal time
                                              0.288299   data required time
---------------------------------------------------------------------------------------------
                                              0.288299   data required time
                                             -5.126616   data arrival time
---------------------------------------------------------------------------------------------
                                              4.838318   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000044    5.084150 v fanout74/A (sg13g2_buf_8)
     8    0.030915    0.027301    0.087378    5.171528 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027306    0.000230    5.171758 v _289_/A (sg13g2_inv_1)
     1    0.005422    0.031756    0.035927    5.207685 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031756    0.000006    5.207691 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394023   clock uncertainty
                                  0.000000    0.394023   clock reconvergence pessimism
                                 -0.103574    0.290449   library removal time
                                              0.290449   data required time
---------------------------------------------------------------------------------------------
                                              0.290449   data required time
                                             -5.207691   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917243   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000044    5.084150 v fanout74/A (sg13g2_buf_8)
     8    0.030915    0.027301    0.087378    5.171528 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000020    5.171548 v _288_/A (sg13g2_inv_1)
     1    0.005422    0.031756    0.035926    5.207474 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031756    0.000006    5.207479 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393331   clock uncertainty
                                  0.000000    0.393331   clock reconvergence pessimism
                                 -0.103673    0.289658   library removal time
                                              0.289658   data required time
---------------------------------------------------------------------------------------------
                                              0.289658   data required time
                                             -5.207479   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917821   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000044    5.084150 v fanout74/A (sg13g2_buf_8)
     8    0.030915    0.027301    0.087378    5.171528 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027306    0.000303    5.171832 v _285_/A (sg13g2_inv_1)
     1    0.005536    0.032200    0.036267    5.208098 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032200    0.000008    5.208107 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.103772    0.290255   library removal time
                                              0.290255   data required time
---------------------------------------------------------------------------------------------
                                              0.290255   data required time
                                             -5.208107   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917852   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000044    5.084150 v fanout74/A (sg13g2_buf_8)
     8    0.030915    0.027301    0.087378    5.171528 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000047    5.171576 v _286_/A (sg13g2_inv_1)
     1    0.005422    0.031756    0.035926    5.207501 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031756    0.000006    5.207507 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393330   clock uncertainty
                                  0.000000    0.393330   clock reconvergence pessimism
                                 -0.103673    0.289657   library removal time
                                              0.289657   data required time
---------------------------------------------------------------------------------------------
                                              0.289657   data required time
                                             -5.207507   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917850   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000044    5.084150 v fanout74/A (sg13g2_buf_8)
     8    0.030915    0.027301    0.087378    5.171528 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000046    5.171574 v _287_/A (sg13g2_inv_1)
     1    0.005501    0.032063    0.036161    5.207735 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032063    0.000008    5.207743 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.207743   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393327   clock uncertainty
                                  0.000000    0.393327   clock reconvergence pessimism
                                 -0.103830    0.289497   library removal time
                                              0.289497   data required time
---------------------------------------------------------------------------------------------
                                              0.289497   data required time
                                             -5.207743   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918246   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000044    5.084150 v fanout74/A (sg13g2_buf_8)
     8    0.030915    0.027301    0.087378    5.171528 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027306    0.000267    5.171795 v _291_/A (sg13g2_inv_1)
     1    0.005708    0.032871    0.036781    5.208576 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032871    0.000011    5.208588 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.208588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394036   clock uncertainty
                                  0.000000    0.394036   clock reconvergence pessimism
                                 -0.103902    0.290134   library removal time
                                              0.290134   data required time
---------------------------------------------------------------------------------------------
                                              0.290134   data required time
                                             -5.208588   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918454   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000044    5.084150 v fanout74/A (sg13g2_buf_8)
     8    0.030915    0.027301    0.087378    5.171528 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027305    0.000191    5.171720 v _292_/A (sg13g2_inv_1)
     1    0.005873    0.032338    0.037267    5.208987 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.032338    0.000015    5.209002 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.209002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.103814    0.290213   library removal time
                                              0.290213   data required time
---------------------------------------------------------------------------------------------
                                              0.290213   data required time
                                             -5.209002   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918789   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012673    0.047553    0.081192    5.084106 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047553    0.000044    5.084150 v fanout74/A (sg13g2_buf_8)
     8    0.030915    0.027301    0.087378    5.171528 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027306    0.000294    5.171822 v _129_/A (sg13g2_inv_1)
     1    0.005957    0.032658    0.037518    5.209339 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.032658    0.000018    5.209357 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.209357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394052   clock uncertainty
                                  0.000000    0.394052   clock reconvergence pessimism
                                 -0.103910    0.290142   library removal time
                                              0.290142   data required time
---------------------------------------------------------------------------------------------
                                              0.290142   data required time
                                             -5.209357   data arrival time
---------------------------------------------------------------------------------------------
                                              4.919215   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.015570    0.036741    0.188735    0.332771 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036741    0.000056    0.332827 v output2/A (sg13g2_buf_1)
     1    0.008140    0.034518    0.077997    0.410825 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.034518    0.000054    0.410879 v sign (out)
                                              0.410879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.410879   data arrival time
---------------------------------------------------------------------------------------------
                                              5.160879   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.015570    0.036741    0.188735    0.332771 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036741    0.000017    0.332788 v _127_/A (sg13g2_inv_1)
     1    0.004429    0.028766    0.035713    0.368501 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.028766    0.000026    0.368528 ^ output3/A (sg13g2_buf_1)
     1    0.008444    0.043181    0.075839    0.444366 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.043181    0.000064    0.444430 ^ signB (out)
                                              0.444430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.444430   data arrival time
---------------------------------------------------------------------------------------------
                                              5.194430   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027138    0.000509    0.400481 v _175_/A (sg13g2_nand2_1)
     1    0.003556    0.025552    0.032601    0.433082 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.025552    0.000014    0.433096 ^ output22/A (sg13g2_buf_1)
     1    0.007688    0.040156    0.072254    0.505350 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.040156    0.000041    0.505391 ^ sine_out[26] (out)
                                              0.505391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.505391   data arrival time
---------------------------------------------------------------------------------------------
                                              5.255391   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000342    0.406278 ^ _167_/A (sg13g2_nor2_1)
     1    0.003993    0.024834    0.036070    0.442348 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.024834    0.000021    0.442369 v output19/A (sg13g2_buf_1)
     1    0.006602    0.029762    0.069143    0.511512 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.029762    0.000014    0.511526 v sine_out[23] (out)
                                              0.511526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.511526   data arrival time
---------------------------------------------------------------------------------------------
                                              5.261526   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000388    0.406323 ^ _160_/A (sg13g2_nor2_1)
     1    0.004233    0.024824    0.036652    0.442975 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.024824    0.000025    0.442999 v output14/A (sg13g2_buf_1)
     1    0.006850    0.030474    0.069749    0.512748 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.030474    0.000020    0.512769 v sine_out[19] (out)
                                              0.512769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.512769   data arrival time
---------------------------------------------------------------------------------------------
                                              5.262769   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029480    0.000474    0.406410 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004150    0.040150    0.051169    0.457579 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.040150    0.000023    0.457602 v output15/A (sg13g2_buf_1)
     1    0.006767    0.030653    0.076061    0.533663 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.030653    0.000018    0.533681 v sine_out[1] (out)
                                              0.533681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.533681   data arrival time
---------------------------------------------------------------------------------------------
                                              5.283682   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021922    0.056392    0.202347    0.346370 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056392    0.000050    0.346421 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.028302    0.084703    0.431123 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028307    0.000371    0.431494 ^ _275_/A (sg13g2_nor2_1)
     1    0.002664    0.020612    0.032434    0.463928 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.020612    0.000004    0.463932 v output30/A (sg13g2_buf_1)
     1    0.007837    0.033227    0.070379    0.534311 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.033227    0.000046    0.534357 v sine_out[3] (out)
                                              0.534357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.534357   data arrival time
---------------------------------------------------------------------------------------------
                                              5.284357   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021922    0.056392    0.202347    0.346370 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056392    0.000050    0.346421 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.028302    0.084703    0.431123 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028306    0.000311    0.431435 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.003874    0.027541    0.055476    0.486911 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.027541    0.000019    0.486929 v output11/A (sg13g2_buf_1)
     1    0.007732    0.033096    0.073071    0.560001 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.033096    0.000043    0.560044 v sine_out[16] (out)
                                              0.560044   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.560044   data arrival time
---------------------------------------------------------------------------------------------
                                              5.310044   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018751    0.050466    0.196993    0.340323 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050466    0.000073    0.340396 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.033176    0.086330    0.426726 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033198    0.000593    0.427319 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003437    0.040832    0.061876    0.489196 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.040832    0.000012    0.489208 v output28/A (sg13g2_buf_1)
     1    0.008078    0.034440    0.079588    0.568796 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.034440    0.000053    0.568848 v sine_out[31] (out)
                                              0.568848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.568848   data arrival time
---------------------------------------------------------------------------------------------
                                              5.318848   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000040    0.350379 ^ fanout63/A (sg13g2_buf_8)
     8    0.039355    0.033537    0.092078    0.442457 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.033546    0.000637    0.443093 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003484    0.031821    0.055853    0.498946 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.031821    0.000013    0.498960 v output8/A (sg13g2_buf_1)
     1    0.006573    0.029871    0.072041    0.571000 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.029871    0.000014    0.571014 v sine_out[13] (out)
                                              0.571014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.571014   data arrival time
---------------------------------------------------------------------------------------------
                                              5.321014   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021922    0.056392    0.202347    0.346370 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056392    0.000050    0.346421 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.028302    0.084703    0.431123 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028302    0.000239    0.431362 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.004134    0.037519    0.067660    0.499022 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.037519    0.000022    0.499045 v output12/A (sg13g2_buf_1)
     1    0.007318    0.032158    0.076301    0.575346 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.032158    0.000032    0.575378 v sine_out[17] (out)
                                              0.575378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.575378   data arrival time
---------------------------------------------------------------------------------------------
                                              5.325377   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021922    0.056392    0.202347    0.346370 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056392    0.000013    0.346384 ^ fanout59/A (sg13g2_buf_2)
     6    0.024837    0.060796    0.110899    0.457283 ^ fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.060796    0.000184    0.457467 ^ _212_/A (sg13g2_nor2_1)
     2    0.006916    0.032462    0.055868    0.513335 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.032462    0.000022    0.513357 v output26/A (sg13g2_buf_1)
     1    0.006573    0.029889    0.072313    0.585670 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.029889    0.000014    0.585684 v sine_out[2] (out)
                                              0.585684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.585684   data arrival time
---------------------------------------------------------------------------------------------
                                              5.335684   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000040    0.350379 ^ fanout63/A (sg13g2_buf_8)
     8    0.039355    0.033537    0.092078    0.442457 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.033546    0.000640    0.443096 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004529    0.045894    0.066707    0.509804 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.045894    0.000028    0.509832 v output29/A (sg13g2_buf_1)
     1    0.007991    0.034316    0.081531    0.591363 v output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.034316    0.000050    0.591413 v sine_out[32] (out)
                                              0.591413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.591413   data arrival time
---------------------------------------------------------------------------------------------
                                              5.341413   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000445    0.406381 ^ _255_/A (sg13g2_nor4_1)
     1    0.003593    0.032256    0.040834    0.447215 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032256    0.000008    0.447223 v _256_/B2 (sg13g2_a22oi_1)
     1    0.003784    0.056935    0.060912    0.508135 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056935    0.000017    0.508152 ^ output4/A (sg13g2_buf_1)
     1    0.007084    0.038790    0.083947    0.592099 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.038790    0.000026    0.592125 ^ sine_out[0] (out)
                                              0.592125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.592125   data arrival time
---------------------------------------------------------------------------------------------
                                              5.342125   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021922    0.056392    0.202347    0.346370 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056392    0.000013    0.346384 ^ fanout59/A (sg13g2_buf_2)
     6    0.024837    0.060796    0.110899    0.457283 ^ fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.060796    0.000179    0.457462 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004634    0.028753    0.071752    0.529214 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.028753    0.000031    0.529245 v output13/A (sg13g2_buf_1)
     1    0.006761    0.030325    0.071200    0.600445 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.030325    0.000018    0.600463 v sine_out[18] (out)
                                              0.600463   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.600463   data arrival time
---------------------------------------------------------------------------------------------
                                              5.350463   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021922    0.056392    0.202347    0.346370 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056392    0.000013    0.346384 ^ fanout59/A (sg13g2_buf_2)
     6    0.024837    0.060796    0.110899    0.457283 ^ fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.060796    0.000175    0.457458 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.005144    0.042445    0.079282    0.536740 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.042445    0.000038    0.536778 v output23/A (sg13g2_buf_1)
     1    0.008053    0.034409    0.080215    0.616993 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.034409    0.000051    0.617045 v sine_out[27] (out)
                                              0.617045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.617045   data arrival time
---------------------------------------------------------------------------------------------
                                              5.367045   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.011920    0.044908    0.182736    0.326063 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.044908    0.000033    0.326096 v fanout66/A (sg13g2_buf_8)
     8    0.036611    0.029078    0.088113    0.414209 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029078    0.000162    0.414372 v _215_/B (sg13g2_nand3_1)
     2    0.006615    0.041939    0.049693    0.464064 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041939    0.000014    0.464078 ^ _284_/B (sg13g2_and2_1)
     1    0.004144    0.030503    0.089805    0.553883 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030503    0.000022    0.553905 ^ output7/A (sg13g2_buf_1)
     1    0.007017    0.037716    0.072418    0.626323 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.037716    0.000025    0.626348 ^ sine_out[12] (out)
                                              0.626348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.626348   data arrival time
---------------------------------------------------------------------------------------------
                                              5.376348   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009644    0.038236    0.177541    0.321592 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038236    0.000041    0.321634 v fanout73/A (sg13g2_buf_8)
     7    0.037189    0.029060    0.085162    0.406796 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029060    0.000028    0.406824 v _128_/A (sg13g2_inv_2)
     5    0.018280    0.044557    0.046391    0.453215 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044557    0.000026    0.453241 ^ _138_/A (sg13g2_nor2_1)
     2    0.006984    0.035718    0.049454    0.502695 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.035718    0.000017    0.502712 v _279_/B (sg13g2_nor2_1)
     1    0.002874    0.045814    0.051771    0.554484 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.045814    0.000005    0.554489 ^ output34/A (sg13g2_buf_1)
     1    0.007092    0.038477    0.079203    0.633693 ^ output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.038477    0.000026    0.633719 ^ sine_out[7] (out)
                                              0.633719   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.633719   data arrival time
---------------------------------------------------------------------------------------------
                                              5.383719   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018751    0.050466    0.196993    0.340323 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050466    0.000073    0.340396 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.033176    0.086330    0.426726 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033197    0.000585    0.427311 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037159    0.047575    0.474886 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037159    0.000012    0.474898 v _169_/A (sg13g2_nand2_1)
     1    0.004399    0.030672    0.038220    0.513119 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.030672    0.000018    0.513137 ^ _170_/B (sg13g2_nand2_1)
     1    0.004022    0.034867    0.051684    0.564821 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.034867    0.000021    0.564841 v output20/A (sg13g2_buf_1)
     1    0.007416    0.032372    0.075414    0.640255 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.032372    0.000035    0.640291 v sine_out[24] (out)
                                              0.640291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.640291   data arrival time
---------------------------------------------------------------------------------------------
                                              5.390291   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021922    0.056392    0.202347    0.346370 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056392    0.000050    0.346421 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.028302    0.084703    0.431123 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028306    0.000284    0.431407 ^ _168_/A (sg13g2_nor2_1)
     2    0.007514    0.034232    0.044127    0.475534 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.034232    0.000020    0.475554 v _171_/B (sg13g2_nand2_1)
     1    0.003861    0.031411    0.040228    0.515782 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.031411    0.000010    0.515792 ^ _172_/B (sg13g2_nand2_1)
     1    0.003596    0.032803    0.050126    0.565918 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.032803    0.000015    0.565933 v output21/A (sg13g2_buf_1)
     1    0.007822    0.033494    0.075536    0.641468 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.033494    0.000046    0.641514 v sine_out[25] (out)
                                              0.641514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.641514   data arrival time
---------------------------------------------------------------------------------------------
                                              5.391514   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000040    0.350379 ^ fanout63/A (sg13g2_buf_8)
     8    0.039355    0.033537    0.092078    0.442457 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.033546    0.000634    0.443091 ^ fanout62/A (sg13g2_buf_8)
     8    0.027199    0.026973    0.073369    0.516460 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026973    0.000029    0.516488 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003223    0.031168    0.052159    0.568647 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.031168    0.000010    0.568657 v output5/A (sg13g2_buf_1)
     1    0.007743    0.033222    0.074643    0.643300 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.033222    0.000046    0.643346 v sine_out[10] (out)
                                              0.643346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643346   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393346   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000040    0.350379 ^ fanout63/A (sg13g2_buf_8)
     8    0.039355    0.033537    0.092078    0.442457 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.033546    0.000634    0.443091 ^ fanout62/A (sg13g2_buf_8)
     8    0.027199    0.026973    0.073369    0.516460 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026973    0.000072    0.516531 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.003137    0.030951    0.051787    0.568318 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.030951    0.000009    0.568327 v output6/A (sg13g2_buf_1)
     1    0.007956    0.033836    0.075074    0.643401 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033836    0.000052    0.643453 v sine_out[11] (out)
                                              0.643453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643453   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393454   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000040    0.350379 ^ fanout63/A (sg13g2_buf_8)
     8    0.039355    0.033537    0.092078    0.442457 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.033544    0.000612    0.443068 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013421    0.040054    0.094001    0.537069 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040054    0.000042    0.537111 ^ _278_/A (sg13g2_nor2_1)
     1    0.003104    0.024506    0.037739    0.574850 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024506    0.000008    0.574859 v output33/A (sg13g2_buf_1)
     1    0.006829    0.030405    0.069562    0.644421 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.030405    0.000020    0.644441 v sine_out[6] (out)
                                              0.644441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.644441   data arrival time
---------------------------------------------------------------------------------------------
                                              5.394441   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000040    0.350379 ^ fanout63/A (sg13g2_buf_8)
     8    0.039355    0.033537    0.092078    0.442457 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.033546    0.000634    0.443091 ^ fanout62/A (sg13g2_buf_8)
     8    0.027199    0.026973    0.073369    0.516460 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026973    0.000112    0.516572 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.003420    0.031660    0.053001    0.569573 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.031660    0.000012    0.569585 v output36/A (sg13g2_buf_1)
     1    0.008187    0.034529    0.075946    0.645531 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.034529    0.000059    0.645590 v sine_out[9] (out)
                                              0.645590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.645590   data arrival time
---------------------------------------------------------------------------------------------
                                              5.395589   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000040    0.350379 ^ fanout63/A (sg13g2_buf_8)
     8    0.039355    0.033537    0.092078    0.442457 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.033544    0.000612    0.443068 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013421    0.040054    0.094001    0.537069 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040054    0.000041    0.537110 ^ _276_/A (sg13g2_nor2_1)
     1    0.003149    0.024627    0.037854    0.574965 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.024627    0.000009    0.574974 v output31/A (sg13g2_buf_1)
     1    0.007506    0.032365    0.071276    0.646250 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.032365    0.000037    0.646287 v sine_out[4] (out)
                                              0.646287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.646287   data arrival time
---------------------------------------------------------------------------------------------
                                              5.396287   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000040    0.350379 ^ fanout63/A (sg13g2_buf_8)
     8    0.039355    0.033537    0.092078    0.442457 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.033544    0.000612    0.443068 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013421    0.040054    0.094001    0.537069 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040054    0.000035    0.537105 ^ _277_/A (sg13g2_nor2_1)
     1    0.003490    0.025531    0.038721    0.575826 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.025531    0.000013    0.575839 v output32/A (sg13g2_buf_1)
     1    0.007740    0.033068    0.072235    0.648073 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.033068    0.000044    0.648117 v sine_out[5] (out)
                                              0.648117   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.648117   data arrival time
---------------------------------------------------------------------------------------------
                                              5.398117   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000056    0.350395 ^ fanout65/A (sg13g2_buf_8)
     6    0.030361    0.029640    0.088626    0.439021 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029646    0.000389    0.439410 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004230    0.021831    0.057542    0.496951 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021831    0.000018    0.496970 v _179_/B (sg13g2_nand2_1)
     2    0.007246    0.041558    0.045521    0.542491 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041558    0.000019    0.542510 ^ _281_/B (sg13g2_nor2_1)
     1    0.003742    0.023095    0.035423    0.577933 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.023095    0.000017    0.577950 v output35/A (sg13g2_buf_1)
     1    0.008121    0.034121    0.072134    0.650084 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034121    0.000054    0.650138 v sine_out[8] (out)
                                              0.650138   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.650138   data arrival time
---------------------------------------------------------------------------------------------
                                              5.400138   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021262    0.045075    0.196473    0.340497 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045075    0.000049    0.340545 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.026301    0.085152    0.425697 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026301    0.000359    0.426056 v _181_/A (sg13g2_and2_1)
     4    0.014065    0.052791    0.092389    0.518445 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052791    0.000023    0.518468 v _186_/B1 (sg13g2_a21oi_1)
     1    0.003825    0.043287    0.051956    0.570424 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.043287    0.000017    0.570441 ^ output27/A (sg13g2_buf_1)
     1    0.008078    0.042180    0.081004    0.651445 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.042180    0.000053    0.651497 ^ sine_out[30] (out)
                                              0.651497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.651497   data arrival time
---------------------------------------------------------------------------------------------
                                              5.401497   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021262    0.045075    0.196473    0.340497 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045075    0.000049    0.340545 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.026301    0.085152    0.425697 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026301    0.000359    0.426057 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041887    0.083793    0.509850 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041887    0.000034    0.509884 v _162_/A1 (sg13g2_a21oi_1)
     1    0.002675    0.037332    0.064600    0.574484 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.037332    0.000003    0.574487 ^ output16/A (sg13g2_buf_1)
     1    0.008165    0.042343    0.078701    0.653189 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.042343    0.000055    0.653244 ^ sine_out[20] (out)
                                              0.653244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.653244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.403244   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021262    0.045075    0.196473    0.340497 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045075    0.000049    0.340545 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.026301    0.085152    0.425697 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026301    0.000359    0.426056 v _181_/A (sg13g2_and2_1)
     4    0.014065    0.052791    0.092389    0.518445 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052791    0.000016    0.518461 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004085    0.044671    0.053178    0.571639 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.044671    0.000020    0.571659 ^ output25/A (sg13g2_buf_1)
     1    0.008165    0.042554    0.081852    0.653511 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.042554    0.000055    0.653566 ^ sine_out[29] (out)
                                              0.653566   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.653566   data arrival time
---------------------------------------------------------------------------------------------
                                              5.403566   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018751    0.050466    0.196993    0.340323 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050466    0.000073    0.340396 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.033176    0.086330    0.426726 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033197    0.000585    0.427311 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037159    0.047575    0.474886 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037159    0.000014    0.474900 v _144_/A (sg13g2_nand2_1)
     2    0.008280    0.045062    0.050214    0.525115 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045062    0.000031    0.525145 ^ _145_/B (sg13g2_nand2_1)
     1    0.003522    0.034007    0.054366    0.579511 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.034007    0.000014    0.579525 v output9/A (sg13g2_buf_1)
     1    0.007408    0.032327    0.075029    0.654554 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.032327    0.000035    0.654589 v sine_out[14] (out)
                                              0.654589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.654589   data arrival time
---------------------------------------------------------------------------------------------
                                              5.404589   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021262    0.045075    0.196473    0.340497 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045075    0.000049    0.340545 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.026301    0.085152    0.425697 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026301    0.000359    0.426057 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041887    0.083793    0.509850 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041887    0.000026    0.509876 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003695    0.042083    0.070689    0.580565 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.042083    0.000015    0.580580 ^ output18/A (sg13g2_buf_1)
     1    0.007597    0.040294    0.079079    0.659659 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.040294    0.000040    0.659699 ^ sine_out[22] (out)
                                              0.659699   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659699   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409699   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021262    0.045075    0.196473    0.340497 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045075    0.000049    0.340545 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.026301    0.085152    0.425697 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026301    0.000359    0.426057 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041887    0.083793    0.509850 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041887    0.000022    0.509871 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003464    0.040844    0.069306    0.579177 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.040844    0.000012    0.579189 ^ output17/A (sg13g2_buf_1)
     1    0.008251    0.042778    0.080462    0.659651 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.042778    0.000058    0.659709 ^ sine_out[21] (out)
                                              0.659709   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659709   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409709   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.025142    0.062479    0.207008    0.350339 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062479    0.000056    0.350395 ^ fanout65/A (sg13g2_buf_8)
     6    0.030361    0.029640    0.088626    0.439021 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029646    0.000389    0.439410 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004230    0.021831    0.057542    0.496951 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021831    0.000018    0.496970 v _179_/B (sg13g2_nand2_1)
     2    0.007246    0.041558    0.045521    0.542491 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041558    0.000008    0.542499 ^ _180_/B (sg13g2_nand2_1)
     1    0.002889    0.031296    0.050468    0.592967 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.031296    0.000006    0.592973 v output24/A (sg13g2_buf_1)
     1    0.007861    0.033569    0.074990    0.667964 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.033569    0.000046    0.668009 v sine_out[28] (out)
                                              0.668009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.668009   data arrival time
---------------------------------------------------------------------------------------------
                                              5.418009   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.021922    0.056392    0.202347    0.346370 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056392    0.000050    0.346421 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.028302    0.084703    0.431123 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028307    0.000367    0.431491 ^ _131_/A (sg13g2_or2_1)
     6    0.020527    0.090707    0.118519    0.550010 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.090707    0.000021    0.550031 ^ _149_/A (sg13g2_nand2_1)
     1    0.004542    0.038699    0.068796    0.618828 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.038699    0.000028    0.618856 v output10/A (sg13g2_buf_1)
     1    0.008295    0.035017    0.079211    0.698068 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.035017    0.000062    0.698130 v sine_out[15] (out)
                                              0.698130   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.698130   data arrival time
---------------------------------------------------------------------------------------------
                                              5.448130   slack (MET)



