TimeQuest Timing Analyzer report for system_top
Wed Dec  4 08:55:54 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Output Enable Times
 52. Minimum Output Enable Times
 53. Output Disable Times
 54. Minimum Output Disable Times
 55. Slow 1200mV 0C Model Metastability Report
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 62. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 63. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 66. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Fast 1200mV 0C Model Metastability Report
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Signal Integrity Metrics (Slow 1200mv 0c Model)
 88. Signal Integrity Metrics (Slow 1200mv 85c Model)
 89. Signal Integrity Metrics (Fast 1200mv 0c Model)
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; system_top                                        ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  29.0%      ;
;     3-4 processors         ;  25.8%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; system_top.out.sdc ; OK     ; Wed Dec  4 08:55:27 2013 ;
+--------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 35.82 MHz ; 35.82 MHz       ; CLOCK_50            ;      ;
; 63.92 MHz ; 63.92 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -7.918 ; -8785.912     ;
; altera_reserved_tck ; 42.178 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.001 ; 0.000         ;
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.641 ; 0.000         ;
; altera_reserved_tck ; 48.349 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.224 ; 0.000         ;
; CLOCK_50            ; 1.769 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.591  ; 0.000              ;
; altera_reserved_tck ; 49.492 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                             ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -7.918 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 27.848     ;
; -7.851 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 27.796     ;
; -7.844 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 27.789     ;
; -7.835 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 27.780     ;
; -7.808 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 27.718     ;
; -7.744 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 27.674     ;
; -7.705 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 27.650     ;
; -7.700 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 27.635     ;
; -7.674 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 27.609     ;
; -7.661 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 27.606     ;
; -7.634 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 27.544     ;
; -7.558 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 27.480     ;
; -7.546 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][32] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 27.487     ;
; -7.531 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 27.476     ;
; -7.526 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 27.461     ;
; -7.507 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 27.437     ;
; -7.500 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 27.435     ;
; -7.485 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 27.418     ;
; -7.478 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 27.419     ;
; -7.462 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 27.395     ;
; -7.451 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 27.404     ;
; -7.422 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 27.357     ;
; -7.390 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 27.313     ;
; -7.384 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 27.306     ;
; -7.372 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][32] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 27.313     ;
; -7.371 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][42] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 27.299     ;
; -7.368 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 27.700     ;
; -7.333 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 27.263     ;
; -7.328 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 27.256     ;
; -7.320 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 27.257     ;
; -7.311 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 27.244     ;
; -7.304 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 27.245     ;
; -7.295 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.270      ; 27.563     ;
; -7.288 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 27.221     ;
; -7.274 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[2][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 27.174     ;
; -7.272 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 27.203     ;
; -7.255 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 27.192     ;
; -7.248 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 27.183     ;
; -7.216 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 27.139     ;
; -7.197 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][42] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 27.125     ;
; -7.194 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 27.526     ;
; -7.193 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 27.117     ;
; -7.191 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 27.106     ;
; -7.170 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 27.085     ;
; -7.164 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 27.044     ;
; -7.162 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][40] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 27.090     ;
; -7.154 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 27.082     ;
; -7.152 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 27.087     ;
; -7.148 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[2][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 27.048     ;
; -7.146 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 27.083     ;
; -7.140 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 27.075     ;
; -7.137 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][32] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 27.445     ;
; -7.130 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 27.415     ;
; -7.129 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 27.439     ;
; -7.120 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 27.031     ;
; -7.108 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 27.057     ;
; -7.098 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 27.029     ;
; -7.089 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 27.026     ;
; -7.084 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 27.025     ;
; -7.081 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 27.018     ;
; -7.081 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 27.018     ;
; -7.065 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 26.980     ;
; -7.061 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 26.976     ;
; -7.059 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 26.987     ;
; -7.056 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[1][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 26.961     ;
; -7.050 ; Processor:core|gte:CP2|ll2[0][37] ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 26.987     ;
; -7.047 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[1][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 26.925     ;
; -7.047 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[2][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 26.925     ;
; -7.044 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 26.959     ;
; -7.038 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 26.918     ;
; -7.037 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 26.974     ;
; -7.030 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[1][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 26.935     ;
; -7.029 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 26.951     ;
; -7.019 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 26.943     ;
; -7.012 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[2][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 27.317     ;
; -7.006 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 26.937     ;
; -7.004 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 26.939     ;
; -6.994 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 26.933     ;
; -6.988 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][40] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 26.916     ;
; -6.986 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][33] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.350      ; 27.334     ;
; -6.978 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 26.913     ;
; -6.970 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][44] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 26.907     ;
; -6.969 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 26.916     ;
; -6.968 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][42] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 26.905     ;
; -6.966 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 26.901     ;
; -6.956 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 27.241     ;
; -6.947 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 26.888     ;
; -6.946 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 26.857     ;
; -6.945 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 26.898     ;
; -6.944 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 26.874     ;
; -6.935 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 26.850     ;
; -6.934 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 26.800     ;
; -6.930 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[1][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 26.835     ;
; -6.921 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 26.800     ;
; -6.915 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 26.796     ;
; -6.915 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[2][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 27.220     ;
; -6.915 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 26.852     ;
; -6.914 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 26.806     ;
; -6.912 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][44] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 26.849     ;
; -6.910 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 26.851     ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 7.995      ;
; 42.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 7.773      ;
; 42.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 7.642      ;
; 42.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 7.269      ;
; 43.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 7.128      ;
; 43.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 7.054      ;
; 43.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.898      ;
; 43.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.873      ;
; 43.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.790      ;
; 43.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.753      ;
; 43.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.258      ;
; 43.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.224      ;
; 44.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 5.936      ;
; 44.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 5.471      ;
; 45.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 4.927      ;
; 45.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 4.258      ;
; 46.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 4.105      ;
; 46.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.831      ;
; 46.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.615      ;
; 46.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.483      ;
; 46.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.190      ;
; 47.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.083      ;
; 47.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.051      ;
; 49.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.049      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.396      ;
; 92.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.371      ;
; 92.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.371      ;
; 92.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.371      ;
; 92.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.371      ;
; 92.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.371      ;
; 92.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.371      ;
; 92.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.351      ;
; 92.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.351      ;
; 92.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.351      ;
; 92.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.351      ;
; 92.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.351      ;
; 92.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.320      ;
; 92.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.216      ;
; 92.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.216      ;
; 92.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.216      ;
; 92.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.216      ;
; 92.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.216      ;
; 92.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.216      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.212      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.212      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.212      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.212      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.212      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.212      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.212      ;
; 92.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.184      ;
; 92.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.184      ;
; 92.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.184      ;
; 92.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.184      ;
; 92.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.184      ;
; 92.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.179      ;
; 92.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.179      ;
; 92.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.179      ;
; 92.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.179      ;
; 92.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.179      ;
; 92.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.179      ;
; 92.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.179      ;
; 92.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.179      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.170      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.170      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.170      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.170      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.170      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.170      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.170      ;
; 92.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.132      ;
; 92.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.132      ;
; 92.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.132      ;
; 92.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.132      ;
; 92.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.132      ;
; 92.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.132      ;
; 92.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.139      ;
; 92.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.139      ;
; 92.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.139      ;
; 92.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.139      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.123      ;
; 92.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.119      ;
; 92.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.119      ;
; 92.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.098      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.001 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[262]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.209      ; 1.396      ;
; 0.064 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[235]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.203      ; 1.453      ;
; 0.064 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.203      ; 1.453      ;
; 0.153 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[234]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.204      ; 1.543      ;
; 0.209 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[253]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.201      ; 1.596      ;
; 0.210 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[236]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.203      ; 1.599      ;
; 0.212 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[260]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.203      ; 1.601      ;
; 0.215 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[260]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.203      ; 1.604      ;
; 0.217 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[261]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.209      ; 1.612      ;
; 0.218 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[261]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.209      ; 1.613      ;
; 0.227 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[254]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.199      ; 1.612      ;
; 0.234 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[257]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.193      ; 1.613      ;
; 0.242 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.193      ; 1.621      ;
; 0.251 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[237]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.203      ; 1.640      ;
; 0.265 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[264]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.201      ; 1.652      ;
; 0.265 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[258]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.191      ; 1.642      ;
; 0.270 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[256]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.193      ; 1.649      ;
; 0.272 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.191      ; 1.649      ;
; 0.276 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.194      ; 1.656      ;
; 0.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 0.966      ;
; 0.296 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.181      ; 1.663      ;
; 0.297 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[250]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.181      ; 1.664      ;
; 0.303 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[258]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.200      ; 1.689      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.004      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.005      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.002      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.009      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][473] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.008      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][376] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.009      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.004      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.004      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.004      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.004      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.005      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.011      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.008      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.012      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.006      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][478] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.009      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][381] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.012      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][491] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.010      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.008      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.014      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.014      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.015      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.015      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.009      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][318] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.009      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.009      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.012      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.016      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][488] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.016      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.018      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.017      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][472] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.019      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.017      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][262] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.017      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][394] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.016      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.015      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.019      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.016      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.020      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.016      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][461] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.019      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.016      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.019      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.021      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.018      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][447] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.021      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][378] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.020      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.022      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.023      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.028      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.023      ;
; 0.347 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.200      ; 1.733      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][368] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.028      ;
; 0.348 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[256]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.199      ; 1.733      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.008      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.023      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.022      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 1.038      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.029      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][457] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.032      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.033      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][347] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.021      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.016      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][358] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.028      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][384] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.035      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.036      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][452] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.033      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][496] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.035      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.031      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.017      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][389] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.023      ;
; 0.358 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[252]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.188      ; 1.732      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.033      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.037      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 1.044      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.022      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.040      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[370]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[369]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[359]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[358]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[285]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[284]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[386]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[385]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[384]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[381]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[380]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[376]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[375]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[374]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[373]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[358]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[357]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[350]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[349]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[347]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[346]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[342]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[339]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[338]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[333]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[475]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[474]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[456]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[455]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[389]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[379]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[378]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[378]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[377]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[356]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[355]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[355]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[354]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[354]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[353]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[349]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[348]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[344]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[343]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[340]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[331]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[330]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[329]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.641 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.773      ; 5.007      ;
; 16.641 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.773      ; 5.007      ;
; 16.644 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.765      ; 4.996      ;
; 16.644 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.893      ; 5.134      ;
; 16.644 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.893      ; 5.134      ;
; 16.649 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.744      ; 4.970      ;
; 16.649 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.884      ; 5.120      ;
; 16.649 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.884      ; 5.120      ;
; 16.650 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.758      ; 4.983      ;
; 16.652 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.876      ; 5.109      ;
; 16.652 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.876      ; 5.109      ;
; 16.653 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.780      ; 5.002      ;
; 16.656 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.799      ; 5.018      ;
; 16.656 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.799      ; 5.018      ;
; 16.656 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.800      ; 5.019      ;
; 16.656 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.800      ; 5.019      ;
; 16.656 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.799      ; 5.018      ;
; 16.656 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.800      ; 5.019      ;
; 16.656 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.776      ; 4.995      ;
; 16.656 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.776      ; 4.995      ;
; 16.657 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.857      ; 5.085      ;
; 16.657 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.857      ; 5.085      ;
; 16.657 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.863      ; 5.091      ;
; 16.657 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.855      ; 5.083      ;
; 16.658 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.789      ; 5.006      ;
; 16.658 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.789      ; 5.006      ;
; 16.658 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.874      ; 5.101      ;
; 16.658 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.874      ; 5.101      ;
; 16.658 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.869      ; 5.096      ;
; 16.658 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.869      ; 5.096      ;
; 16.659 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.792      ; 5.008      ;
; 16.659 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.786      ; 5.002      ;
; 16.659 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.786      ; 5.002      ;
; 16.659 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.798      ; 5.014      ;
; 16.659 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.792      ; 5.008      ;
; 16.660 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.777      ; 4.992      ;
; 16.660 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.795      ; 5.010      ;
; 16.660 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.770      ; 4.985      ;
; 16.661 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.758      ; 4.972      ;
; 16.661 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.881      ; 5.105      ;
; 16.661 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.881      ; 5.105      ;
; 16.661 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.891      ; 5.115      ;
; 16.662 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.775      ; 4.988      ;
; 16.662 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.775      ; 4.988      ;
; 16.662 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.746      ; 4.959      ;
; 16.662 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.775      ; 4.988      ;
; 16.662 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.775      ; 4.988      ;
; 16.662 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.770      ; 4.983      ;
; 16.662 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.886      ; 5.109      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.910      ; 5.131      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.910      ; 5.131      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.911      ; 5.132      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.911      ; 5.132      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.911      ; 5.132      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.910      ; 5.131      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.910      ; 5.131      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.887      ; 5.108      ;
; 16.664 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.887      ; 5.108      ;
; 16.666 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.900      ; 5.119      ;
; 16.666 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.900      ; 5.119      ;
; 16.667 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.903      ; 5.121      ;
; 16.667 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.903      ; 5.121      ;
; 16.667 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.897      ; 5.115      ;
; 16.667 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.897      ; 5.115      ;
; 16.667 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.909      ; 5.127      ;
; 16.667 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.909      ; 5.127      ;
; 16.668 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.888      ; 5.105      ;
; 16.668 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.906      ; 5.123      ;
; 16.668 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.906      ; 5.123      ;
; 16.668 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.881      ; 5.098      ;
; 16.669 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.869      ; 5.085      ;
; 16.670 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.886      ; 5.101      ;
; 16.670 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.886      ; 5.101      ;
; 16.670 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.857      ; 5.072      ;
; 16.670 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.881      ; 5.096      ;
; 16.670 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.886      ; 5.101      ;
; 16.670 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.886      ; 5.101      ;
; 16.671 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.849      ; 5.063      ;
; 16.671 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.849      ; 5.063      ;
; 16.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.888      ; 5.100      ;
; 16.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.782      ; 4.981      ;
; 16.684 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.893      ; 5.094      ;
; 16.854 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.862      ; 4.864      ;
; 16.854 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.870      ; 4.872      ;
; 16.854 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.870      ; 4.872      ;
; 16.858 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.841      ; 4.839      ;
; 16.862 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.855      ; 4.849      ;
; 16.865 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.877      ; 4.868      ;
; 16.869 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.873      ; 4.860      ;
; 16.869 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.873      ; 4.860      ;
; 16.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.874      ; 4.860      ;
; 16.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.896      ; 4.882      ;
; 16.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.897      ; 4.883      ;
; 16.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.897      ; 4.883      ;
; 16.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.897      ; 4.883      ;
; 16.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.896      ; 4.882      ;
; 16.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.896      ; 4.882      ;
; 16.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.867      ; 4.853      ;
; 16.872 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.889      ; 4.873      ;
; 16.872 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.889      ; 4.873      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.822      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[871]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.179      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[870]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.179      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[869]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.179      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.179      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[867]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.179      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.176      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.175      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.175      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.175      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.175      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.175      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.175      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.175      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.169      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.169      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.169      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.169      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.169      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.178      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.178      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.178      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.178      ;
; 92.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.178      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.165      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[884]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.180      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[883]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.181      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[882]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.181      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[881]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.181      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[880]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.181      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[879]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.181      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[878]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.180      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[877]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.180      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[876]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.180      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[875]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.180      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[874]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.180      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[873]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.180      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[872]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.180      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.177      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.177      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.177      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.177      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.177      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.178      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.178      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.178      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.178      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.178      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.178      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.178      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[737]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[736]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[735]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.166      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[734]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.165      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[677]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.165      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[676]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.165      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[675]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.165      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[674]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.165      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[673]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.164      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[672]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.164      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[619]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.153      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[618]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.153      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[617]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.153      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[616]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.153      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.153      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.153      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.164      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.164      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.164      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.164      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.164      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.175      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.175      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.175      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.175      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.175      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.175      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.175      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.174      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.174      ;
; 92.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.167      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.487      ;
; 1.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.702      ;
; 1.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.702      ;
; 1.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.702      ;
; 1.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.702      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.714      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.739      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.739      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.739      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.739      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.739      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.739      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.739      ;
; 1.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.739      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.994      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[980] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 6.798      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[979] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 6.798      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[978] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 6.798      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[977] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 6.798      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[976] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 6.798      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[975] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 6.798      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[974] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.796      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[973] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.796      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[972] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.796      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[971] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.796      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[970] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.796      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[969] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.796      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[968] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.796      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[866] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 6.817      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[865] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 6.817      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[864] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 6.817      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[863] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 6.817      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[862] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 6.817      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[861] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 6.817      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[860] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 6.817      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[847] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[846] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[845] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[844] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[842] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[839] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.156      ; 6.815      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[824] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.805      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[823] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 6.804      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[822] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.805      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[821] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.805      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[820] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.805      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[819] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.805      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[818] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.805      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.805      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.805      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[815] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.806      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[814] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.806      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.806      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[812] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.806      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[811] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.806      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[810] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 6.807      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[809] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 6.807      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[808] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 6.807      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[807] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 6.807      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[806] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 6.807      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[805] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 6.807      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[804] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 6.807      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[803] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 6.807      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 6.804      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.794      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.794      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.794      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.794      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.794      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.794      ;
; 6.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[593] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 6.804      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.769 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.573      ; 4.528      ;
; 1.769 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.573      ; 4.528      ;
; 1.769 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.573      ; 4.528      ;
; 1.769 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[9]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.573      ; 4.528      ;
; 1.769 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[10]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.573      ; 4.528      ;
; 1.769 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[11]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.573      ; 4.528      ;
; 1.769 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[12]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.573      ; 4.528      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.572      ; 4.528      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.572      ; 4.528      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.572      ; 4.528      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.572      ; 4.528      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.572      ; 4.528      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[8]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.572      ; 4.528      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.001000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.582      ; 4.538      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.010000000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.581      ; 4.537      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.010000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.581      ; 4.537      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000100                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.581      ; 4.537      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.582      ; 4.538      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.582      ; 4.538      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|ack_refresh_request                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.581      ; 4.537      ;
; 1.770 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_request                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.581      ; 4.537      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.535      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000010                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.536      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000010000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.536      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000010000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.580      ; 4.537      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|f_pop                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.535      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.535      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.535      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000001000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.536      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000001000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.580      ; 4.537      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.100000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.535      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000000001                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.536      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000001                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.580      ; 4.537      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000100000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.536      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.535      ;
; 1.771 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.535      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.111                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.000                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.000                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.001                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.101                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|init_done                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[1]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.537      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[2]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.537      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[0]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.537      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.537      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.537      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_valid_out                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.579      ; 4.537      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_addr[12]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.536      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.577      ; 4.535      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.577      ; 4.535      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.577      ; 4.535      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.577      ; 4.535      ;
; 1.772 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.577      ; 4.535      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.010                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.111                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.011                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.101                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.773 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.578      ; 4.537      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.556      ; 4.535      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.536      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.536      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.536      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.536      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.536      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.554      ; 4.533      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.554      ; 4.533      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.554      ; 4.533      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.554      ; 4.533      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.537      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.537      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.537      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.537      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.537      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.554      ; 4.533      ;
; 1.793 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.559      ; 4.538      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.538      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.537      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.537      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.538      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.538      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.538      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.558      ; 4.538      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.537      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.537      ;
; 1.794 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.557      ; 4.537      ;
; 1.991 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_1                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.487      ; 4.608      ;
; 2.005 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.501      ; 4.636      ;
; 2.005 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_8                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.480      ; 4.615      ;
; 2.005 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_9                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.480      ; 4.615      ;
; 2.005 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_15                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.480      ; 4.615      ;
; 2.005 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_24                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.480      ; 4.615      ;
; 2.006 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.498      ; 4.634      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------+
; 9.591 ; 9.749        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3                        ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16                       ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_18                       ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19                       ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20                       ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_22                       ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_28                       ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_30                       ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7                        ;
; 9.592 ; 9.750        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]                         ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_1                        ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_21                       ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_25                       ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_26                       ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_27                       ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]                        ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]                        ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]                        ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]                        ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]                        ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]                        ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]                        ;
; 9.593 ; 9.751        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]                         ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe                                     ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_10                       ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_12                       ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_14                       ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2                        ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_23                       ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_29                       ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4                        ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5                        ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_6                        ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]                         ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]                        ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]                        ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]                        ;
; 9.594 ; 9.752        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]                        ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_13                       ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_17                       ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31                       ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]                         ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]                        ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]                        ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]                        ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]                        ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]                        ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]                         ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]                         ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]                         ;
; 9.595 ; 9.753        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]                         ;
; 9.596 ; 9.754        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_11                       ;
; 9.596 ; 9.754        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_15                       ;
; 9.596 ; 9.754        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_24                       ;
; 9.596 ; 9.754        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_8                        ;
; 9.596 ; 9.754        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_9                        ;
; 9.596 ; 9.754        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]                        ;
; 9.596 ; 9.754        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]                        ;
; 9.596 ; 9.754        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]                        ;
; 9.597 ; 9.755        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]                        ;
; 9.597 ; 9.755        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]                        ;
; 9.597 ; 9.755        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]                        ;
; 9.597 ; 9.755        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]                         ;
; 9.597 ; 9.755        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]                         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|hblank_flag      ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[0]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[10]        ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[11]        ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[1]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[2]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[3]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[4]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[5]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[6]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[7]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[8]         ;
; 9.605 ; 9.793        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[9]         ;
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|overflow_reached ;
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|target_reached   ;
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[12]        ;
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[13]        ;
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[14]        ;
; 9.606 ; 9.794        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[15]        ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[1]                                     ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[2]                                     ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[8]                                     ;
; 9.612 ; 9.800        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[9]                                     ;
; 9.613 ; 9.801        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[0]                                     ;
; 9.613 ; 9.801        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[3]                                     ;
; 9.613 ; 9.801        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[4]                                     ;
; 9.613 ; 9.801        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[5]                                     ;
; 9.613 ; 9.801        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[6]                                     ;
; 9.613 ; 9.801        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[7]                                     ;
; 9.614 ; 9.802        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[0]                                     ;
; 9.614 ; 9.802        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[1]                                     ;
; 9.614 ; 9.802        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[2]                                     ;
; 9.614 ; 9.802        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[3]                                     ;
; 9.614 ; 9.802        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[4]                                     ;
; 9.622 ; 9.810        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|overflow_reached ;
; 9.622 ; 9.810        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|target_reached   ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.498 ; 49.733       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.555 ; 49.775       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1211] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1212] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1213] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1214] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1215] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1216] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1217] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1218] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1219] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1220] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1221] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1222] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1307] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1308] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1309] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1310] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1311] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1313] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1314] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1315] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1319] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1320] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1321] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1322] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1323] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1324] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1325] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1326] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1327] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1328] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1329] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1330] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1331] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1332] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1333] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1334] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1383] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1384] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1385] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1386] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1387] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1388] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1389] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1390] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1391] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1392] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1393] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1394] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1479] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1480] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1481] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1482] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1483] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1484] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1485] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1486] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1487] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1488] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1489] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1490] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1491] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1492] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[690]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[691]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[692]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[694]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[695]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[698]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[699]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[700]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[701]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[702]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[703]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[704]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[705]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[706]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[707]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[708]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[709]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[710]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[711]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[712]  ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.092  ; 0.202  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.071 ; 0.202  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.092  ; 0.187  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.571 ; -0.481 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.956 ; -0.807 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.572 ; -0.360 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.044 ; -0.906 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.921 ; -0.803 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.252 ; -0.105 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.110 ; 0.150  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.176 ; -0.085 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.921 ; -0.779 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.255 ; -0.024 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.528 ; -0.318 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.166 ; 0.016  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.980 ; -0.799 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.536 ; -0.318 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.542 ; -0.411 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.449 ; -0.218 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.582 ; -0.396 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.234 ; -0.119 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.404 ; -0.158 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.260 ; -0.169 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.676 ; -0.484 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.589 ; -0.376 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.154 ; 0.027  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.506 ; -0.434 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.574 ; -1.461 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.153 ; -1.002 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.374 ; -1.241 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.915 ; -0.742 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.413 ; -0.246 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.435 ; -1.313 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 13.972 ; 14.173 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 13.972 ; 14.173 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.237 ; -2.058 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.338 ; -2.160 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.360 ; -2.182 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.335 ; -2.157 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.335 ; -2.157 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.357 ; -2.179 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.344 ; -2.166 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.344 ; -2.166 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.345 ; -2.167 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.254 ; -2.075 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.279 ; -2.100 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.237 ; -2.058 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.244 ; -2.065 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.312 ; -2.133 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.349 ; -2.171 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.357 ; -2.179 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.349 ; -2.171 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.233  ; 2.552  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.668  ; 6.787  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 2.474  ; 2.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.042  ; 1.863  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.047  ; 1.868  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.058  ; 1.879  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.032  ; 1.853  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.068  ; 1.889  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.045  ; 1.866  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.035  ; 1.856  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.064  ; 1.885  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.050  ; 1.871  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.040  ; 1.861  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.022  ; 1.843  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.019  ; 1.840  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.042  ; 1.863  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.994  ; 1.815  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.012  ; 1.833  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.020  ; 1.841  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.071  ; 1.892  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.060  ; 1.881  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.055  ; 1.876  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.047  ; 1.868  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.057  ; 1.878  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.028  ; 1.849  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.061  ; 1.882  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.074  ; 1.895  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.080  ; 1.901  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.255  ; 2.118  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.456  ; 2.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.474  ; 2.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.286  ; 2.156  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.203  ; 2.068  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.064  ; 1.885  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.321  ; 2.206  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -5.037 ; -5.595 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -5.037 ; -5.595 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.143  ; 2.965  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.120  ; 2.942  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.143  ; 2.965  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.118  ; 2.940  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.118  ; 2.940  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.139  ; 2.961  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.126  ; 2.948  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.126  ; 2.948  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.127  ; 2.949  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.040  ; 2.861  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.066  ; 2.887  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.022  ; 2.843  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.030  ; 2.851  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.100  ; 2.921  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.132  ; 2.954  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.139  ; 2.961  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.132  ; 2.954  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.850  ; 0.622  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.312 ; -1.479 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.030  ; 5.932  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.975  ; 5.877  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.822  ; 5.730  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.985  ; 5.887  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 6.000  ; 5.902  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.858  ; 5.766  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.883  ; 5.791  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.003  ; 5.905  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.998  ; 5.900  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.895  ; 5.803  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 6.026  ; 5.928  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 6.010  ; 5.912  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.832  ; 5.740  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.832  ; 5.740  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.991  ; 5.893  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 3.553  ; 3.584  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 6.050  ; 5.952  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.088  ; 5.990  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.008  ; 5.910  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.064  ; 5.966  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.058  ; 5.960  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.054  ; 5.956  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.071  ; 5.973  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.081  ; 5.983  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.070  ; 5.972  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.036  ; 5.938  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.046  ; 5.948  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.088  ; 5.990  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.005  ; 5.907  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.068  ; 5.970  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.080  ; 5.982  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.893  ; 5.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.066  ; 5.968  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 6.017  ; 5.919  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 6.006  ; 5.908  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.041  ; 5.943  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.033  ; 5.935  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 6.023  ; 5.925  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.994  ; 5.896  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 6.027  ; 5.929  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 6.000  ; 5.902  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 6.006  ; 5.908  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.032  ; 5.934  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.062  ; 5.964  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.062  ; 5.964  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 6.040  ; 5.942  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 6.040  ; 5.942  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 6.070  ; 5.972  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 6.077  ; 5.979  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 6.067  ; 5.969  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 6.067  ; 5.969  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 6.001  ; 5.903  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 6.026  ; 5.928  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.868  ; 5.776  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 6.008  ; 5.910  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.987  ; 5.889  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 7.106  ; 7.071  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 7.106  ; 7.071  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 7.042  ; 7.007  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 7.042  ; 7.007  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 7.055  ; 7.020  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 7.035  ; 7.000  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 7.045  ; 7.010  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 7.073  ; 7.038  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 7.063  ; 7.028  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 19.841 ; 19.214 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 17.125 ; 16.921 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 16.654 ; 16.362 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 17.005 ; 16.787 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 16.726 ; 16.494 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 16.914 ; 16.662 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 16.826 ; 16.552 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 16.892 ; 16.567 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 16.931 ; 16.605 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 16.889 ; 16.563 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 19.841 ; 19.214 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 16.940 ; 16.736 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 17.245 ; 17.049 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 18.600 ; 18.067 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 17.136 ; 16.899 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 17.154 ; 16.898 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 19.679 ; 19.106 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 18.917 ; 18.548 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 17.259 ; 16.982 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 16.635 ; 16.398 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 17.709 ; 17.597 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 17.023 ; 17.010 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 16.870 ; 16.824 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 16.915 ; 16.854 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 16.616 ; 16.579 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 16.942 ; 16.885 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 16.903 ; 16.858 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 17.189 ; 17.119 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 17.709 ; 17.597 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 16.526 ; 16.457 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 16.616 ; 16.535 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 16.212 ; 16.149 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 16.507 ; 16.433 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 16.878 ; 16.829 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 17.168 ; 17.100 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 16.894 ; 16.837 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 15.985 ; 15.914 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 15.909 ; 15.890 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 17.311 ; 17.507 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 14.900 ; 14.945 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.785  ; 9.638  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 12.400 ; 12.430 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 17.189 ; 16.986 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 3.553  ; 3.584  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.785  ; 9.638  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.505 ; 14.024 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.713  ; 5.622  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.919  ; 5.822  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.866  ; 5.769  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.713  ; 5.622  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 5.942  ; 5.845  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.876  ; 5.779  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.890  ; 5.793  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.748  ; 5.657  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.772  ; 5.681  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.893  ; 5.796  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.888  ; 5.791  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.783  ; 5.692  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.915  ; 5.818  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.900  ; 5.803  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.723  ; 5.632  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.723  ; 5.632  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.882  ; 5.785  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 2.977  ; 3.008  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 5.938  ; 5.841  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.783  ; 5.692  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.898  ; 5.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.942  ; 5.845  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.952  ; 5.855  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.947  ; 5.850  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.942  ; 5.845  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.959  ; 5.862  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.969  ; 5.872  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.959  ; 5.862  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.925  ; 5.828  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.935  ; 5.838  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.976  ; 5.879  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.896  ; 5.799  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.956  ; 5.859  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.970  ; 5.873  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.783  ; 5.692  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.955  ; 5.858  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.906  ; 5.809  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.895  ; 5.798  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.930  ; 5.833  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.923  ; 5.826  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 5.913  ; 5.816  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.884  ; 5.787  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 5.916  ; 5.819  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 5.890  ; 5.793  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.895  ; 5.798  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.920  ; 5.823  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.950  ; 5.853  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.950  ; 5.853  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 5.929  ; 5.832  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 5.928  ; 5.831  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 5.959  ; 5.862  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 5.965  ; 5.868  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.757  ; 5.666  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 5.955  ; 5.858  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.892  ; 5.795  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 5.915  ; 5.818  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.757  ; 5.666  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 5.897  ; 5.800  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.878  ; 5.781  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 6.398  ; 6.363  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 6.468  ; 6.433  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 6.404  ; 6.369  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 6.404  ; 6.369  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 6.416  ; 6.381  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 6.398  ; 6.363  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 6.408  ; 6.373  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 6.435  ; 6.400  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 6.425  ; 6.390  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 7.973  ; 7.853  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.968  ; 8.869  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.603  ; 8.515  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.749  ; 8.692  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 7.973  ; 7.853  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.468  ; 8.394  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.348  ; 8.263  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.499  ; 8.381  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.522  ; 8.410  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 8.581  ; 8.458  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 11.394 ; 10.980 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 8.254  ; 8.156  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.849  ; 8.797  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.181 ; 9.806  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.743  ; 8.676  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.760  ; 8.650  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 11.356 ; 10.977 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 10.724 ; 10.503 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.750  ; 8.558  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.001  ; 7.930  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 7.240  ; 7.124  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 8.162  ; 8.017  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.976  ; 7.827  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.021  ; 7.859  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 7.736  ; 7.596  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.046  ; 7.887  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.010  ; 7.862  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.286  ; 8.114  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 8.784  ; 8.572  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.541  ; 7.420  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 7.258  ; 7.138  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.240  ; 7.124  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.523  ; 7.398  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.986  ; 7.836  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.265  ; 8.094  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 8.001  ; 7.842  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 8.591  ; 8.415  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 8.408  ; 8.305  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 10.696 ; 11.009 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 11.005 ; 11.057 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.448  ; 9.304  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 11.125 ; 11.240 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 15.478 ; 15.305 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 2.977  ; 3.008  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.448  ; 9.304  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.128 ; 11.649 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.745  ; 5.607  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.885  ; 5.740  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.910  ; 5.765  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.921  ; 5.776  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.905  ; 5.760  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.921  ; 5.776  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.918  ; 5.773  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.918  ; 5.773  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.927  ; 5.782  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.903  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.903  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.915  ; 5.770  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.872  ; 5.727  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.915  ; 5.770  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.897  ; 5.752  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.745  ; 5.607  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.903  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.904  ; 5.759  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.893  ; 5.748  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.908  ; 5.763  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.900  ; 5.755  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.900  ; 5.755  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.871  ; 5.726  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.904  ; 5.759  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.897  ; 5.752  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.903  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.929  ; 5.784  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.929  ; 5.784  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.929  ; 5.784  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.927  ; 5.782  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.927  ; 5.782  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.927  ; 5.782  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.924  ; 5.779  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 15.047 ; 14.902 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 17.026 ; 16.873 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 16.335 ; 16.182 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 16.102 ; 15.949 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 16.102 ; 15.949 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 15.831 ; 15.678 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 16.333 ; 16.180 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 16.333 ; 16.180 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 17.330 ; 17.177 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 15.904 ; 15.759 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 15.959 ; 15.814 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 15.570 ; 15.425 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 15.047 ; 14.902 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 16.075 ; 15.930 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 16.791 ; 16.638 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 15.831 ; 15.678 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 16.791 ; 16.638 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.637  ; 5.499  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.777  ; 5.632  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.801  ; 5.656  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.811  ; 5.666  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.796  ; 5.651  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.811  ; 5.666  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.808  ; 5.663  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.808  ; 5.663  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.818  ; 5.673  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.794  ; 5.649  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.794  ; 5.649  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.805  ; 5.660  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.765  ; 5.620  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.805  ; 5.660  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.789  ; 5.644  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.637  ; 5.499  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.794  ; 5.649  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.795  ; 5.650  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.784  ; 5.639  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.799  ; 5.654  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.792  ; 5.647  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.792  ; 5.647  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.763  ; 5.618  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.795  ; 5.650  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.789  ; 5.644  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.794  ; 5.649  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.819  ; 5.674  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.819  ; 5.674  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.819  ; 5.674  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.818  ; 5.673  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.817  ; 5.672  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.818  ; 5.673  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.814  ; 5.669  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.656  ; 8.511  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.521 ; 10.368 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.858  ; 9.705  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.634  ; 9.481  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.634  ; 9.481  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.374  ; 9.221  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.856  ; 9.703  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.856  ; 9.703  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.814 ; 10.661 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.478  ; 9.333  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.531  ; 9.386  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.158  ; 9.013  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 8.656  ; 8.511  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.642  ; 9.497  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.296 ; 10.143 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.374  ; 9.221  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.296 ; 10.143 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.675     ; 5.813     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.808     ; 5.953     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.833     ; 5.978     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.844     ; 5.989     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.828     ; 5.973     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.844     ; 5.989     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.841     ; 5.986     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.841     ; 5.986     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.850     ; 5.995     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.826     ; 5.971     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.826     ; 5.971     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.838     ; 5.983     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.795     ; 5.940     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.838     ; 5.983     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.820     ; 5.965     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.675     ; 5.813     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.826     ; 5.971     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.827     ; 5.972     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.816     ; 5.961     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.831     ; 5.976     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.823     ; 5.968     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.823     ; 5.968     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.794     ; 5.939     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.827     ; 5.972     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.820     ; 5.965     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.826     ; 5.971     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.852     ; 5.997     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.852     ; 5.997     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.852     ; 5.997     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.850     ; 5.995     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.850     ; 5.995     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.850     ; 5.995     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.847     ; 5.992     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 14.968    ; 15.113    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 16.839    ; 16.992    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 16.229    ; 16.382    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 15.991    ; 16.144    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 15.991    ; 16.144    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 15.749    ; 15.902    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 16.203    ; 16.356    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 16.203    ; 16.356    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 17.107    ; 17.260    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 15.786    ; 15.931    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 15.835    ; 15.980    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 15.456    ; 15.601    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 14.968    ; 15.113    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 15.965    ; 16.110    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 16.627    ; 16.780    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 15.749    ; 15.902    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 16.627    ; 16.780    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.565     ; 5.703     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.698     ; 5.843     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.722     ; 5.867     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.732     ; 5.877     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.717     ; 5.862     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.732     ; 5.877     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.729     ; 5.874     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.729     ; 5.874     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.739     ; 5.884     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.726     ; 5.871     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.686     ; 5.831     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.726     ; 5.871     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.710     ; 5.855     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.565     ; 5.703     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.716     ; 5.861     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.705     ; 5.850     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.720     ; 5.865     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.713     ; 5.858     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.713     ; 5.858     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.684     ; 5.829     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.716     ; 5.861     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.710     ; 5.855     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.740     ; 5.885     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.740     ; 5.885     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.740     ; 5.885     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.739     ; 5.884     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.738     ; 5.883     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.739     ; 5.884     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.735     ; 5.880     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.453     ; 8.598     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.214    ; 10.367    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.628     ; 9.781     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.400     ; 9.553     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.400     ; 9.553     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.168     ; 9.321     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.604     ; 9.757     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.604     ; 9.757     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.472    ; 10.625    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.238     ; 9.383     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.285     ; 9.430     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.921     ; 9.066     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 8.453     ; 8.598     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.410     ; 9.555     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.011    ; 10.164    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.168     ; 9.321     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.011    ; 10.164    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 39.37 MHz ; 39.37 MHz       ; CLOCK_50            ;      ;
; 70.49 MHz ; 70.49 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -5.397 ; -3155.802     ;
; altera_reserved_tck ; 42.907 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -0.117 ; -0.243        ;
; altera_reserved_tck ; 0.355  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.900 ; 0.000         ;
; altera_reserved_tck ; 48.613 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.120 ; 0.000         ;
; CLOCK_50            ; 1.611 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.607  ; 0.000             ;
; altera_reserved_tck ; 49.408 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                              ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -5.397 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 25.337     ;
; -5.365 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 25.321     ;
; -5.330 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 25.286     ;
; -5.246 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 25.186     ;
; -5.176 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 25.132     ;
; -5.175 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 25.095     ;
; -5.097 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 25.053     ;
; -5.096 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 25.042     ;
; -5.062 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 25.008     ;
; -5.034 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 24.966     ;
; -5.025 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 24.981     ;
; -5.024 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 24.944     ;
; -4.982 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 24.922     ;
; -4.946 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 24.902     ;
; -4.945 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.891     ;
; -4.941 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.891     ;
; -4.937 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][32] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.887     ;
; -4.911 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.857     ;
; -4.883 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 24.815     ;
; -4.876 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 24.820     ;
; -4.869 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 24.831     ;
; -4.865 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 24.809     ;
; -4.853 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 25.160     ;
; -4.850 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 24.783     ;
; -4.843 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.244      ; 25.086     ;
; -4.833 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[2][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 24.742     ;
; -4.831 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 24.771     ;
; -4.797 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 24.738     ;
; -4.793 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.739     ;
; -4.790 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.740     ;
; -4.786 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][32] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.736     ;
; -4.767 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][42] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 24.706     ;
; -4.764 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 24.703     ;
; -4.725 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 24.669     ;
; -4.714 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 24.658     ;
; -4.708 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 24.656     ;
; -4.706 ; Processor:core|gte:CP2|ll2[0][37] ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 24.657     ;
; -4.702 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 25.009     ;
; -4.700 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 24.634     ;
; -4.699 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 24.632     ;
; -4.693 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][32] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 24.978     ;
; -4.693 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[2][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 24.602     ;
; -4.686 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[1][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 24.574     ;
; -4.686 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[2][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 24.574     ;
; -4.684 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 24.632     ;
; -4.675 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 24.596     ;
; -4.667 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 24.951     ;
; -4.654 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 24.606     ;
; -4.650 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[2][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 24.931     ;
; -4.647 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 24.906     ;
; -4.646 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 24.587     ;
; -4.642 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.588     ;
; -4.626 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 24.551     ;
; -4.616 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][42] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 24.555     ;
; -4.613 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 24.552     ;
; -4.612 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 24.537     ;
; -4.611 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 24.500     ;
; -4.586 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.532     ;
; -4.586 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.532     ;
; -4.585 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][40] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 24.524     ;
; -4.580 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 24.456     ;
; -4.563 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 24.523     ;
; -4.557 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 24.505     ;
; -4.551 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 24.440     ;
; -4.549 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 24.483     ;
; -4.539 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 24.471     ;
; -4.538 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 24.485     ;
; -4.533 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 24.458     ;
; -4.533 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 24.481     ;
; -4.532 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[1][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 24.447     ;
; -4.529 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 24.468     ;
; -4.524 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 24.445     ;
; -4.511 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 24.469     ;
; -4.503 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 24.455     ;
; -4.498 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][33] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.323      ; 24.820     ;
; -4.498 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[1][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 24.413     ;
; -4.496 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 24.443     ;
; -4.495 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 24.442     ;
; -4.491 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 24.432     ;
; -4.488 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[2][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 24.769     ;
; -4.486 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 24.411     ;
; -4.485 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[1][19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 24.363     ;
; -4.476 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[2][13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 24.348     ;
; -4.473 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 24.422     ;
; -4.472 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 24.397     ;
; -4.471 ; Processor:core|gte:CP2|gg[0][4]   ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 24.360     ;
; -4.470 ; Processor:core|gte:CP2|gg[0][6]   ; Processor:core|gte:CP2|gg[0][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 24.371     ;
; -4.463 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 24.352     ;
; -4.454 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 24.347     ;
; -4.448 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.394     ;
; -4.446 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[2][27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 24.318     ;
; -4.446 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[1][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 24.706     ;
; -4.444 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.316      ; 24.759     ;
; -4.444 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 24.384     ;
; -4.444 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.394     ;
; -4.435 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.381     ;
; -4.435 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 24.381     ;
; -4.435 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 24.694     ;
; -4.434 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][40] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 24.373     ;
; -4.432 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[1][24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 24.312     ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 7.348      ;
; 43.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 7.102      ;
; 43.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 7.023      ;
; 43.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 6.645      ;
; 43.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.475      ;
; 43.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.414      ;
; 43.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.272      ;
; 43.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.266      ;
; 44.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.188      ;
; 44.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.179      ;
; 44.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.635      ;
; 44.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.609      ;
; 44.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.330      ;
; 45.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.990      ;
; 45.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.427      ;
; 46.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.821      ;
; 46.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.686      ;
; 46.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.468      ;
; 46.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.275      ;
; 47.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.179      ;
; 47.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.864      ;
; 47.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.811      ;
; 47.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.740      ;
; 49.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 0.948      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.903      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.878      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.878      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.878      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.878      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.878      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.878      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.861      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.861      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.861      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.861      ;
; 93.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.861      ;
; 93.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.832      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.706      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.706      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.706      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.706      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.706      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.706      ;
; 93.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.698      ;
; 93.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.698      ;
; 93.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.698      ;
; 93.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.698      ;
; 93.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.698      ;
; 93.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.698      ;
; 93.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.698      ;
; 93.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.678      ;
; 93.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.678      ;
; 93.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.678      ;
; 93.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.678      ;
; 93.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.678      ;
; 93.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.678      ;
; 93.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.678      ;
; 93.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.678      ;
; 93.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.678      ;
; 93.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.678      ;
; 93.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.678      ;
; 93.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.678      ;
; 93.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.678      ;
; 93.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.670      ;
; 93.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.670      ;
; 93.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.670      ;
; 93.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.670      ;
; 93.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.670      ;
; 93.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.670      ;
; 93.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.670      ;
; 93.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.643      ;
; 93.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.643      ;
; 93.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.643      ;
; 93.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.643      ;
; 93.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.643      ;
; 93.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.643      ;
; 93.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.647      ;
; 93.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.647      ;
; 93.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.647      ;
; 93.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.647      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.635      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.616      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.616      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.616      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.117 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[262]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.220      ; 1.274      ;
; -0.063 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[235]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.216      ; 1.324      ;
; -0.063 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.216      ; 1.324      ;
; 0.003  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[234]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.217      ; 1.391      ;
; 0.045  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[261]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.220      ; 1.436      ;
; 0.046  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[261]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.220      ; 1.437      ;
; 0.060  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[254]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.212      ; 1.443      ;
; 0.061  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[236]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.216      ; 1.448      ;
; 0.064  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[260]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.214      ; 1.449      ;
; 0.067  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[257]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.205      ; 1.443      ;
; 0.067  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[260]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.214      ; 1.452      ;
; 0.068  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[253]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.214      ; 1.453      ;
; 0.076  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.205      ; 1.452      ;
; 0.091  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[264]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.215      ; 1.477      ;
; 0.093  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[258]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.203      ; 1.467      ;
; 0.097  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[237]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.216      ; 1.484      ;
; 0.097  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[256]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.205      ; 1.473      ;
; 0.102  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.203      ; 1.476      ;
; 0.105  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.206      ; 1.482      ;
; 0.126  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[250]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.193      ; 1.490      ;
; 0.126  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.193      ; 1.490      ;
; 0.128  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[258]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.213      ; 1.512      ;
; 0.168  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.213      ; 1.552      ;
; 0.170  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[256]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.212      ; 1.553      ;
; 0.179  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[252]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.201      ; 1.551      ;
; 0.193  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[257]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.212      ; 1.576      ;
; 0.202  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[255]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.213      ; 1.586      ;
; 0.207  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.200      ; 1.578      ;
; 0.211  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[246]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.200      ; 1.582      ;
; 0.220  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.222      ; 1.613      ;
; 0.236  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.189      ; 1.596      ;
; 0.238  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[247]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.200      ; 1.609      ;
; 0.243  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.197      ; 1.611      ;
; 0.246  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[236]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.196      ; 1.613      ;
; 0.270  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[238]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.215      ; 1.656      ;
; 0.279  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.893      ;
; 0.285  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[240]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.234      ; 1.690      ;
; 0.313  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[242]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.214      ; 1.698      ;
; 0.313  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[242]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.214      ; 1.698      ;
; 0.317  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[263]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.195      ; 1.683      ;
; 0.321  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.210      ; 1.702      ;
; 0.321  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.933      ;
; 0.324  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.937      ;
; 0.325  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.938      ;
; 0.327  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.939      ;
; 0.327  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][472] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.940      ;
; 0.328  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.940      ;
; 0.330  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][473] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.943      ;
; 0.330  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.937      ;
; 0.330  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][376] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.942      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.938      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.941      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.940      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][318] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.937      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.944      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][394] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.940      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.939      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.938      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][262] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.941      ;
; 0.333  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.940      ;
; 0.333  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 0.944      ;
; 0.333  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.940      ;
; 0.333  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.946      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.941      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.941      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][478] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 0.945      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][491] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 0.945      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.943      ;
; 0.335  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[245]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.220      ; 1.726      ;
; 0.335  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.945      ;
; 0.335  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][381] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.947      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.948      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.949      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.945      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.949      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][378] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.945      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.944      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.943      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][447] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.947      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][488] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.950      ;
; 0.337  ; gpu:gp|fifo_16x32:cmd_fifo|queue[15][0]                                                                                                  ; gpu:gp|fifo_16x32:cmd_fifo|queue[15][0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.944      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.944      ;
; 0.338  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                   ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.947      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.944      ;
; 0.338  ; Processor:core|IFID_Stage:IFID|ID_Instruction[30]                                                                                        ; Processor:core|IFID_Stage:IFID|ID_Instruction[30]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; Processor:core|IFID_Stage:IFID|ID_Instruction[31]                                                                                        ; Processor:core|IFID_Stage:IFID|ID_Instruction[31]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.950      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 0.948      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.947      ;
; 0.339  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 0.950      ;
; 0.340  ; Processor:core|gte:CP2|gglt[0][35]                                                                                                       ; Processor:core|gte:CP2|gglt[0][35]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.597      ;
; 0.341  ; Processor:core|gte:CP2|bb[2][35]                                                                                                         ; Processor:core|gte:CP2|bb[2][35]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.597      ;
; 0.342  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.949      ;
; 0.342  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 0.951      ;
; 0.343  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.949      ;
; 0.343  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 0.954      ;
; 0.343  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.948      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.632      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[386]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[385]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[384]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[381]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[380]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[359]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[358]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.637      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[379]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[378]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[376]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[375]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[374]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[373]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[370]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[369]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[358]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[357]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[356]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[355]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[354]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[353]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[347]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[346]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[339]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[338]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[333]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[330]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[329]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[499]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[498]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[497]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[496]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[475]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[474]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[456]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[455]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[285]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[284]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[389]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[382]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[381]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[378]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[377]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[357]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[356]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[355]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[354]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[350]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[349]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[349]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[348]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[342]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[340]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[331]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[327]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[326]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.900 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.547      ; 4.527      ;
; 16.900 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.547      ; 4.527      ;
; 16.902 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.540      ; 4.518      ;
; 16.908 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.531      ; 4.503      ;
; 16.908 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.519      ; 4.491      ;
; 16.914 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.556      ; 4.522      ;
; 16.914 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.550      ; 4.516      ;
; 16.914 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.550      ; 4.516      ;
; 16.916 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.543      ; 4.507      ;
; 16.917 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.568      ; 4.531      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.563      ; 4.525      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.566      ; 4.528      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.560      ; 4.522      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.563      ; 4.525      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.574      ; 4.536      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.560      ; 4.522      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.574      ; 4.536      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.572      ; 4.534      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.566      ; 4.528      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.574      ; 4.536      ;
; 16.918 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.552      ; 4.514      ;
; 16.919 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.531      ; 4.492      ;
; 16.919 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.548      ; 4.509      ;
; 16.919 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.548      ; 4.509      ;
; 16.919 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.548      ; 4.509      ;
; 16.919 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.548      ; 4.509      ;
; 16.919 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.575      ; 4.536      ;
; 16.919 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.575      ; 4.536      ;
; 16.919 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.575      ; 4.536      ;
; 16.920 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.543      ; 4.503      ;
; 16.921 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.518      ; 4.477      ;
; 16.930 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.665      ; 4.624      ;
; 16.930 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.665      ; 4.624      ;
; 16.933 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.654      ; 4.610      ;
; 16.933 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.654      ; 4.610      ;
; 16.934 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.556      ; 4.502      ;
; 16.935 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.647      ; 4.601      ;
; 16.935 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.647      ; 4.601      ;
; 16.939 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.625      ; 4.575      ;
; 16.939 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.625      ; 4.575      ;
; 16.940 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.632      ; 4.581      ;
; 16.941 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.644      ; 4.592      ;
; 16.941 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.644      ; 4.592      ;
; 16.941 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.638      ; 4.586      ;
; 16.941 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.638      ; 4.586      ;
; 16.941 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.626      ; 4.574      ;
; 16.942 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.650      ; 4.597      ;
; 16.942 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.650      ; 4.597      ;
; 16.943 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.655      ; 4.601      ;
; 16.947 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.657      ; 4.599      ;
; 16.947 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.663      ; 4.605      ;
; 16.947 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.657      ; 4.599      ;
; 16.949 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.650      ; 4.590      ;
; 16.950 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.675      ; 4.614      ;
; 16.950 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.675      ; 4.614      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.681      ; 4.619      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.673      ; 4.611      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.659      ; 4.597      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.673      ; 4.611      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.670      ; 4.608      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.670      ; 4.608      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.681      ; 4.619      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.667      ; 4.605      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.667      ; 4.605      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.681      ; 4.619      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.679      ; 4.617      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.681      ; 4.619      ;
; 16.951 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.679      ; 4.617      ;
; 16.952 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.655      ; 4.592      ;
; 16.952 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.655      ; 4.592      ;
; 16.952 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.638      ; 4.575      ;
; 16.952 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.655      ; 4.592      ;
; 16.952 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.655      ; 4.592      ;
; 16.952 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.682      ; 4.619      ;
; 16.952 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.682      ; 4.619      ;
; 16.952 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.682      ; 4.619      ;
; 16.953 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.618      ; 4.554      ;
; 16.953 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.650      ; 4.586      ;
; 16.953 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.618      ; 4.554      ;
; 16.954 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.625      ; 4.560      ;
; 16.959 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.659      ; 4.589      ;
; 16.967 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.663      ; 4.585      ;
; 17.098 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.642      ; 4.403      ;
; 17.098 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.642      ; 4.403      ;
; 17.100 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.635      ; 4.394      ;
; 17.106 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.626      ; 4.379      ;
; 17.106 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.614      ; 4.367      ;
; 17.112 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.645      ; 4.392      ;
; 17.112 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.651      ; 4.398      ;
; 17.112 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.645      ; 4.392      ;
; 17.114 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.638      ; 4.383      ;
; 17.115 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.663      ; 4.407      ;
; 17.116 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.661      ; 4.404      ;
; 17.116 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.647      ; 4.390      ;
; 17.116 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.661      ; 4.404      ;
; 17.116 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.658      ; 4.401      ;
; 17.116 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.658      ; 4.401      ;
; 17.116 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.669      ; 4.412      ;
; 17.116 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.655      ; 4.398      ;
; 17.116 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.655      ; 4.398      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.640      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[704]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[703]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[702]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[701]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[700]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[699]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[698]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.507      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1394] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1393] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1392] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1391] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1314] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[799]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[798]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[797]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[796]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[795]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[794]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[793]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[792]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[791]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[790]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[789]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[775]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[774]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[773]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[713]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[712]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[711]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[710]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[709]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[708]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[707]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[706]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[705]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.506      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[695]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[694]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[692]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[691]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[690]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[662]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.488      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[661]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.488      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[660]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.488      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.503      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.505      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.504      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[772]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[771]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[770]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[769]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[768]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[767]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[766]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[765]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[757]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[756]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[755]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[754]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[753]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[752]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[744]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.501      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[743]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.501      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[742]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.501      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[741]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.501      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[740]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.501      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[739]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.501      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[738]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.501      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[392]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.502      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.501      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
; 93.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.487      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.361      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.562      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.562      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.562      ;
; 1.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.562      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.573      ;
; 1.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.594      ;
; 1.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.594      ;
; 1.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.594      ;
; 1.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.594      ;
; 1.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.594      ;
; 1.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.594      ;
; 1.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.594      ;
; 1.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.594      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.797      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[871]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.171      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[870]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.171      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[869]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.171      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.171      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[867]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.171      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 6.167      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 6.167      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.159      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.159      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 6.168      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 6.168      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 6.168      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 6.168      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 6.168      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 6.168      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 6.167      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 6.167      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.161      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.161      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.161      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.161      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 6.161      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 6.160      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.170      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.170      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.170      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.170      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 6.170      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 6.153      ;
; 5.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 6.153      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 6.159      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 6.159      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 6.159      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.158      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[737]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 6.159      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[736]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 6.159      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[735]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 6.159      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[734]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.158      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[677]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.158      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[676]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.158      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[675]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.158      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[674]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.158      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[673]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 6.157      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[672]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 6.157      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 6.138      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 6.138      ;
; 5.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[608]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 6.138      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.111                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.000                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.000                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.001                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.101                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|init_done                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.054      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.001000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.275      ; 4.057      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.010000000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.010000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000100                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.275      ; 4.057      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.275      ; 4.057      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000010000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|f_pop                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.054      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.054      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[1]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[2]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[0]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_valid_out                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.054      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000001000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.100000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.054      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000001                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|ack_refresh_request                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_request                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.274      ; 4.056      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_addr[12]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.055      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.054      ;
; 1.611 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.054      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.010                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.111                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.011                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.101                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000010                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.055      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000010000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.055      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000001000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.055      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000000001                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.055      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000100000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.272      ; 4.055      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.271      ; 4.054      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.271      ; 4.054      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.271      ; 4.054      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.271      ; 4.054      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.271      ; 4.054      ;
; 1.612 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.273      ; 4.056      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.265      ; 4.049      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.265      ; 4.049      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.265      ; 4.049      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.265      ; 4.049      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.266      ; 4.050      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.266      ; 4.050      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.266      ; 4.050      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.265      ; 4.049      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[8]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.265      ; 4.049      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[9]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.266      ; 4.050      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[10]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.266      ; 4.050      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[11]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.266      ; 4.050      ;
; 1.613 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[12]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.266      ; 4.050      ;
; 1.632 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.251      ; 4.054      ;
; 1.632 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.250      ; 4.053      ;
; 1.632 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.250      ; 4.053      ;
; 1.632 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.250      ; 4.053      ;
; 1.632 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.250      ; 4.053      ;
; 1.632 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.250      ; 4.053      ;
; 1.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.253      ; 4.058      ;
; 1.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.253      ; 4.058      ;
; 1.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.253      ; 4.058      ;
; 1.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.253      ; 4.058      ;
; 1.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.253      ; 4.058      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.251      ; 4.057      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.058      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.058      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.251      ; 4.057      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.251      ; 4.057      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.251      ; 4.057      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.251      ; 4.057      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.058      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.058      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.058      ;
; 1.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.253      ; 4.059      ;
; 1.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.059      ;
; 1.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.059      ;
; 1.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.059      ;
; 1.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.059      ;
; 1.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.252      ; 4.059      ;
; 1.809 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_1                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.188      ; 4.113      ;
; 1.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_25                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.207      ; 4.144      ;
; 1.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_26                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.207      ; 4.144      ;
; 1.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_27                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.207      ; 4.144      ;
; 1.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_29                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.204      ; 4.141      ;
; 1.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.200      ; 4.138      ;
; 1.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.184      ; 4.122      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; 9.607 ; 9.763        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]                        ;
; 9.607 ; 9.763        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]                        ;
; 9.608 ; 9.764        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]                        ;
; 9.608 ; 9.764        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]                        ;
; 9.608 ; 9.764        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16                       ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_22                       ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]                         ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]                         ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]                         ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]                         ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]                         ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_23                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]                         ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]                         ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]                         ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]                         ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe                                     ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_11                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_14                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_17                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_18                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2                        ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_21                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4                        ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5                        ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_6                        ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]                        ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]                         ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_1                        ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_10                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_12                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_13                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_15                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_24                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_25                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_26                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_27                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_28                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_29                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_30                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7                        ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_8                        ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_9                        ;
; 9.613 ; 9.769        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3                        ;
; 9.613 ; 9.769        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31                       ;
; 9.627 ; 9.813        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[10]                                    ;
; 9.627 ; 9.813        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[5]                                     ;
; 9.627 ; 9.813        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[6]                                     ;
; 9.627 ; 9.813        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[7]                                     ;
; 9.627 ; 9.813        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[8]                                     ;
; 9.627 ; 9.813        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[9]                                     ;
; 9.642 ; 9.828        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[0]                                     ;
; 9.642 ; 9.828        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[1]                                     ;
; 9.642 ; 9.828        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[2]                                     ;
; 9.642 ; 9.828        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[3]                                     ;
; 9.642 ; 9.828        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[4]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[0]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[1]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[2]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[3]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[4]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[5]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[6]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[7]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[8]                                     ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:row_counter|Q[9]                                     ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|hblank_flag      ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|overflow_reached ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|target_reached   ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[0]         ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[10]        ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[11]        ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[12]        ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[13]        ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[14]        ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[15]        ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[1]         ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[2]         ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[3]         ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[4]         ;
; 9.643 ; 9.861        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[5]         ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.408 ; 49.641       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a396~portb_address_reg0                                                                      ;
; 49.409 ; 49.642       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~portb_address_reg0                                                                      ;
; 49.410 ; 49.643       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.410 ; 49.643       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~portb_address_reg0                                                                      ;
; 49.410 ; 49.643       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~portb_address_reg0                                                                      ;
; 49.410 ; 49.643       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~portb_address_reg0                                                                      ;
; 49.410 ; 49.643       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~portb_address_reg0                                                                      ;
; 49.410 ; 49.643       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~portb_address_reg0                                                                       ;
; 49.411 ; 49.644       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~portb_address_reg0                                                                      ;
; 49.412 ; 49.645       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~portb_address_reg0                                                                      ;
; 49.412 ; 49.645       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~portb_address_reg0                                                                      ;
; 49.413 ; 49.646       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~portb_address_reg0                                                                      ;
; 49.414 ; 49.647       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~portb_address_reg0                                                                      ;
; 49.414 ; 49.647       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.484 ; 49.702       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                      ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                      ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1286]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1287]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1288]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1289]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1337]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1338]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1339]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1340]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1343]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1352]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1354]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1355]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1455]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1456]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1457]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1458]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1459]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1460]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1461]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1462]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1463]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1464]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1465]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1466]              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[590]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[591]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[592]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[932]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[933]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[934]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[935]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[960]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[961]               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[0] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[1] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[2] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[3] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[4] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[5] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[6] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[7] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated|counter_reg_bit[8] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[0]                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[1]                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[2]                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[3]                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[4]                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[5]                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[6]                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[7]                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[395]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[396]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[397]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[398]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[401]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[402]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[403]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[404]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[405]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[406]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[407]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[408]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[409]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[410]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[411]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[412]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[429]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[430]                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[431]                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.063  ; 0.064  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.089 ; 0.064  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.063  ; 0.043  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.550 ; -0.555 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.918 ; -0.837 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.554 ; -0.450 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.993 ; -0.931 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.888 ; -0.827 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.257 ; -0.201 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.123 ; 0.019  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.182 ; -0.198 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.884 ; -0.818 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.264 ; -0.154 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.518 ; -0.404 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.185 ; -0.069 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.934 ; -0.846 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.517 ; -0.403 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.530 ; -0.497 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.446 ; -0.311 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.559 ; -0.476 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.239 ; -0.238 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.406 ; -0.253 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.269 ; -0.289 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.654 ; -0.569 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.573 ; -0.463 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.172 ; -0.084 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.504 ; -0.508 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.486 ; -1.426 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.086 ; -1.028 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.309 ; -1.236 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.876 ; -0.778 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.397 ; -0.346 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.361 ; -1.303 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 12.907 ; 12.444 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 12.907 ; 12.444 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.067 ; -1.896 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.169 ; -1.999 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.191 ; -2.021 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.167 ; -1.997 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.167 ; -1.997 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.188 ; -2.018 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.176 ; -2.006 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.176 ; -2.006 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.179 ; -2.009 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.085 ; -1.914 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.111 ; -1.940 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.067 ; -1.896 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.076 ; -1.905 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.144 ; -1.973 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.180 ; -2.010 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.188 ; -2.018 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.180 ; -2.010 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.279  ; 2.641  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.591  ; 6.767  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 2.295  ; 2.255  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.799  ; 1.628  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.806  ; 1.635  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.842  ; 1.795  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.792  ; 1.705  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.825  ; 1.665  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.807  ; 1.749  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.792  ; 1.627  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.824  ; 1.653  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.807  ; 1.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.797  ; 1.626  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.779  ; 1.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.776  ; 1.605  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.799  ; 1.628  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.752  ; 1.581  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.769  ; 1.666  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.777  ; 1.606  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.829  ; 1.700  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.819  ; 1.714  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.815  ; 1.720  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.806  ; 1.635  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.816  ; 1.707  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.786  ; 1.615  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.819  ; 1.648  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.876  ; 1.815  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.837  ; 1.666  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.105  ; 2.016  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.279  ; 2.236  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.295  ; 2.255  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.130  ; 2.062  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.053  ; 1.970  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.884  ; 1.772  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.157  ; 2.103  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -4.502 ; -4.765 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -4.502 ; -4.765 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.893  ; 2.723  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.871  ; 2.701  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.893  ; 2.723  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.868  ; 2.698  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.868  ; 2.698  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.890  ; 2.720  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.877  ; 2.707  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.877  ; 2.707  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.880  ; 2.710  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.791  ; 2.620  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.818  ; 2.647  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.771  ; 2.600  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.781  ; 2.610  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.851  ; 2.680  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.882  ; 2.712  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.890  ; 2.720  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.882  ; 2.712  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.638  ; 0.355  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.492 ; -1.728 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.403  ; 5.294  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.380  ; 5.271  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.322  ; 5.213  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.222  ; 5.144  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 5.403  ; 5.294  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.332  ; 5.223  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.348  ; 5.239  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.259  ; 5.181  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.285  ; 5.207  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.352  ; 5.243  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.345  ; 5.236  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.295  ; 5.217  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.373  ; 5.264  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.358  ; 5.249  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.232  ; 5.154  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.232  ; 5.154  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.339  ; 5.230  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 3.256  ; 3.299  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 5.399  ; 5.290  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.435  ; 5.326  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.355  ; 5.246  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.402  ; 5.293  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.411  ; 5.302  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.408  ; 5.299  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.401  ; 5.292  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.418  ; 5.309  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.428  ; 5.319  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.420  ; 5.311  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.383  ; 5.274  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.393  ; 5.284  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.435  ; 5.326  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.352  ; 5.243  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.415  ; 5.306  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.428  ; 5.319  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.292  ; 5.214  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.413  ; 5.304  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.365  ; 5.256  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.355  ; 5.246  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.391  ; 5.282  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.382  ; 5.273  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 5.372  ; 5.263  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.342  ; 5.233  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 5.375  ; 5.266  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 5.348  ; 5.239  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.353  ; 5.244  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.381  ; 5.272  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.411  ; 5.302  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.411  ; 5.302  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 5.390  ; 5.281  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 5.388  ; 5.279  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 5.420  ; 5.311  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 5.424  ; 5.315  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.414  ; 5.305  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 5.414  ; 5.305  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.349  ; 5.240  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 5.375  ; 5.266  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.270  ; 5.192  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 5.358  ; 5.249  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.335  ; 5.226  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 6.476  ; 6.469  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 6.476  ; 6.469  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 6.411  ; 6.404  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 6.411  ; 6.404  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 6.425  ; 6.418  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 6.405  ; 6.398  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 6.415  ; 6.408  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 6.444  ; 6.437  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 6.434  ; 6.427  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 18.151 ; 17.430 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 15.704 ; 15.492 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 15.280 ; 14.989 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 15.601 ; 15.365 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 15.337 ; 15.107 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 15.488 ; 15.186 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 15.446 ; 15.147 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 15.473 ; 15.107 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 15.511 ; 15.143 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 15.504 ; 15.165 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 18.151 ; 17.430 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 15.522 ; 15.255 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 15.803 ; 15.541 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 16.979 ; 16.405 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 15.707 ; 15.400 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 15.728 ; 15.405 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 17.986 ; 17.334 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 17.382 ; 16.951 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 15.854 ; 15.532 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 15.253 ; 15.015 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 16.330 ; 16.008 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 15.698 ; 15.508 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 15.567 ; 15.317 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 15.598 ; 15.343 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 15.326 ; 15.095 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 15.623 ; 15.379 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 15.595 ; 15.350 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 15.855 ; 15.594 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 16.330 ; 16.008 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 15.215 ; 14.927 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 15.301 ; 15.003 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 14.921 ; 14.647 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 15.195 ; 14.902 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 15.538 ; 15.259 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 15.844 ; 15.571 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 15.580 ; 15.333 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 14.741 ; 14.523 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 14.669 ; 14.491 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 15.771 ; 16.158 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 13.454 ; 13.726 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 8.887  ; 8.871  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 11.380 ; 11.213 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 15.760 ; 15.374 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 3.256  ; 3.299  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 8.887  ; 8.871  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.523 ; 12.989 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.125  ; 5.046  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.281  ; 5.171  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.225  ; 5.115  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.125  ; 5.046  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 5.305  ; 5.195  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.235  ; 5.125  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.250  ; 5.140  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.161  ; 5.082  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.186  ; 5.107  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.254  ; 5.144  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.248  ; 5.138  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.196  ; 5.117  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.275  ; 5.165  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.260  ; 5.150  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.135  ; 5.056  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.135  ; 5.056  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.242  ; 5.132  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 2.730  ; 2.774  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 5.300  ; 5.190  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.195  ; 5.116  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.258  ; 5.148  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.303  ; 5.193  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.313  ; 5.203  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.309  ; 5.199  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.303  ; 5.193  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.320  ; 5.210  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.330  ; 5.220  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.321  ; 5.211  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.285  ; 5.175  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.295  ; 5.185  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.337  ; 5.227  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.255  ; 5.145  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.317  ; 5.207  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.330  ; 5.220  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.195  ; 5.116  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.315  ; 5.205  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.267  ; 5.157  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.257  ; 5.147  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.293  ; 5.183  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.284  ; 5.174  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 5.274  ; 5.164  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.246  ; 5.136  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 5.277  ; 5.167  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 5.250  ; 5.140  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.255  ; 5.145  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.282  ; 5.172  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.312  ; 5.202  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.312  ; 5.202  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 5.291  ; 5.181  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 5.289  ; 5.179  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 5.321  ; 5.211  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 5.325  ; 5.215  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.172  ; 5.093  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 5.315  ; 5.205  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.252  ; 5.142  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 5.277  ; 5.167  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.172  ; 5.093  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 5.259  ; 5.149  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.238  ; 5.128  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 5.836  ; 5.829  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 5.907  ; 5.900  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 5.842  ; 5.835  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 5.842  ; 5.835  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 5.856  ; 5.849  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.836  ; 5.829  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 5.846  ; 5.839  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 5.875  ; 5.868  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 5.865  ; 5.858  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 7.365  ; 7.194  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.290  ; 8.101  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.954  ; 7.780  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.090  ; 7.936  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 7.365  ; 7.194  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.799  ; 7.609  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.723  ; 7.549  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.840  ; 7.602  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.862  ; 7.625  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 7.949  ; 7.719  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 10.468 ; 9.880  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.612  ; 7.394  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.154  ; 7.971  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.309  ; 8.829  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.061  ; 7.860  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.081  ; 7.839  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.394 ; 9.867  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 9.928  ; 9.566  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.114  ; 7.809  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 7.388  ; 7.254  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.627  ; 6.471  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.527  ; 7.348  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.366  ; 7.164  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.398  ; 7.193  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 7.139  ; 6.957  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.420  ; 7.225  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 7.394  ; 7.198  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.646  ; 7.434  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 8.102  ; 7.831  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.908  ; 6.740  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.648  ; 6.488  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.627  ; 6.471  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.889  ; 6.718  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.342  ; 7.113  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.634  ; 7.412  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 7.380  ; 7.182  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 7.933  ; 7.699  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 7.756  ; 7.557  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.739  ; 10.119 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 9.901  ; 10.172 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 8.566  ; 8.550  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 10.215 ; 10.114 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 14.208 ; 13.818 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 2.730  ; 2.774  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 8.566  ; 8.550  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.186 ; 10.651 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.156  ; 5.026  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.248  ; 5.083  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.275  ; 5.110  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.284  ; 5.119  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.271  ; 5.106  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.284  ; 5.119  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.281  ; 5.116  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.281  ; 5.116  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.293  ; 5.128  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.266  ; 5.101  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.266  ; 5.101  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.278  ; 5.113  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.235  ; 5.070  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.278  ; 5.113  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.261  ; 5.096  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.156  ; 5.026  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.266  ; 5.101  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.268  ; 5.103  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.258  ; 5.093  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.274  ; 5.109  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.265  ; 5.100  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.265  ; 5.100  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.235  ; 5.070  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.268  ; 5.103  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.261  ; 5.096  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.266  ; 5.101  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.294  ; 5.129  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.294  ; 5.129  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.294  ; 5.129  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.293  ; 5.128  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.291  ; 5.126  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.293  ; 5.128  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.287  ; 5.122  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 13.814 ; 13.649 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 15.705 ; 15.560 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 15.054 ; 14.909 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 14.821 ; 14.676 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 14.821 ; 14.676 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 14.569 ; 14.424 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 15.039 ; 14.894 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 15.039 ; 14.894 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 15.971 ; 15.826 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 14.622 ; 14.457 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 14.672 ; 14.507 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 14.308 ; 14.143 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 13.814 ; 13.649 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 14.771 ; 14.606 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 15.491 ; 15.346 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 14.569 ; 14.424 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 15.491 ; 15.346 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.062 ; 4.932 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.154 ; 4.989 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.179 ; 5.014 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.189 ; 5.024 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.175 ; 5.010 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.189 ; 5.024 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.186 ; 5.021 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.186 ; 5.021 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.197 ; 5.032 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.171 ; 5.006 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.171 ; 5.006 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.183 ; 5.018 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.141 ; 4.976 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.183 ; 5.018 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.166 ; 5.001 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.062 ; 4.932 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.171 ; 5.006 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.173 ; 5.008 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.163 ; 4.998 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.179 ; 5.014 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.170 ; 5.005 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.170 ; 5.005 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.142 ; 4.977 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.173 ; 5.008 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.166 ; 5.001 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.171 ; 5.006 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.198 ; 5.033 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.198 ; 5.033 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.198 ; 5.033 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.197 ; 5.032 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.195 ; 5.030 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.197 ; 5.032 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.191 ; 5.026 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.890 ; 7.725 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.668 ; 9.523 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.043 ; 8.898 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.819 ; 8.674 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 8.819 ; 8.674 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.577 ; 8.432 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.029 ; 8.884 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.029 ; 8.884 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.924 ; 9.779 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.666 ; 8.501 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.714 ; 8.549 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.364 ; 8.199 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.890 ; 7.725 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.809 ; 8.644 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.463 ; 9.318 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.577 ; 8.432 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.463 ; 9.318 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.093     ; 5.223     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.150     ; 5.315     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.177     ; 5.342     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.186     ; 5.351     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.173     ; 5.338     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.186     ; 5.351     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.183     ; 5.348     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.183     ; 5.348     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.195     ; 5.360     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.168     ; 5.333     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.168     ; 5.333     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.180     ; 5.345     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.137     ; 5.302     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.180     ; 5.345     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.163     ; 5.328     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.093     ; 5.223     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.168     ; 5.333     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.170     ; 5.335     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.160     ; 5.325     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.176     ; 5.341     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.167     ; 5.332     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.167     ; 5.332     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.137     ; 5.302     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.170     ; 5.335     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.163     ; 5.328     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.168     ; 5.333     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.196     ; 5.361     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.196     ; 5.361     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.196     ; 5.361     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.195     ; 5.360     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.193     ; 5.358     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.195     ; 5.360     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.189     ; 5.354     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 13.572    ; 13.737    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 15.321    ; 15.466    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 14.780    ; 14.925    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 14.564    ; 14.709    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 14.564    ; 14.709    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 14.348    ; 14.493    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 14.759    ; 14.904    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 14.759    ; 14.904    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 15.565    ; 15.710    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 14.308    ; 14.473    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 14.355    ; 14.520    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 14.008    ; 14.173    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 13.572    ; 13.737    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 14.475    ; 14.640    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 15.135    ; 15.280    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 14.348    ; 14.493    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 15.135    ; 15.280    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.996     ; 5.126     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.053     ; 5.218     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.078     ; 5.243     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.088     ; 5.253     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.074     ; 5.239     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.088     ; 5.253     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.085     ; 5.250     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.085     ; 5.250     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.096     ; 5.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.070     ; 5.235     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.070     ; 5.235     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.082     ; 5.247     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.040     ; 5.205     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.082     ; 5.247     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.065     ; 5.230     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.996     ; 5.126     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.070     ; 5.235     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.072     ; 5.237     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.062     ; 5.227     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.078     ; 5.243     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.069     ; 5.234     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.069     ; 5.234     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.041     ; 5.206     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.072     ; 5.237     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.065     ; 5.230     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.070     ; 5.235     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.097     ; 5.262     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.097     ; 5.262     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.097     ; 5.262     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.096     ; 5.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.094     ; 5.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.096     ; 5.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.090     ; 5.255     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.648     ; 7.813     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.290     ; 9.435     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.770     ; 8.915     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.563     ; 8.708     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 8.563     ; 8.708     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.356     ; 8.501     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.750     ; 8.895     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.750     ; 8.895     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.524     ; 9.669     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.353     ; 8.518     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.399     ; 8.564     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.066     ; 8.231     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.648     ; 7.813     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.515     ; 8.680     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.111     ; 9.256     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.356     ; 8.501     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.111     ; 9.256     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 2.740  ; 0.000         ;
; altera_reserved_tck ; 46.354 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.050 ; 0.000         ;
; altera_reserved_tck ; 0.183 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 18.214 ; 0.000         ;
; altera_reserved_tck ; 49.529 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.573 ; 0.000         ;
; CLOCK_50            ; 0.839 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 8.971  ; 0.000             ;
; altera_reserved_tck ; 49.283 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.740 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.514      ;
; 2.777 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.732     ; 6.478      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.867 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.368      ;
; 2.908 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.336      ;
; 2.908 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.336      ;
; 2.908 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.336      ;
; 2.908 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.336      ;
; 2.908 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.336      ;
; 2.929 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.315      ;
; 2.929 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.315      ;
; 2.929 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.315      ;
; 2.929 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.315      ;
; 2.929 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.743     ; 6.315      ;
; 2.935 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.739     ; 6.313      ;
; 2.949 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.714     ; 6.324      ;
; 2.951 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WAIT              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.732     ; 6.304      ;
; 2.955 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.732     ; 6.300      ;
; 2.955 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.732     ; 6.300      ;
; 2.955 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.732     ; 6.300      ;
; 2.972 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.738     ; 6.277      ;
; 2.986 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.713     ; 6.288      ;
; 2.992 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.714     ; 6.281      ;
; 2.993 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.261      ;
; 2.998 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.528     ; 6.461      ;
; 3.008 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|io_controller:io|curr_state.WAIT                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.528     ; 6.451      ;
; 3.009 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|io_controller:io|curr_state.IDLE                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.528     ; 6.450      ;
; 3.029 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.713     ; 6.245      ;
; 3.030 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.732     ; 6.225      ;
; 3.055 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[7]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.726     ; 6.206      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.062 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.758     ; 6.167      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.076 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.178      ;
; 3.077 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.726     ; 6.184      ;
; 3.091 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.723     ; 6.173      ;
; 3.092 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[7]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.725     ; 6.170      ;
; 3.100 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.726     ; 6.161      ;
; 3.103 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.749     ; 6.135      ;
; 3.103 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.749     ; 6.135      ;
; 3.103 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.749     ; 6.135      ;
; 3.103 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.749     ; 6.135      ;
; 3.103 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.749     ; 6.135      ;
; 3.114 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.725     ; 6.148      ;
; 3.117 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.724     ; 6.146      ;
; 3.117 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.724     ; 6.146      ;
; 3.117 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.724     ; 6.146      ;
; 3.117 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.724     ; 6.146      ;
; 3.117 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.724     ; 6.146      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.119 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.733     ; 6.135      ;
; 3.120 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.115      ;
; 3.120 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.115      ;
; 3.120 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.115      ;
; 3.120 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.115      ;
; 3.120 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|chan_data_latch[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.752     ; 6.115      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 4.097      ;
; 46.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.976      ;
; 46.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.904      ;
; 46.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.621      ;
; 46.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.566      ;
; 46.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.533      ;
; 46.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.526      ;
; 46.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.465      ;
; 47.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.454      ;
; 47.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.401      ;
; 47.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.102      ;
; 47.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.106      ;
; 47.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.046      ;
; 47.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.733      ;
; 47.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.483      ;
; 48.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.097      ;
; 48.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.064      ;
; 48.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.885      ;
; 48.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.766      ;
; 48.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.714      ;
; 48.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.609      ;
; 48.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.489      ;
; 48.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.471      ;
; 49.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.497      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 4.070      ;
; 95.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.035      ;
; 95.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.035      ;
; 95.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.035      ;
; 95.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.035      ;
; 95.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.035      ;
; 95.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 4.040      ;
; 95.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 4.040      ;
; 95.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 4.040      ;
; 95.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 4.040      ;
; 95.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 4.040      ;
; 95.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 4.040      ;
; 95.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 4.019      ;
; 96.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.977      ;
; 96.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.977      ;
; 96.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.977      ;
; 96.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.977      ;
; 96.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.977      ;
; 96.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.977      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.974      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.974      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.974      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.974      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.974      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.974      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.974      ;
; 96.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.960      ;
; 96.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.960      ;
; 96.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.960      ;
; 96.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.960      ;
; 96.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.960      ;
; 96.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.957      ;
; 96.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.957      ;
; 96.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.957      ;
; 96.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.957      ;
; 96.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.957      ;
; 96.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.957      ;
; 96.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.957      ;
; 96.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.957      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.947      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.947      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.947      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.947      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.947      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.947      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.947      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.919      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.919      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.919      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.919      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.919      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.919      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.933      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.933      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.933      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.933      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.900      ;
; 96.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.911      ;
; 96.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.911      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.050 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[262]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 0.637      ;
; 0.088 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[235]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 0.668      ;
; 0.088 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 0.668      ;
; 0.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.438      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.466      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.468      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][376] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.469      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.470      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.472      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][473] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.471      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.466      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.472      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.473      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.469      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][478] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.470      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.467      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.469      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.473      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][381] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.473      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.468      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.468      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.474      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.468      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][318] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.468      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.469      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.469      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.473      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][472] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.474      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][491] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.472      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.478      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.475      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.472      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.476      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][215] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.479      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.471      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.475      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.471      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][488] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.476      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.471      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][262] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.473      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][394] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.473      ;
; 0.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.472      ;
; 0.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.476      ;
; 0.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.478      ;
; 0.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.475      ;
; 0.131 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[234]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 0.712      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.479      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][457] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.478      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.476      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.472      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.474      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.480      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][461] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.477      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.474      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.475      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.477      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.476      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][347] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.471      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][368] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.480      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][378] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.476      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][384] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.480      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.475      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][447] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.478      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][492] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.256      ; 0.493      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.479      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.477      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.480      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.483      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][452] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.479      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.482      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][358] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.477      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.483      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.476      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.486      ;
; 0.136 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[261]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 0.723      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.478      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.483      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][326] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.475      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.479      ;
; 0.137 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[261]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 0.724      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.479      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.485      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][496] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.484      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.481      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.486      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.480      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.486      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][259] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.486      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][344] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.478      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.488      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][434] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.485      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.488      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][273] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.486      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][342] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.488      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][389] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.477      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.487      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.483      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.487      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.486      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][460] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.487      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[386]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[385]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[384]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[381]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[380]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[370]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[369]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[359]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[358]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[499]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[498]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[497]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[496]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[389]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[379]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[378]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[378]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[377]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[376]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[375]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[374]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[373]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[358]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[357]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[356]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[355]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[355]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[354]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[354]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[353]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[350]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[349]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[349]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[348]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[347]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[346]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[344]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[343]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[342]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[340]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[339]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[338]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[333]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[330]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[329]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[492]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[491]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[491]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[490]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[475]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[474]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[456]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[455]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[417]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[416]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[405]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[404]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[398]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[397]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[396]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[395]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[285]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[284]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.214 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.023      ; 2.749      ;
; 18.214 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.023      ; 2.749      ;
; 18.216 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.980      ; 2.704      ;
; 18.216 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.980      ; 2.704      ;
; 18.216 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.012      ; 2.736      ;
; 18.216 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.012      ; 2.736      ;
; 18.217 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.999      ; 2.722      ;
; 18.217 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.999      ; 2.722      ;
; 18.217 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.008      ; 2.731      ;
; 18.217 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.004      ; 2.727      ;
; 18.217 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.987      ; 2.710      ;
; 18.217 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.004      ; 2.727      ;
; 18.218 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.994      ; 2.716      ;
; 18.218 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.994      ; 2.716      ;
; 18.218 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.958      ; 2.678      ;
; 18.218 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.958      ; 2.678      ;
; 18.220 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.940      ; 2.658      ;
; 18.220 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.004      ; 2.724      ;
; 18.220 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.004      ; 2.724      ;
; 18.222 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.950      ; 2.666      ;
; 18.222 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.021      ; 2.739      ;
; 18.223 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.016      ; 2.733      ;
; 18.223 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.016      ; 2.733      ;
; 18.224 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.967      ; 2.681      ;
; 18.224 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.984      ; 2.700      ;
; 18.225 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.033      ; 2.748      ;
; 18.225 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.033      ; 2.748      ;
; 18.225 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.962      ; 2.675      ;
; 18.225 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.962      ; 2.675      ;
; 18.226 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.008      ; 2.722      ;
; 18.226 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.008      ; 2.722      ;
; 18.226 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.008      ; 2.722      ;
; 18.226 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.008      ; 2.722      ;
; 18.226 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.029      ; 2.743      ;
; 18.226 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.029      ; 2.743      ;
; 18.226 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.930      ; 2.642      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.979      ; 2.690      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.036      ; 2.749      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.014      ; 2.727      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.027      ; 2.740      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.014      ; 2.727      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.027      ; 2.740      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.025      ; 2.738      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.025      ; 2.738      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.036      ; 2.749      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.021      ; 2.734      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.021      ; 2.734      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.036      ; 2.749      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.036      ; 2.749      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.036      ; 2.749      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.036      ; 2.749      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.036      ; 2.749      ;
; 18.227 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.009      ; 2.722      ;
; 18.228 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.954      ; 2.664      ;
; 18.228 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.954      ; 2.664      ;
; 18.228 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.954      ; 2.664      ;
; 18.228 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.954      ; 2.664      ;
; 18.228 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.975      ; 2.685      ;
; 18.228 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.004      ; 2.716      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.971      ; 2.680      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.973      ; 2.682      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.967      ; 2.676      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.971      ; 2.680      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.982      ; 2.691      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.967      ; 2.676      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.982      ; 2.691      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.982      ; 2.691      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.982      ; 2.691      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.973      ; 2.682      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.982      ; 2.691      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.960      ; 2.669      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.982      ; 2.691      ;
; 18.229 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.955      ; 2.664      ;
; 18.230 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.950      ; 2.658      ;
; 18.230 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.973      ; 2.683      ;
; 18.230 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.980      ; 2.690      ;
; 18.230 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.994      ; 2.704      ;
; 18.230 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.973      ; 2.683      ;
; 18.232 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.940      ; 2.646      ;
; 18.232 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.926      ; 2.632      ;
; 18.235 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.018      ; 2.723      ;
; 18.237 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.964      ; 2.665      ;
; 18.317 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.004      ; 2.615      ;
; 18.317 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.004      ; 2.615      ;
; 18.319 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.986      ; 2.595      ;
; 18.321 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.996      ; 2.603      ;
; 18.323 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.013      ; 2.618      ;
; 18.324 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.008      ; 2.612      ;
; 18.324 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.008      ; 2.612      ;
; 18.325 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.976      ; 2.579      ;
; 18.326 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.025      ; 2.627      ;
; 18.327 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.021      ; 2.622      ;
; 18.327 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.000      ; 2.601      ;
; 18.327 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.000      ; 2.601      ;
; 18.327 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.000      ; 2.601      ;
; 18.327 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.000      ; 2.601      ;
; 18.328 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.019      ; 2.619      ;
; 18.328 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.006      ; 2.606      ;
; 18.328 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.019      ; 2.619      ;
; 18.328 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.017      ; 2.617      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.920      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[883]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.954      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[882]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.954      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[881]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.954      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[880]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.954      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[879]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.954      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[871]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[870]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[869]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[867]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[847]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[846]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[845]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[844]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[842]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[788]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[787]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[786]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[785]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[784]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[783]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.950      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.950      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.950      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.950      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.951      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.952      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.936      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[980]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.930      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[979]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.930      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[978]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.930      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[977]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.930      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[976]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.930      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[975]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.930      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[884]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.953      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[878]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.953      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[877]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.953      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[876]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.953      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[875]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.953      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[874]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.953      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[873]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.953      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[872]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 3.953      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[866]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.952      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[865]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.952      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[864]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.952      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[863]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.952      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[862]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.952      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[861]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.952      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[860]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.952      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.951      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[839]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 3.951      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[838]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.940      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[837]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.940      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[836]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.940      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[835]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.940      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.940      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[833]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.939      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[832]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.939      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.939      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.939      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[829]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.940      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[828]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.939      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[827]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.939      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[826]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.939      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[825]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.939      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[824]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[823]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.936      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[822]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[821]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[820]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[819]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[818]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.937      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.695      ;
; 0.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.814      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.822      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.822      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.822      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.822      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.822      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.822      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.822      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.822      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.935      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.484      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.484      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.483      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.484      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.484      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.484      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.484      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.484      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.485      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[991] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.447      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[990] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.447      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[871] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.491      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[870] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.491      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[869] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.491      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.491      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[867] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.491      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.464      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.464      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.464      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.464      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.464      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.464      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.464      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.471      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.471      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.472      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.472      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.472      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.472      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.472      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.471      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.471      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.471      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[445] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.472      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.472      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.471      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 3.447      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.470      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.470      ;
; 3.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.470      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.312      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.312      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.312      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.312      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.312      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[8]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.312      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.010                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.111                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.111                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.000                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.000                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.001                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.011                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.101                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.101                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|init_done                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000010                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.001000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 2.321      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.010000000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 2.321      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.010000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 2.321      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000100                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 2.321      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 2.321      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 2.321      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000010000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000010000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000001000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000001000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000000001                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000001                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|ack_refresh_request                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 2.321      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_request                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 2.321      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000100000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_addr[12]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.319      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.319      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.319      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.319      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.319      ;
; 0.839 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.320      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.313      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.313      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.313      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[9]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.313      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[10]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.313      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[11]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.313      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[12]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.389      ; 2.313      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.320      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|f_pop                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.320      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.320      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[1]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.321      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[2]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.321      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[0]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.321      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.321      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.321      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_valid_out                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.397      ; 2.321      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.320      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.100000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.320      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.320      ;
; 0.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.396      ; 2.320      ;
; 0.853 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.381      ; 2.318      ;
; 0.854 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.381      ; 2.319      ;
; 0.854 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.381      ; 2.319      ;
; 0.854 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.381      ; 2.319      ;
; 0.854 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.381      ; 2.319      ;
; 0.854 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.381      ; 2.319      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.323      ;
; 0.856 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.384      ; 2.324      ;
; 0.857 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.324      ;
; 0.857 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.324      ;
; 0.857 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.324      ;
; 0.857 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.324      ;
; 0.857 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.383      ; 2.324      ;
; 0.947 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_1                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.336      ; 2.347      ;
; 0.954 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.346      ; 2.364      ;
; 0.954 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.332      ; 2.350      ;
; 0.954 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.346      ; 2.364      ;
; 0.954 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.344      ; 2.362      ;
; 0.954 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_6                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.344      ; 2.362      ;
; 0.954 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.355      ; 2.373      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|hblank_flag                                                                     ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[0]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[10]                                                                       ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[11]                                                                       ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[1]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[2]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[3]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[4]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[5]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[6]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[7]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[8]                                                                        ;
; 8.971 ; 9.155        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[9]                                                                        ;
; 8.972 ; 9.156        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|overflow_reached                                                                ;
; 8.972 ; 9.156        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|target_reached                                                                  ;
; 8.972 ; 9.156        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[12]                                                                       ;
; 8.972 ; 9.156        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[13]                                                                       ;
; 8.972 ; 9.156        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[14]                                                                       ;
; 8.972 ; 9.156        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[15]                                                                       ;
; 8.976 ; 9.160        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|hblank_flag                                                                     ;
; 8.976 ; 9.160        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[10]                                                                       ;
; 8.976 ; 9.160        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[11]                                                                       ;
; 8.976 ; 9.160        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[12]                                                                       ;
; 8.976 ; 9.160        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[8]                                                                        ;
; 8.976 ; 9.160        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[9]                                                                        ;
; 8.977 ; 9.161        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|overflow_reached                                                                ;
; 8.977 ; 9.161        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|target_reached                                                                  ;
; 8.977 ; 9.161        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[13]                                                                       ;
; 8.977 ; 9.161        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[14]                                                                       ;
; 8.977 ; 9.161        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[15]                                                                       ;
; 8.978 ; 9.162        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[2]                                                                        ;
; 8.978 ; 9.162        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[3]                                                                        ;
; 8.978 ; 9.162        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[5]                                                                        ;
; 8.978 ; 9.162        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[6]                                                                        ;
; 8.978 ; 9.162        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[7]                                                                        ;
; 8.979 ; 9.163        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[0]                                                                        ;
; 8.979 ; 9.163        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[1]                                                                        ;
; 8.979 ; 9.163        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|value[4]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|overflow_reached                                                                ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|target_reached                                                                  ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[0]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[10]                                                                       ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[11]                                                                       ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[12]                                                                       ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[13]                                                                       ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[14]                                                                       ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[15]                                                                       ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[1]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[2]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[3]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[4]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[5]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[6]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[7]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[8]                                                                        ;
; 8.998 ; 9.182        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|value[9]                                                                        ;
; 9.058 ; 9.274        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[15]                                                                                               ;
; 9.059 ; 9.289        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a19~porta_address_reg0  ;
; 9.059 ; 9.289        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a24~porta_address_reg0  ;
; 9.059 ; 9.289        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a111~porta_address_reg0 ;
; 9.059 ; 9.289        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a86~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a16~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a20~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a21~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a25~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a2~porta_address_reg0   ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_2:br2|altsyncram:altsyncram_component|altsyncram_qdb1:auto_generated|ram_block1a15~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a13~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a27~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a5~porta_address_reg0   ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a7~porta_address_reg0   ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a15~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a20~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a22~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a23~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a28~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a30~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a3~porta_address_reg0   ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a7~porta_address_reg0   ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a105~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a113~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a115~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a116~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a119~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a122~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a123~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a124~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a135~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a137~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a140~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a142~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a146~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a14~porta_address_reg0  ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a158~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a161~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a167~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a171~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a172~porta_address_reg0 ;
; 9.060 ; 9.290        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a178~porta_address_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.300 ; 49.516       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1164] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1165] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1166] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1173] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1174] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1175] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1176] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1177] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1364] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1367] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1368] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1370] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1371] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1372] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1373] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1374] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1375] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1391] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1392] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1393] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1394] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1412] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1413] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1414] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1415] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1416] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1417] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1418] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1455] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1456] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1457] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1458] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1459] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1466] ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]   ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]   ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]  ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327]  ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.020 ; 0.715  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.045 ; 0.715  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.020 ; 0.692  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.331 ; 0.326  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.525 ; 0.129  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.300 ; 0.394  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.563 ; 0.085  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.517 ; 0.112  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.172 ; 0.508  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.086 ; 0.635  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.112 ; 0.556  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.489 ; 0.168  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.177 ; 0.557  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.286 ; 0.421  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.066 ; 0.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.525 ; 0.142  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.279 ; 0.425  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.332 ; 0.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.272 ; 0.420  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.312 ; 0.386  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.184 ; 0.517  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.240 ; 0.458  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.213 ; 0.477  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.380 ; 0.309  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.328 ; 0.377  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.124 ; 0.574  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.351 ; 0.291  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.852 ; -0.253 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.621 ; 0.020  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.748 ; -0.126 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.505 ; 0.138  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.230 ; 0.462  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.766 ; -0.151 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 6.931  ; 8.337  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 6.931  ; 8.337  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -1.116 ; -0.565 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -1.189 ; -0.640 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -1.210 ; -0.661 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -1.187 ; -0.638 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -1.187 ; -0.638 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -1.208 ; -0.659 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -1.196 ; -0.647 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -1.196 ; -0.647 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -1.200 ; -0.651 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -1.134 ; -0.583 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -1.159 ; -0.608 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -1.116 ; -0.565 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -1.123 ; -0.572 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -1.191 ; -0.640 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -1.199 ; -0.650 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -1.208 ; -0.659 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -1.199 ; -0.650 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.765  ; 1.241  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.628  ; 3.018  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.312  ; 0.721  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.145  ; 0.594  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.150  ; 0.599  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.160  ; 0.609  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.136  ; 0.585  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.170  ; 0.619  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.148  ; 0.597  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.138  ; 0.587  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.169  ; 0.618  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.150  ; 0.599  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.140  ; 0.589  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.123  ; 0.572  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.121  ; 0.570  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.143  ; 0.592  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.096  ; 0.545  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.115  ; 0.564  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.120  ; 0.569  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.178  ; 0.627  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.166  ; 0.615  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.164  ; 0.613  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.155  ; 0.604  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.165  ; 0.614  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.135  ; 0.584  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.168  ; 0.617  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.181  ; 0.630  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.180  ; 0.629  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.223  ; 0.658  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.301  ; 0.709  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.312  ; 0.721  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.220  ; 0.648  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.196  ; 0.645  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.169  ; 0.618  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.218  ; 0.611  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.696 ; -3.716 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -2.696 ; -3.716 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.610  ; 1.061  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.589  ; 1.040  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.610  ; 1.061  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.587  ; 1.038  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.587  ; 1.038  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.608  ; 1.059  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.596  ; 1.047  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.596  ; 1.047  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.600  ; 1.051  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.534  ; 0.983  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.560  ; 1.009  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.515  ; 0.964  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.523  ; 0.972  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.592  ; 1.041  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.600  ; 1.051  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.608  ; 1.059  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.600  ; 1.051  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.672  ; 0.239  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.260 ; -0.649 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.320  ; 3.248  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.293  ; 3.221  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.235  ; 3.163  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.147  ; 3.096  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.320  ; 3.248  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.245  ; 3.173  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.260  ; 3.188  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.185  ; 3.134  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.210  ; 3.159  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.265  ; 3.193  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.259  ; 3.187  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.220  ; 3.169  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.284  ; 3.212  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.270  ; 3.198  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.157  ; 3.106  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.157  ; 3.106  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.252  ; 3.180  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 1.961  ; 2.521  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.312  ; 3.240  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.347  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.269  ; 3.197  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.314  ; 3.242  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.324  ; 3.252  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.320  ; 3.248  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.314  ; 3.242  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.332  ; 3.260  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.342  ; 3.270  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.333  ; 3.261  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.294  ; 3.222  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.304  ; 3.232  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.347  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.265  ; 3.193  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.327  ; 3.255  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.340  ; 3.268  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.219  ; 3.168  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.324  ; 3.252  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.282  ; 3.210  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.270  ; 3.198  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.308  ; 3.236  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.299  ; 3.227  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.289  ; 3.217  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.259  ; 3.187  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.292  ; 3.220  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.265  ; 3.193  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.264  ; 3.192  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.293  ; 3.221  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.323  ; 3.251  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.323  ; 3.251  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.303  ; 3.231  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.300  ; 3.228  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.333  ; 3.261  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.336  ; 3.264  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.326  ; 3.254  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.326  ; 3.254  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.262  ; 3.190  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.290  ; 3.218  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.200  ; 3.149  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.270  ; 3.198  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.247  ; 3.175  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 3.657  ; 3.660  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 3.657  ; 3.660  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 3.595  ; 3.598  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 3.595  ; 3.598  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 3.603  ; 3.606  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 3.586  ; 3.589  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 3.596  ; 3.599  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 3.625  ; 3.628  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 3.615  ; 3.618  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.456 ; 10.245 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.722  ; 8.692  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.472  ; 8.384  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.659  ; 8.603  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 8.510  ; 8.440  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.589  ; 8.503  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.539  ; 8.457  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.553  ; 8.462  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.576  ; 8.492  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 8.566  ; 8.490  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 10.456 ; 10.245 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 8.605  ; 8.537  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.758  ; 8.721  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.895  ; 9.600  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.687  ; 8.624  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.698  ; 8.632  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.423 ; 10.169 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 9.561  ; 9.597  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.713  ; 8.670  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.435  ; 8.358  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.859  ; 9.172  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 8.562  ; 8.865  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 8.462  ; 8.739  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.486  ; 8.760  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.344  ; 8.601  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.508  ; 8.784  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.484  ; 8.759  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.631  ; 8.919  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 8.859  ; 9.172  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 8.281  ; 8.508  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.329  ; 8.574  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.119  ; 8.326  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 8.261  ; 8.484  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.450  ; 8.715  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.619  ; 8.905  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 8.481  ; 8.755  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 8.069  ; 8.291  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 7.999  ; 8.220  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.057  ; 8.769  ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 7.932  ; 7.633  ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.783  ; 5.038  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 6.371  ; 6.655  ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 8.826  ; 9.083  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 1.961  ; 2.521  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.783  ; 5.038  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.252  ; 7.618  ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.090 ; 3.040 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.177 ; 3.106 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.090 ; 3.040 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.260 ; 3.189 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.187 ; 3.116 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.126 ; 3.076 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.151 ; 3.101 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.206 ; 3.135 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.160 ; 3.110 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.225 ; 3.154 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.100 ; 3.050 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.100 ; 3.050 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.194 ; 3.123 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 1.656 ; 2.214 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.252 ; 3.181 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.161 ; 3.111 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.255 ; 3.184 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.264 ; 3.193 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.261 ; 3.190 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.254 ; 3.183 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.272 ; 3.201 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.282 ; 3.211 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.273 ; 3.202 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.235 ; 3.164 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.245 ; 3.174 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.288 ; 3.217 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.207 ; 3.136 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.268 ; 3.197 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.281 ; 3.210 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.161 ; 3.111 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.265 ; 3.194 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.223 ; 3.152 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.248 ; 3.177 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.239 ; 3.168 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.229 ; 3.158 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.206 ; 3.135 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.205 ; 3.134 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.263 ; 3.192 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.263 ; 3.192 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.243 ; 3.172 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.240 ; 3.169 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.273 ; 3.202 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.276 ; 3.205 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.140 ; 3.090 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.266 ; 3.195 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.204 ; 3.133 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.231 ; 3.160 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.140 ; 3.090 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.190 ; 3.119 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 3.250 ; 3.253 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 3.321 ; 3.324 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 3.260 ; 3.263 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 3.260 ; 3.263 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 3.267 ; 3.270 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 3.250 ; 3.253 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 3.260 ; 3.263 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 3.290 ; 3.293 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 3.280 ; 3.283 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.059 ; 4.102 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.538 ; 4.648 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.363 ; 4.448 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.445 ; 4.540 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.065 ; 4.102 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.298 ; 4.352 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.233 ; 4.293 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.302 ; 4.347 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.314 ; 4.369 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 4.347 ; 4.410 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.179 ; 6.101 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 4.201 ; 4.244 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.487 ; 4.588 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.618 ; 5.462 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.434 ; 4.515 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.431 ; 4.501 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.195 ; 6.094 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.384 ; 5.569 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.383 ; 4.455 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.059 ; 4.105 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.716 ; 3.674 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.202 ; 4.231 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 4.085 ; 4.099 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.110 ; 4.122 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.976 ; 3.971 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.130 ; 4.144 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.108 ; 4.120 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.250 ; 4.276 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.469 ; 4.518 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.872 ; 3.849 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.738 ; 3.694 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.716 ; 3.674 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.853 ; 3.827 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.080 ; 4.082 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.239 ; 4.262 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.105 ; 4.117 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.384 ; 4.436 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 4.279 ; 4.365 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 5.627 ; 5.554 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 5.900 ; 5.602 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.604 ; 4.869 ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 5.739 ; 6.079 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 7.965 ; 8.263 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 1.656 ; 2.214 ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.604 ; 4.869 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.035 ; 6.406 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.132 ; 3.067 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.212 ; 3.119 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.237 ; 3.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.247 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.233 ; 3.140 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.247 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.245 ; 3.152 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.245 ; 3.152 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.227 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.227 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.240 ; 3.147 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.198 ; 3.105 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.240 ; 3.147 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.223 ; 3.130 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.132 ; 3.067 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.227 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.235 ; 3.142 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.223 ; 3.130 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.241 ; 3.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.232 ; 3.139 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.232 ; 3.139 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.202 ; 3.109 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.235 ; 3.142 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.228 ; 3.135 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.227 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.253 ; 3.160 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.249 ; 3.156 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.588 ; 7.495 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.541 ; 8.467 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.238 ; 8.164 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.103 ; 8.029 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 8.103 ; 8.029 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.986 ; 7.912 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.225 ; 8.151 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.225 ; 8.151 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.686 ; 8.612 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.996 ; 7.903 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.022 ; 7.929 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.824 ; 7.731 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.588 ; 7.495 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.102 ; 8.009 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 8.440 ; 8.366 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.986 ; 7.912 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 8.440 ; 8.366 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.075 ; 3.010 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.155 ; 3.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.179 ; 3.086 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.188 ; 3.095 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.175 ; 3.082 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.188 ; 3.095 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.186 ; 3.093 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.186 ; 3.093 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.182 ; 3.089 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.141 ; 3.048 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.182 ; 3.089 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.165 ; 3.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.075 ; 3.010 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.177 ; 3.084 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.165 ; 3.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.182 ; 3.089 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.173 ; 3.080 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.173 ; 3.080 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.145 ; 3.052 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.177 ; 3.084 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.170 ; 3.077 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.194 ; 3.101 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.190 ; 3.097 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.429 ; 4.336 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.334 ; 5.260 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.043 ; 4.969 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.914 ; 4.840 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.914 ; 4.840 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.801 ; 4.727 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.030 ; 4.956 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.030 ; 4.956 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.473 ; 5.399 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.821 ; 4.728 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.845 ; 4.752 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.656 ; 4.563 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.429 ; 4.336 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.922 ; 4.829 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.237 ; 5.163 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.801 ; 4.727 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.237 ; 5.163 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.099     ; 3.164     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.151     ; 3.244     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.176     ; 3.269     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.186     ; 3.279     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.172     ; 3.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.186     ; 3.279     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.184     ; 3.277     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.184     ; 3.277     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.166     ; 3.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.166     ; 3.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.179     ; 3.272     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.137     ; 3.230     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.179     ; 3.272     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.162     ; 3.255     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.099     ; 3.164     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.166     ; 3.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.174     ; 3.267     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.162     ; 3.255     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.180     ; 3.273     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.171     ; 3.264     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.171     ; 3.264     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.141     ; 3.234     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.174     ; 3.267     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.167     ; 3.260     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.166     ; 3.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.192     ; 3.285     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.188     ; 3.281     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.710     ; 7.803     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.789     ; 8.863     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.462     ; 8.536     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.319     ; 8.393     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 8.319     ; 8.393     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.187     ; 8.261     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.445     ; 8.519     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.445     ; 8.519     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.941     ; 9.015     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.170     ; 8.263     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.202     ; 8.295     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.977     ; 8.070     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.710     ; 7.803     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.280     ; 8.373     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 8.676     ; 8.750     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.187     ; 8.261     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 8.676     ; 8.750     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.041     ; 3.106     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.093     ; 3.186     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.117     ; 3.210     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.126     ; 3.219     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.113     ; 3.206     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.126     ; 3.219     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.124     ; 3.217     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.124     ; 3.217     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.107     ; 3.200     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.107     ; 3.200     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.120     ; 3.213     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.079     ; 3.172     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.120     ; 3.213     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.103     ; 3.196     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.041     ; 3.106     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.107     ; 3.200     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.115     ; 3.208     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.103     ; 3.196     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.120     ; 3.213     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.111     ; 3.204     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.111     ; 3.204     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.083     ; 3.176     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.115     ; 3.208     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.108     ; 3.201     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.107     ; 3.200     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.132     ; 3.225     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.128     ; 3.221     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.343     ; 4.436     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.369     ; 5.443     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.055     ; 5.129     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.918     ; 4.992     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.918     ; 4.992     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.791     ; 4.865     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.039     ; 5.113     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.039     ; 5.113     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.514     ; 5.588     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.784     ; 4.877     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.815     ; 4.908     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.599     ; 4.692     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.343     ; 4.436     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.890     ; 4.983     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.260     ; 5.334     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.791     ; 4.865     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.260     ; 5.334     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+--------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack     ; -7.918    ; -0.117 ; 16.641   ; 0.573   ; 8.971               ;
;  CLOCK_50            ; -7.918    ; -0.117 ; 16.641   ; 0.839   ; 8.971               ;
;  altera_reserved_tck ; 42.178    ; 0.183  ; 48.349   ; 0.573   ; 49.283              ;
; Design-wide TNS      ; -8785.912 ; -0.243 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; -8785.912 ; -0.243 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.092  ; 0.715  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.045 ; 0.715  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.092  ; 0.692  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.331 ; 0.326  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.525 ; 0.129  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.300 ; 0.394  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.563 ; 0.085  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.517 ; 0.112  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.172 ; 0.508  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.086 ; 0.635  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.112 ; 0.556  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.489 ; 0.168  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.177 ; 0.557  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.286 ; 0.421  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.066 ; 0.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.525 ; 0.142  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.279 ; 0.425  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.332 ; 0.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.272 ; 0.420  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.312 ; 0.386  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.184 ; 0.517  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.240 ; 0.458  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.213 ; 0.477  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.380 ; 0.309  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.328 ; 0.377  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.124 ; 0.574  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.351 ; 0.291  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.852 ; -0.253 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.621 ; 0.020  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.748 ; -0.126 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.505 ; 0.138  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.230 ; 0.462  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.766 ; -0.151 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 13.972 ; 14.173 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 13.972 ; 14.173 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -1.116 ; -0.565 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -1.189 ; -0.640 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -1.210 ; -0.661 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -1.187 ; -0.638 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -1.187 ; -0.638 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -1.208 ; -0.659 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -1.196 ; -0.647 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -1.196 ; -0.647 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -1.200 ; -0.651 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -1.134 ; -0.583 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -1.159 ; -0.608 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -1.116 ; -0.565 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -1.123 ; -0.572 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -1.191 ; -0.640 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -1.199 ; -0.650 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -1.208 ; -0.659 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -1.199 ; -0.650 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.279  ; 2.641  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.668  ; 6.787  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 2.474  ; 2.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.042  ; 1.863  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.047  ; 1.868  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.058  ; 1.879  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.032  ; 1.853  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.068  ; 1.889  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.045  ; 1.866  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.035  ; 1.856  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.064  ; 1.885  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.050  ; 1.871  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.040  ; 1.861  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.022  ; 1.843  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.019  ; 1.840  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.042  ; 1.863  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.994  ; 1.815  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.012  ; 1.833  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.020  ; 1.841  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.071  ; 1.892  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.060  ; 1.881  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.055  ; 1.876  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.047  ; 1.868  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.057  ; 1.878  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.028  ; 1.849  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.061  ; 1.882  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.074  ; 1.895  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.080  ; 1.901  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.255  ; 2.118  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.456  ; 2.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.474  ; 2.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.286  ; 2.156  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.203  ; 2.068  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.064  ; 1.885  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.321  ; 2.206  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.696 ; -3.716 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -2.696 ; -3.716 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.143  ; 2.965  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.120  ; 2.942  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.143  ; 2.965  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.118  ; 2.940  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.118  ; 2.940  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.139  ; 2.961  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.126  ; 2.948  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.126  ; 2.948  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.127  ; 2.949  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.040  ; 2.861  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.066  ; 2.887  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.022  ; 2.843  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.030  ; 2.851  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.100  ; 2.921  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.132  ; 2.954  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.139  ; 2.961  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.132  ; 2.954  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.850  ; 0.622  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.260 ; -0.649 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.030  ; 5.932  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.975  ; 5.877  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.822  ; 5.730  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.985  ; 5.887  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 6.000  ; 5.902  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.858  ; 5.766  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.883  ; 5.791  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.003  ; 5.905  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.998  ; 5.900  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.895  ; 5.803  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 6.026  ; 5.928  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 6.010  ; 5.912  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.832  ; 5.740  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.832  ; 5.740  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.991  ; 5.893  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 3.553  ; 3.584  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 6.050  ; 5.952  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.088  ; 5.990  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.008  ; 5.910  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.064  ; 5.966  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.058  ; 5.960  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.054  ; 5.956  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.071  ; 5.973  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.081  ; 5.983  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.070  ; 5.972  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.036  ; 5.938  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.046  ; 5.948  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.088  ; 5.990  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.005  ; 5.907  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.068  ; 5.970  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.080  ; 5.982  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.893  ; 5.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.066  ; 5.968  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 6.017  ; 5.919  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 6.006  ; 5.908  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.041  ; 5.943  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.033  ; 5.935  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 6.023  ; 5.925  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.994  ; 5.896  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 6.027  ; 5.929  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 6.000  ; 5.902  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 6.006  ; 5.908  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.032  ; 5.934  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.062  ; 5.964  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.062  ; 5.964  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 6.040  ; 5.942  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 6.040  ; 5.942  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 6.070  ; 5.972  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 6.077  ; 5.979  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 6.067  ; 5.969  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 6.067  ; 5.969  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 6.001  ; 5.903  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 6.026  ; 5.928  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.868  ; 5.776  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 6.008  ; 5.910  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.987  ; 5.889  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 7.106  ; 7.071  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 7.106  ; 7.071  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 7.042  ; 7.007  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 7.042  ; 7.007  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 7.055  ; 7.020  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 7.035  ; 7.000  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 7.045  ; 7.010  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 7.073  ; 7.038  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 7.063  ; 7.028  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 19.841 ; 19.214 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 17.125 ; 16.921 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 16.654 ; 16.362 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 17.005 ; 16.787 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 16.726 ; 16.494 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 16.914 ; 16.662 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 16.826 ; 16.552 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 16.892 ; 16.567 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 16.931 ; 16.605 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 16.889 ; 16.563 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 19.841 ; 19.214 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 16.940 ; 16.736 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 17.245 ; 17.049 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 18.600 ; 18.067 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 17.136 ; 16.899 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 17.154 ; 16.898 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 19.679 ; 19.106 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 18.917 ; 18.548 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 17.259 ; 16.982 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 16.635 ; 16.398 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 17.709 ; 17.597 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 17.023 ; 17.010 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 16.870 ; 16.824 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 16.915 ; 16.854 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 16.616 ; 16.579 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 16.942 ; 16.885 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 16.903 ; 16.858 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 17.189 ; 17.119 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 17.709 ; 17.597 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 16.526 ; 16.457 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 16.616 ; 16.535 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 16.212 ; 16.149 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 16.507 ; 16.433 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 16.878 ; 16.829 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 17.168 ; 17.100 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 16.894 ; 16.837 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 15.985 ; 15.914 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 15.909 ; 15.890 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 17.311 ; 17.507 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 14.900 ; 14.945 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.785  ; 9.638  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 12.400 ; 12.430 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 17.189 ; 16.986 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 3.553  ; 3.584  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.785  ; 9.638  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.505 ; 14.024 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.090 ; 3.040 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.177 ; 3.106 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.090 ; 3.040 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.260 ; 3.189 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.187 ; 3.116 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.126 ; 3.076 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.151 ; 3.101 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.206 ; 3.135 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.160 ; 3.110 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.225 ; 3.154 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.100 ; 3.050 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.100 ; 3.050 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.194 ; 3.123 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 1.656 ; 2.214 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.252 ; 3.181 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.161 ; 3.111 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.255 ; 3.184 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.264 ; 3.193 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.261 ; 3.190 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.254 ; 3.183 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.272 ; 3.201 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.282 ; 3.211 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.273 ; 3.202 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.235 ; 3.164 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.245 ; 3.174 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.288 ; 3.217 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.207 ; 3.136 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.268 ; 3.197 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.281 ; 3.210 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.161 ; 3.111 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.265 ; 3.194 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.223 ; 3.152 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.248 ; 3.177 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.239 ; 3.168 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.229 ; 3.158 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.206 ; 3.135 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.205 ; 3.134 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.263 ; 3.192 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.263 ; 3.192 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.243 ; 3.172 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.240 ; 3.169 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.273 ; 3.202 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.276 ; 3.205 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.140 ; 3.090 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.266 ; 3.195 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.204 ; 3.133 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.231 ; 3.160 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.140 ; 3.090 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.190 ; 3.119 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 3.250 ; 3.253 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 3.321 ; 3.324 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 3.260 ; 3.263 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 3.260 ; 3.263 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 3.267 ; 3.270 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 3.250 ; 3.253 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 3.260 ; 3.263 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 3.290 ; 3.293 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 3.280 ; 3.283 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.059 ; 4.102 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.538 ; 4.648 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.363 ; 4.448 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.445 ; 4.540 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.065 ; 4.102 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.298 ; 4.352 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.233 ; 4.293 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.302 ; 4.347 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.314 ; 4.369 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 4.347 ; 4.410 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.179 ; 6.101 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 4.201 ; 4.244 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.487 ; 4.588 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.618 ; 5.462 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.434 ; 4.515 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.431 ; 4.501 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.195 ; 6.094 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.384 ; 5.569 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.383 ; 4.455 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.059 ; 4.105 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.716 ; 3.674 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.202 ; 4.231 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 4.085 ; 4.099 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.110 ; 4.122 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.976 ; 3.971 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.130 ; 4.144 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.108 ; 4.120 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.250 ; 4.276 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.469 ; 4.518 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.872 ; 3.849 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.738 ; 3.694 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.716 ; 3.674 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.853 ; 3.827 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.080 ; 4.082 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.239 ; 4.262 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.105 ; 4.117 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.384 ; 4.436 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 4.279 ; 4.365 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 5.627 ; 5.554 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 5.900 ; 5.602 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.604 ; 4.869 ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 5.739 ; 6.079 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 7.965 ; 8.263 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 1.656 ; 2.214 ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.604 ; 4.869 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.035 ; 6.406 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+--------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 17223        ; 0        ; 64       ; 0        ;
; CLOCK_50            ; altera_reserved_tck ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; > 2147483647 ; 136634   ; 100406   ; 1522     ;
+---------------------+---------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+--------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 17223        ; 0        ; 64       ; 0        ;
; CLOCK_50            ; altera_reserved_tck ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; > 2147483647 ; 136634   ; 100406   ; 1522     ;
+---------------------+---------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2102       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 211        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2102       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 211        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 52    ; 52   ;
; Unconstrained Input Port Paths  ; 9838  ; 9838 ;
; Unconstrained Output Ports      ; 105   ; 105  ;
; Unconstrained Output Port Paths ; 2759  ; 2759 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Dec  4 08:55:20 2013
Info: Command: quartus_sta system_top -c system_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system_top.out.sdc'
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "gp|Selector459~1|combout"
    Warning (332126): Node "memory|gpu_ren~1|dataa"
    Warning (332126): Node "memory|gpu_ren~1|combout"
    Warning (332126): Node "gp|Selector459~1|datac"
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: memory|altpll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.918
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.918     -8785.912 CLOCK_50 
    Info (332119):    42.178         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.001         0.000 CLOCK_50 
    Info (332119):     0.403         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.641         0.000 CLOCK_50 
    Info (332119):    48.349         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.224         0.000 altera_reserved_tck 
    Info (332119):     1.769         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.591
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.591         0.000 CLOCK_50 
    Info (332119):    49.492         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: memory|altpll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.397
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.397     -3155.802 CLOCK_50 
    Info (332119):    42.907         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.117        -0.243 CLOCK_50 
    Info (332119):     0.355         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.900
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.900         0.000 CLOCK_50 
    Info (332119):    48.613         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.120         0.000 altera_reserved_tck 
    Info (332119):     1.611         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.607         0.000 CLOCK_50 
    Info (332119):    49.408         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: memory|altpll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
Info (332146): Worst-case setup slack is 2.740
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.740         0.000 CLOCK_50 
    Info (332119):    46.354         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.050
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.050         0.000 CLOCK_50 
    Info (332119):     0.183         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 18.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.214         0.000 CLOCK_50 
    Info (332119):    49.529         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.573
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.573         0.000 altera_reserved_tck 
    Info (332119):     0.839         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 8.971
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.971         0.000 CLOCK_50 
    Info (332119):    49.283         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 922 megabytes
    Info: Processing ended: Wed Dec  4 08:55:54 2013
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:57


