<stg><name>complexDoubleAdder</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="10">
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="8" to="9">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="9" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %in1_M_real), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %in1_M_imag), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %in2_M_real), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %in2_M_imag), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %out_M_real), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %out_M_imag), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @complexDoubleAdder_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:9  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %in1_M_real, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:10  %empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %in1_M_imag, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([7 x double]* %in1_M_real, [7 x double]* %in1_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:12  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %in2_M_real, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:13  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %in2_M_imag, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface([7 x double]* %in2_M_real, [7 x double]* %in2_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:15  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %out_M_real, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:16  %empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %out_M_imag, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface([7 x double]* %out_M_real, [7 x double]* %out_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %index = phi i3 [ 0, %0 ], [ %index_1, %2 ]

]]></node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond = icmp eq i3 %index, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %index_1 = add i3 %index, 1

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp = zext i3 %index to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %in1_M_real_addr = getelementptr [7 x double]* %in1_M_real, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="in1_M_real_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %in1_M_imag_addr = getelementptr [7 x double]* %in1_M_imag, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="in1_M_imag_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %in2_M_real_addr = getelementptr [7 x double]* %in2_M_real, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="in2_M_real_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %in2_M_imag_addr = getelementptr [7 x double]* %in2_M_imag, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="in2_M_imag_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="3">
<![CDATA[
:9  %in1_M_real_load = load double* %in1_M_real_addr, align 8

]]></node>
<StgValue><ssdm name="in1_M_real_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="3">
<![CDATA[
:10  %in1_M_imag_load = load double* %in1_M_imag_addr, align 8

]]></node>
<StgValue><ssdm name="in1_M_imag_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="3">
<![CDATA[
:11  %in2_M_real_load = load double* %in2_M_real_addr, align 8

]]></node>
<StgValue><ssdm name="in2_M_real_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="3">
<![CDATA[
:12  %in2_M_imag_load = load double* %in2_M_imag_addr, align 8

]]></node>
<StgValue><ssdm name="in2_M_imag_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="3">
<![CDATA[
:9  %in1_M_real_load = load double* %in1_M_real_addr, align 8

]]></node>
<StgValue><ssdm name="in1_M_real_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="3">
<![CDATA[
:10  %in1_M_imag_load = load double* %in1_M_imag_addr, align 8

]]></node>
<StgValue><ssdm name="in1_M_imag_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="3">
<![CDATA[
:11  %in2_M_real_load = load double* %in2_M_real_addr, align 8

]]></node>
<StgValue><ssdm name="in2_M_real_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="3">
<![CDATA[
:12  %in2_M_imag_load = load double* %in2_M_imag_addr, align 8

]]></node>
<StgValue><ssdm name="in2_M_imag_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

]]></node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load

]]></node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

]]></node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load

]]></node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

]]></node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load

]]></node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

]]></node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load

]]></node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

]]></node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load

]]></node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %out_M_real_addr = getelementptr [7 x double]* %out_M_real, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="out_M_real_addr"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:16  store double %p_r_M_real, double* %out_M_real_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %out_M_imag_addr = getelementptr [7 x double]* %out_M_imag, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="out_M_imag_addr"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:18  store double %p_r_M_imag, double* %out_M_imag_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:19  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="89" name="in1_M_real" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in1_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="in1_M_imag" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in1_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="in2_M_real" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in2_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="in2_M_imag" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in2_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="out_M_real" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="out_M_real"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="out_M_imag" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="out_M_imag"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="95" toId="11">
</dataflow>
<dataflow id="97" from="in1_M_real" to="stg_11" fromId="89" toId="11">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="95" toId="12">
</dataflow>
<dataflow id="99" from="in1_M_imag" to="stg_12" fromId="90" toId="12">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="stg_13" fromId="95" toId="13">
</dataflow>
<dataflow id="101" from="in2_M_real" to="stg_13" fromId="91" toId="13">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="stg_14" fromId="95" toId="14">
</dataflow>
<dataflow id="103" from="in2_M_imag" to="stg_14" fromId="92" toId="14">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecBitsMap" to="stg_15" fromId="95" toId="15">
</dataflow>
<dataflow id="105" from="out_M_real" to="stg_15" fromId="93" toId="15">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="stg_16" fromId="95" toId="16">
</dataflow>
<dataflow id="107" from="out_M_imag" to="stg_16" fromId="94" toId="16">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="stg_17" fromId="95" toId="17">
</dataflow>
<dataflow id="110" from="stg_109" to="stg_17" fromId="109" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecTopModule" to="stg_18" fromId="111" toId="18">
</dataflow>
<dataflow id="114" from="complexDoubleAdder_str" to="stg_18" fromId="113" toId="18">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecInterface" to="stg_19" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="stg_109" to="stg_19" fromId="109" toId="19">
</dataflow>
<dataflow id="119" from="p_str2" to="stg_19" fromId="118" toId="19">
</dataflow>
<dataflow id="120" from="stg_109" to="stg_19" fromId="109" toId="19">
</dataflow>
<dataflow id="121" from="stg_109" to="stg_19" fromId="109" toId="19">
</dataflow>
<dataflow id="122" from="stg_109" to="stg_19" fromId="109" toId="19">
</dataflow>
<dataflow id="123" from="stg_109" to="stg_19" fromId="109" toId="19">
</dataflow>
<dataflow id="125" from="p_str1" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="126" from="p_str1" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="127" from="p_str1" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="128" from="p_str1" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecMemCore" to="empty" fromId="129" toId="20">
</dataflow>
<dataflow id="131" from="in1_M_real" to="empty" fromId="89" toId="20">
</dataflow>
<dataflow id="133" from="p_str" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="135" from="RAM_1P_str" to="empty" fromId="134" toId="20">
</dataflow>
<dataflow id="136" from="p_str" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="138" from="stg_137" to="empty" fromId="137" toId="20">
</dataflow>
<dataflow id="139" from="p_str" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="140" from="p_str" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="141" from="p_str" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecMemCore" to="empty_2" fromId="129" toId="21">
</dataflow>
<dataflow id="143" from="in1_M_imag" to="empty_2" fromId="90" toId="21">
</dataflow>
<dataflow id="144" from="p_str" to="empty_2" fromId="132" toId="21">
</dataflow>
<dataflow id="145" from="RAM_1P_str" to="empty_2" fromId="134" toId="21">
</dataflow>
<dataflow id="146" from="p_str" to="empty_2" fromId="132" toId="21">
</dataflow>
<dataflow id="147" from="stg_137" to="empty_2" fromId="137" toId="21">
</dataflow>
<dataflow id="148" from="p_str" to="empty_2" fromId="132" toId="21">
</dataflow>
<dataflow id="149" from="p_str" to="empty_2" fromId="132" toId="21">
</dataflow>
<dataflow id="150" from="p_str" to="empty_2" fromId="132" toId="21">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="stg_22" fromId="115" toId="22">
</dataflow>
<dataflow id="152" from="in1_M_real" to="stg_22" fromId="89" toId="22">
</dataflow>
<dataflow id="153" from="in1_M_imag" to="stg_22" fromId="90" toId="22">
</dataflow>
<dataflow id="154" from="p_str2" to="stg_22" fromId="118" toId="22">
</dataflow>
<dataflow id="155" from="stg_109" to="stg_22" fromId="109" toId="22">
</dataflow>
<dataflow id="156" from="stg_109" to="stg_22" fromId="109" toId="22">
</dataflow>
<dataflow id="157" from="stg_109" to="stg_22" fromId="109" toId="22">
</dataflow>
<dataflow id="158" from="stg_109" to="stg_22" fromId="109" toId="22">
</dataflow>
<dataflow id="159" from="p_str1" to="stg_22" fromId="124" toId="22">
</dataflow>
<dataflow id="160" from="p_str1" to="stg_22" fromId="124" toId="22">
</dataflow>
<dataflow id="161" from="p_str1" to="stg_22" fromId="124" toId="22">
</dataflow>
<dataflow id="162" from="p_str1" to="stg_22" fromId="124" toId="22">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecMemCore" to="empty_3" fromId="129" toId="23">
</dataflow>
<dataflow id="164" from="in2_M_real" to="empty_3" fromId="91" toId="23">
</dataflow>
<dataflow id="165" from="p_str" to="empty_3" fromId="132" toId="23">
</dataflow>
<dataflow id="166" from="RAM_1P_str" to="empty_3" fromId="134" toId="23">
</dataflow>
<dataflow id="167" from="p_str" to="empty_3" fromId="132" toId="23">
</dataflow>
<dataflow id="168" from="stg_137" to="empty_3" fromId="137" toId="23">
</dataflow>
<dataflow id="169" from="p_str" to="empty_3" fromId="132" toId="23">
</dataflow>
<dataflow id="170" from="p_str" to="empty_3" fromId="132" toId="23">
</dataflow>
<dataflow id="171" from="p_str" to="empty_3" fromId="132" toId="23">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecMemCore" to="empty_4" fromId="129" toId="24">
</dataflow>
<dataflow id="173" from="in2_M_imag" to="empty_4" fromId="92" toId="24">
</dataflow>
<dataflow id="174" from="p_str" to="empty_4" fromId="132" toId="24">
</dataflow>
<dataflow id="175" from="RAM_1P_str" to="empty_4" fromId="134" toId="24">
</dataflow>
<dataflow id="176" from="p_str" to="empty_4" fromId="132" toId="24">
</dataflow>
<dataflow id="177" from="stg_137" to="empty_4" fromId="137" toId="24">
</dataflow>
<dataflow id="178" from="p_str" to="empty_4" fromId="132" toId="24">
</dataflow>
<dataflow id="179" from="p_str" to="empty_4" fromId="132" toId="24">
</dataflow>
<dataflow id="180" from="p_str" to="empty_4" fromId="132" toId="24">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecInterface" to="stg_25" fromId="115" toId="25">
</dataflow>
<dataflow id="182" from="in2_M_real" to="stg_25" fromId="91" toId="25">
</dataflow>
<dataflow id="183" from="in2_M_imag" to="stg_25" fromId="92" toId="25">
</dataflow>
<dataflow id="184" from="p_str2" to="stg_25" fromId="118" toId="25">
</dataflow>
<dataflow id="185" from="stg_109" to="stg_25" fromId="109" toId="25">
</dataflow>
<dataflow id="186" from="stg_109" to="stg_25" fromId="109" toId="25">
</dataflow>
<dataflow id="187" from="stg_109" to="stg_25" fromId="109" toId="25">
</dataflow>
<dataflow id="188" from="stg_109" to="stg_25" fromId="109" toId="25">
</dataflow>
<dataflow id="189" from="p_str1" to="stg_25" fromId="124" toId="25">
</dataflow>
<dataflow id="190" from="p_str1" to="stg_25" fromId="124" toId="25">
</dataflow>
<dataflow id="191" from="p_str1" to="stg_25" fromId="124" toId="25">
</dataflow>
<dataflow id="192" from="p_str1" to="stg_25" fromId="124" toId="25">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecMemCore" to="empty_5" fromId="129" toId="26">
</dataflow>
<dataflow id="194" from="out_M_real" to="empty_5" fromId="93" toId="26">
</dataflow>
<dataflow id="195" from="p_str" to="empty_5" fromId="132" toId="26">
</dataflow>
<dataflow id="196" from="RAM_1P_str" to="empty_5" fromId="134" toId="26">
</dataflow>
<dataflow id="197" from="p_str" to="empty_5" fromId="132" toId="26">
</dataflow>
<dataflow id="198" from="stg_137" to="empty_5" fromId="137" toId="26">
</dataflow>
<dataflow id="199" from="p_str" to="empty_5" fromId="132" toId="26">
</dataflow>
<dataflow id="200" from="p_str" to="empty_5" fromId="132" toId="26">
</dataflow>
<dataflow id="201" from="p_str" to="empty_5" fromId="132" toId="26">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecMemCore" to="empty_6" fromId="129" toId="27">
</dataflow>
<dataflow id="203" from="out_M_imag" to="empty_6" fromId="94" toId="27">
</dataflow>
<dataflow id="204" from="p_str" to="empty_6" fromId="132" toId="27">
</dataflow>
<dataflow id="205" from="RAM_1P_str" to="empty_6" fromId="134" toId="27">
</dataflow>
<dataflow id="206" from="p_str" to="empty_6" fromId="132" toId="27">
</dataflow>
<dataflow id="207" from="stg_137" to="empty_6" fromId="137" toId="27">
</dataflow>
<dataflow id="208" from="p_str" to="empty_6" fromId="132" toId="27">
</dataflow>
<dataflow id="209" from="p_str" to="empty_6" fromId="132" toId="27">
</dataflow>
<dataflow id="210" from="p_str" to="empty_6" fromId="132" toId="27">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecInterface" to="stg_28" fromId="115" toId="28">
</dataflow>
<dataflow id="212" from="out_M_real" to="stg_28" fromId="93" toId="28">
</dataflow>
<dataflow id="213" from="out_M_imag" to="stg_28" fromId="94" toId="28">
</dataflow>
<dataflow id="214" from="p_str2" to="stg_28" fromId="118" toId="28">
</dataflow>
<dataflow id="215" from="stg_109" to="stg_28" fromId="109" toId="28">
</dataflow>
<dataflow id="216" from="stg_109" to="stg_28" fromId="109" toId="28">
</dataflow>
<dataflow id="217" from="stg_109" to="stg_28" fromId="109" toId="28">
</dataflow>
<dataflow id="218" from="stg_109" to="stg_28" fromId="109" toId="28">
</dataflow>
<dataflow id="219" from="p_str1" to="stg_28" fromId="124" toId="28">
</dataflow>
<dataflow id="220" from="p_str1" to="stg_28" fromId="124" toId="28">
</dataflow>
<dataflow id="221" from="p_str1" to="stg_28" fromId="124" toId="28">
</dataflow>
<dataflow id="222" from="p_str1" to="stg_28" fromId="124" toId="28">
</dataflow>
<dataflow id="224" from="stg_223" to="index" fromId="223" toId="30">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="stg_29" to="index" fromId="29" toId="30">
</dataflow>
<dataflow id="226" from="index_1" to="index" fromId="32" toId="30">
<BackEdge/>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="227" from="stg_66" to="index" fromId="66" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="228" from="index" to="exitcond" fromId="30" toId="31">
</dataflow>
<dataflow id="230" from="stg_229" to="exitcond" fromId="229" toId="31">
</dataflow>
<dataflow id="231" from="index" to="index_1" fromId="30" toId="32">
</dataflow>
<dataflow id="233" from="stg_232" to="index_1" fromId="232" toId="32">
</dataflow>
<dataflow id="234" from="exitcond" to="stg_33" fromId="31" toId="33">
</dataflow>
<dataflow id="235" from="index" to="tmp" fromId="30" toId="34">
</dataflow>
<dataflow id="236" from="in1_M_real" to="in1_M_real_addr" fromId="89" toId="35">
</dataflow>
<dataflow id="238" from="stg_237" to="in1_M_real_addr" fromId="237" toId="35">
</dataflow>
<dataflow id="239" from="tmp" to="in1_M_real_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="240" from="in1_M_imag" to="in1_M_imag_addr" fromId="90" toId="36">
</dataflow>
<dataflow id="241" from="stg_237" to="in1_M_imag_addr" fromId="237" toId="36">
</dataflow>
<dataflow id="242" from="tmp" to="in1_M_imag_addr" fromId="34" toId="36">
</dataflow>
<dataflow id="243" from="in2_M_real" to="in2_M_real_addr" fromId="91" toId="37">
</dataflow>
<dataflow id="244" from="stg_237" to="in2_M_real_addr" fromId="237" toId="37">
</dataflow>
<dataflow id="245" from="tmp" to="in2_M_real_addr" fromId="34" toId="37">
</dataflow>
<dataflow id="246" from="in2_M_imag" to="in2_M_imag_addr" fromId="92" toId="38">
</dataflow>
<dataflow id="247" from="stg_237" to="in2_M_imag_addr" fromId="237" toId="38">
</dataflow>
<dataflow id="248" from="tmp" to="in2_M_imag_addr" fromId="34" toId="38">
</dataflow>
<dataflow id="249" from="in1_M_real_addr" to="in1_M_real_load" fromId="35" toId="39">
</dataflow>
<dataflow id="250" from="in1_M_imag_addr" to="in1_M_imag_load" fromId="36" toId="40">
</dataflow>
<dataflow id="251" from="in2_M_real_addr" to="in2_M_real_load" fromId="37" toId="41">
</dataflow>
<dataflow id="252" from="in2_M_imag_addr" to="in2_M_imag_load" fromId="38" toId="42">
</dataflow>
<dataflow id="253" from="in1_M_real_addr" to="in1_M_real_load" fromId="35" toId="43">
</dataflow>
<dataflow id="254" from="in1_M_imag_addr" to="in1_M_imag_load" fromId="36" toId="44">
</dataflow>
<dataflow id="255" from="in2_M_real_addr" to="in2_M_real_load" fromId="37" toId="45">
</dataflow>
<dataflow id="256" from="in2_M_imag_addr" to="in2_M_imag_load" fromId="38" toId="46">
</dataflow>
<dataflow id="257" from="in1_M_real_load" to="p_r_M_real" fromId="43" toId="47">
</dataflow>
<dataflow id="258" from="in2_M_real_load" to="p_r_M_real" fromId="45" toId="47">
</dataflow>
<dataflow id="259" from="in1_M_imag_load" to="p_r_M_imag" fromId="44" toId="48">
</dataflow>
<dataflow id="260" from="in2_M_imag_load" to="p_r_M_imag" fromId="46" toId="48">
</dataflow>
<dataflow id="261" from="in1_M_real_load" to="p_r_M_real" fromId="43" toId="49">
</dataflow>
<dataflow id="262" from="in2_M_real_load" to="p_r_M_real" fromId="45" toId="49">
</dataflow>
<dataflow id="263" from="in1_M_imag_load" to="p_r_M_imag" fromId="44" toId="50">
</dataflow>
<dataflow id="264" from="in2_M_imag_load" to="p_r_M_imag" fromId="46" toId="50">
</dataflow>
<dataflow id="265" from="in1_M_real_load" to="p_r_M_real" fromId="43" toId="51">
</dataflow>
<dataflow id="266" from="in2_M_real_load" to="p_r_M_real" fromId="45" toId="51">
</dataflow>
<dataflow id="267" from="in1_M_imag_load" to="p_r_M_imag" fromId="44" toId="52">
</dataflow>
<dataflow id="268" from="in2_M_imag_load" to="p_r_M_imag" fromId="46" toId="52">
</dataflow>
<dataflow id="269" from="in1_M_real_load" to="p_r_M_real" fromId="43" toId="53">
</dataflow>
<dataflow id="270" from="in2_M_real_load" to="p_r_M_real" fromId="45" toId="53">
</dataflow>
<dataflow id="271" from="in1_M_imag_load" to="p_r_M_imag" fromId="44" toId="54">
</dataflow>
<dataflow id="272" from="in2_M_imag_load" to="p_r_M_imag" fromId="46" toId="54">
</dataflow>
<dataflow id="273" from="in1_M_real_load" to="p_r_M_real" fromId="43" toId="55">
</dataflow>
<dataflow id="274" from="in2_M_real_load" to="p_r_M_real" fromId="45" toId="55">
</dataflow>
<dataflow id="275" from="in1_M_imag_load" to="p_r_M_imag" fromId="44" toId="56">
</dataflow>
<dataflow id="276" from="in2_M_imag_load" to="p_r_M_imag" fromId="46" toId="56">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="277" toId="57">
</dataflow>
<dataflow id="280" from="stg_279" to="empty_7" fromId="279" toId="57">
</dataflow>
<dataflow id="281" from="stg_279" to="empty_7" fromId="279" toId="57">
</dataflow>
<dataflow id="282" from="stg_279" to="empty_7" fromId="279" toId="57">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecLoopName" to="stg_58" fromId="283" toId="58">
</dataflow>
<dataflow id="286" from="p_str3" to="stg_58" fromId="285" toId="58">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="287" toId="59">
</dataflow>
<dataflow id="289" from="p_str3" to="tmp_1" fromId="285" toId="59">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecPipeline" to="stg_60" fromId="290" toId="60">
</dataflow>
<dataflow id="293" from="stg_292" to="stg_60" fromId="292" toId="60">
</dataflow>
<dataflow id="294" from="stg_292" to="stg_60" fromId="292" toId="60">
</dataflow>
<dataflow id="295" from="stg_292" to="stg_60" fromId="292" toId="60">
</dataflow>
<dataflow id="296" from="stg_109" to="stg_60" fromId="109" toId="60">
</dataflow>
<dataflow id="297" from="p_str1" to="stg_60" fromId="124" toId="60">
</dataflow>
<dataflow id="298" from="out_M_real" to="out_M_real_addr" fromId="93" toId="61">
</dataflow>
<dataflow id="299" from="stg_237" to="out_M_real_addr" fromId="237" toId="61">
</dataflow>
<dataflow id="300" from="tmp" to="out_M_real_addr" fromId="34" toId="61">
</dataflow>
<dataflow id="301" from="p_r_M_real" to="stg_62" fromId="55" toId="62">
</dataflow>
<dataflow id="302" from="out_M_real_addr" to="stg_62" fromId="61" toId="62">
</dataflow>
<dataflow id="303" from="out_M_imag" to="out_M_imag_addr" fromId="94" toId="63">
</dataflow>
<dataflow id="304" from="stg_237" to="out_M_imag_addr" fromId="237" toId="63">
</dataflow>
<dataflow id="305" from="tmp" to="out_M_imag_addr" fromId="34" toId="63">
</dataflow>
<dataflow id="306" from="p_r_M_imag" to="stg_64" fromId="56" toId="64">
</dataflow>
<dataflow id="307" from="out_M_imag_addr" to="stg_64" fromId="63" toId="64">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecRegionEnd" to="empty_8" fromId="308" toId="65">
</dataflow>
<dataflow id="310" from="p_str3" to="empty_8" fromId="285" toId="65">
</dataflow>
<dataflow id="311" from="tmp_1" to="empty_8" fromId="59" toId="65">
</dataflow>
<dataflow id="312" from="stg_109" to="stg_67" fromId="109" toId="67">
</dataflow>
<dataflow id="313" from="exitcond" to="stg_2" fromId="31" toId="2">
</dataflow>
<dataflow id="314" from="exitcond" to="stg_3" fromId="31" toId="3">
</dataflow>
<dataflow id="315" from="exitcond" to="stg_4" fromId="31" toId="4">
</dataflow>
<dataflow id="316" from="exitcond" to="stg_5" fromId="31" toId="5">
</dataflow>
<dataflow id="317" from="exitcond" to="stg_6" fromId="31" toId="6">
</dataflow>
<dataflow id="318" from="exitcond" to="stg_7" fromId="31" toId="7">
</dataflow>
<dataflow id="319" from="exitcond" to="stg_8" fromId="31" toId="8">
</dataflow>
<dataflow id="320" from="exitcond" to="stg_9" fromId="31" toId="9">
</dataflow>
</dataflows>


</stg>
