Active-HDL 13.0.376.8320 2024-01-26 11:28:08

Elaboration top modules:
Verilog Module                testbench
SystemVerilog Class           *base_class
SystemVerilog Class           \std::mailbox#(testbench::transaction) \


------------------------------------------------------------------------------------------------------------
Verilog Module                           | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------------
testbench                                | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
inv                                      | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------
SystemVerilog Interface                  | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------------
inv_if                                   | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------
SystemVerilog Class                      | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------------
\testbench test \                        | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
*base_class                              | vl      |      | 13.0.376.8320 (Windows64) | <unavailable>
\testbench cfg \                         | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
\testbench env \                         | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
\testbench generator \                   | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
\testbench driver \                      | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
\testbench monitor \                     | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
\testbench scoreboard \                  | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
\std::mailbox#(testbench::transaction) \ | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
\testbench transaction \                 | lab     |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------
Library                                  | Comment
------------------------------------------------------------------------------------------------------------
lab                                      | None
vl                                       | Standard Verilog library
------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench testbench


The performance of simulation is reduced. Version Student Edition
