  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=lstm_new.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=updated_weights.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/updated_weights.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights_dimensions.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/weights_dimensions.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=new_updated_weights.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_updated_weights.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=lstm_new.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=block_circulant.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=block_circulant.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=activation_LUT.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=activation_LUT.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/activation_LUT.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=lstm_tb.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=lstm_function' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7k160tfbg676-2L' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2L'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=1ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../block_circulant.cpp in debug mode
   Compiling ../../../../lstm_new.cpp in debug mode
   Generating csim.exe
In file included from ../../../../block_circulant.cpp:1:
In file included from ../../../../block_circulant.h:4:
In file included from D:/xilinx/Vitis/2024.2/include/ap_fixed.h:9:
In file included from D:/xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from D:/xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from D:/xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from D:/xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from D:/xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from D:/xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../lstm_new.cpp:2:
In file included from D:/xilinx/Vitis/2024.2/include/ap_fixed.h:9:
In file included from D:/xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from D:/xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from D:/xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from D:/xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from D:/xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from D:/xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Circulant[0][0] = 118.000000
Circulant[0][1] = 32.000000
Circulant[0][2] = 66.000000
Circulant[0][3] = 87.000000
Circulant[0][4] = 49.000000
Circulant[0][5] = -103.000000
Circulant[0][6] = -123.000000
Circulant[0][7] = -118.000000
Circulant[0][8] = -97.000000
Circulant[0][9] = -108.000000
Circulant[1][0] = 32.000000
Circulant[1][1] = 66.000000
Circulant[1][2] = 87.000000
Circulant[1][3] = 49.000000
Circulant[1][4] = -103.000000
Circulant[1][5] = -123.000000
Circulant[1][6] = -118.000000
Circulant[1][7] = -97.000000
Circulant[1][8] = -108.000000
Circulant[1][9] = 118.000000
Circulant[2][0] = 66.000000
Circulant[2][1] = 87.000000
Circulant[2][2] = 49.000000
Circulant[2][3] = -103.000000
Circulant[2][4] = -123.000000
Circulant[2][5] = -118.000000
Circulant[2][6] = -97.000000
Circulant[2][7] = -108.000000
Circulant[2][8] = 118.000000
Circulant[2][9] = 32.000000
Circulant[3][0] = 87.000000
Circulant[3][1] = 49.000000
Circulant[3][2] = -103.000000
Circulant[3][3] = -123.000000
Circulant[3][4] = -118.000000
Circulant[3][5] = -97.000000
Circulant[3][6] = -108.000000
Circulant[3][7] = 118.000000
Circulant[3][8] = 32.000000
Circulant[3][9] = 66.000000
Circulant[4][0] = 49.000000
Circulant[4][1] = -103.000000
Circulant[4][2] = -123.000000
Circulant[4][3] = -118.000000
Circulant[4][4] = -97.000000
Circulant[4][5] = -108.000000
Circulant[4][6] = 118.000000
Circulant[4][7] = 32.000000
Circulant[4][8] = 66.000000
Circulant[4][9] = 87.000000
Circulant[5][0] = -103.000000
Circulant[5][1] = -123.000000
Circulant[5][2] = -118.000000
Circulant[5][3] = -97.000000
Circulant[5][4] = -108.000000
Circulant[5][5] = 118.000000
Circulant[5][6] = 32.000000
Circulant[5][7] = 66.000000
Circulant[5][8] = 87.000000
Circulant[5][9] = 49.000000
Circulant[6][0] = -123.000000
Circulant[6][1] = -118.000000
Circulant[6][2] = -97.000000
Circulant[6][3] = -108.000000
Circulant[6][4] = 118.000000
Circulant[6][5] = 32.000000
Circulant[6][6] = 66.000000
Circulant[6][7] = 87.000000
Circulant[6][8] = 49.000000
Circulant[6][9] = -103.000000
Circulant[7][0] = -118.000000
Circulant[7][1] = -97.000000
Circulant[7][2] = -108.000000
Circulant[7][3] = 118.000000
Circulant[7][4] = 32.000000
Circulant[7][5] = 66.000000
Circulant[7][6] = 87.000000
Circulant[7][7] = 49.000000
Circulant[7][8] = -103.000000
Circulant[7][9] = -123.000000
Circulant[8][0] = -97.000000
Circulant[8][1] = -108.000000
Circulant[8][2] = 118.000000
Circulant[8][3] = 32.000000
Circulant[8][4] = 66.000000
Circulant[8][5] = 87.000000
Circulant[8][6] = 49.000000
Circulant[8][7] = -103.000000
Circulant[8][8] = -123.000000
Circulant[8][9] = -118.000000
Circulant[9][0] = -108.000000
Circulant[9][1] = 118.000000
Circulant[9][2] = 32.000000
Circulant[9][3] = 66.000000
Circulant[9][4] = 87.000000
Circulant[9][5] = 49.000000
Circulant[9][6] = -103.000000
Circulant[9][7] = -123.000000
Circulant[9][8] = -118.000000
Circulant[9][9] = -97.000000
LSTM Output: 
1 -1 -1 1 -1 -1 1 1 -1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.00390625 0 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 36.432 seconds; peak allocated memory: 163.020 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 49s
