xpm_cdc.sv,systemverilog,xil_defaultlib,../../XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../clk_core"
xpm_VCOMP.vhd,vhdl,xpm,../../XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../clk_core"
clk_core_sim_netlist.v,verilog,xil_defaultlib,../../../../clk_core/clk_core_sim_netlist.v,incdir="../../../../clk_core"
glbl.v,Verilog,xil_defaultlib,glbl.v
