// Seed: 1795544888
module module_0 ();
  logic id_1;
  logic id_2;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri id_8,
    output tri1 id_9
    , id_11
);
  logic id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout reg id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6;
  ;
  xor primCall (id_2, id_4, id_5, id_6);
  always begin : LABEL_0
    if ((1))
      if (-1'b0) begin : LABEL_1
        assign id_4 = -1 != -1 && id_5;
      end
    id_4 <= id_4;
  end
  module_0 modCall_1 ();
endmodule
