# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Feb 6 2024 12:42:14

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Faktning|CLOCK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Faktning|CLOCK:R vs. Faktning|CLOCK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: GHIT
			6.1.2::Path details for port: RESET
			6.1.3::Path details for port: RHIT
			6.1.4::Path details for port: START
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: GWIN
			6.2.2::Path details for port: RWIN
			6.2.3::Path details for port: TIMER_RUNNING
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: GHIT
			6.4.2::Path details for port: RESET
			6.4.3::Path details for port: RHIT
			6.4.4::Path details for port: START
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: GWIN
			6.5.2::Path details for port: RWIN
			6.5.3::Path details for port: TIMER_RUNNING
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: Faktning|CLOCK  | Frequency: 214.09 MHz  | Target: 151.52 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Faktning|CLOCK  Faktning|CLOCK  6600             1929        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
GHIT       CLOCK       2924         Faktning|CLOCK:R       
RESET      CLOCK       2567         Faktning|CLOCK:R       
RHIT       CLOCK       2574         Faktning|CLOCK:R       
START      CLOCK       2174         Faktning|CLOCK:R       


                       3.2::Clock to Out
                       -----------------

Data Port      Clock Port  Clock to Out  Clock Reference:Phase  
-------------  ----------  ------------  ---------------------  
GWIN           CLOCK       9794          Faktning|CLOCK:R       
RWIN           CLOCK       10081         Faktning|CLOCK:R       
TIMER_RUNNING  CLOCK       9976          Faktning|CLOCK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
GHIT       CLOCK       654         Faktning|CLOCK:R       
RESET      CLOCK       555         Faktning|CLOCK:R       
RHIT       CLOCK       135         Faktning|CLOCK:R       
START      CLOCK       927         Faktning|CLOCK:R       


               3.5::Minimum Clock to Out
               -------------------------

Data Port      Clock Port  Minimum Clock to Out  Clock Reference:Phase  
-------------  ----------  --------------------  ---------------------  
GWIN           CLOCK       9353                  Faktning|CLOCK:R       
RWIN           CLOCK       9676                  Faktning|CLOCK:R       
TIMER_RUNNING  CLOCK       9571                  Faktning|CLOCK:R       


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Faktning|CLOCK
********************************************
Clock: Faktning|CLOCK
Frequency: 214.09 MHz | Target: 151.52 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_6_LC_5_6_7/ce
Capture Clock    : counter_6_LC_5_6_7/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__150/I                              Odrv4                          0              6822   1929  RISE       1
I__150/O                              Odrv4                        351              7173   1929  RISE       1
I__152/I                              LocalMux                       0              7173   1929  RISE       1
I__152/O                              LocalMux                     330              7502   1929  RISE       1
I__154/I                              CEMux                          0              7502   1929  RISE       1
I__154/O                              CEMux                        603              8106   1929  RISE       1
counter_6_LC_5_6_7/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Faktning|CLOCK:R vs. Faktning|CLOCK:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_6_LC_5_6_7/ce
Capture Clock    : counter_6_LC_5_6_7/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__150/I                              Odrv4                          0              6822   1929  RISE       1
I__150/O                              Odrv4                        351              7173   1929  RISE       1
I__152/I                              LocalMux                       0              7173   1929  RISE       1
I__152/O                              LocalMux                     330              7502   1929  RISE       1
I__154/I                              CEMux                          0              7502   1929  RISE       1
I__154/O                              CEMux                        603              8106   1929  RISE       1
counter_6_LC_5_6_7/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: GHIT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : GHIT
Clock Port        : CLOCK
Clock Reference   : Faktning|CLOCK:R
Setup Time        : 2924


Data Path Delay                6359
+ Setup Time                      0
- Capture Clock Path Delay    -3435
---------------------------- ------
Setup to Clock                 2924

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
GHIT                                  Faktning                   0      0                  RISE  1       
GHIT_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
GHIT_ibuf_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
GHIT_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
GHIT_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__267/I                              Odrv4                      0      1127               RISE  1       
I__267/O                              Odrv4                      351    1478               RISE  1       
I__269/I                              IoSpan4Mux                 0      1478               RISE  1       
I__269/O                              IoSpan4Mux                 288    1765               RISE  1       
I__271/I                              Span4Mux_h                 0      1765               RISE  1       
I__271/O                              Span4Mux_h                 302    2067               RISE  1       
I__274/I                              Span4Mux_v                 0      2067               RISE  1       
I__274/O                              Span4Mux_v                 351    2418               RISE  1       
I__278/I                              Span4Mux_h                 0      2418               RISE  1       
I__278/O                              Span4Mux_h                 302    2719               RISE  1       
I__283/I                              Span4Mux_v                 0      2719               RISE  1       
I__283/O                              Span4Mux_v                 351    3070               RISE  1       
I__289/I                              LocalMux                   0      3070               RISE  1       
I__289/O                              LocalMux                   330    3400               RISE  1       
I__294/I                              InMux                      0      3400               RISE  1       
I__294/O                              InMux                      259    3659               RISE  1       
I__296/I                              CascadeMux                 0      3659               RISE  1       
I__296/O                              CascadeMux                 0      3659               RISE  1       
state_RNI65UK1_4_LC_6_5_7/in2         LogicCell40_SEQ_MODE_0000  0      3659               RISE  1       
state_RNI65UK1_4_LC_6_5_7/lcout       LogicCell40_SEQ_MODE_0000  379    4038               RISE  1       
I__201/I                              LocalMux                   0      4038               RISE  1       
I__201/O                              LocalMux                   330    4367               RISE  1       
I__202/I                              InMux                      0      4367               RISE  1       
I__202/O                              InMux                      259    4627               RISE  1       
state_fast_RNIS9LJ4_7_LC_5_5_7/in0    LogicCell40_SEQ_MODE_0000  0      4627               RISE  1       
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000  449    5076               RISE  8       
I__150/I                              Odrv4                      0      5076               RISE  1       
I__150/O                              Odrv4                      351    5426               RISE  1       
I__152/I                              LocalMux                   0      5426               RISE  1       
I__152/O                              LocalMux                   330    5756               RISE  1       
I__154/I                              CEMux                      0      5756               RISE  1       
I__154/O                              CEMux                      603    6359               RISE  1       
counter_6_LC_5_6_7/ce                 LogicCell40_SEQ_MODE_1010  0      6359               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__338/I                                      ClkMux                     0      3126               RISE  1       
I__338/O                                      ClkMux                     309    3435               RISE  1       
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010  0      3435               RISE  1       

6.1.2::Path details for port: RESET     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESET
Clock Port        : CLOCK
Clock Reference   : Faktning|CLOCK:R
Setup Time        : 2567


Data Path Delay                6002
+ Setup Time                      0
- Capture Clock Path Delay    -3435
---------------------------- ------
Setup to Clock                 2567

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESET                                          Faktning                   0      0                  RISE  1       
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
RESET_ibuf_iopad/DOUT                          IO_PAD                     510    510                RISE  1       
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__207/I                                       Odrv4                      0      1127               RISE  1       
I__207/O                                       Odrv4                      351    1478               RISE  1       
I__208/I                                       Span4Mux_v                 0      1478               RISE  1       
I__208/O                                       Span4Mux_v                 351    1829               RISE  1       
I__209/I                                       Span4Mux_h                 0      1829               RISE  1       
I__209/O                                       Span4Mux_h                 302    2130               RISE  1       
I__212/I                                       Span4Mux_h                 0      2130               RISE  1       
I__212/O                                       Span4Mux_h                 302    2432               RISE  1       
I__215/I                                       Span4Mux_v                 0      2432               RISE  1       
I__215/O                                       Span4Mux_v                 351    2782               RISE  1       
I__218/I                                       LocalMux                   0      2782               RISE  1       
I__218/O                                       LocalMux                   330    3112               RISE  1       
I__220/I                                       InMux                      0      3112               RISE  1       
I__220/O                                       InMux                      259    3371               RISE  1       
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000  0      3371               RISE  1       
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000  316    3687               RISE  1       
I__70/I                                        Odrv12                     0      3687               RISE  1       
I__70/O                                        Odrv12                     491    4178               RISE  1       
I__71/I                                        LocalMux                   0      4178               RISE  1       
I__71/O                                        LocalMux                   330    4508               RISE  1       
I__72/I                                        IoInMux                    0      4508               RISE  1       
I__72/O                                        IoInMux                    259    4767               RISE  1       
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4767               RISE  1       
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5384               RISE  17      
I__326/I                                       gio2CtrlBuf                0      5384               RISE  1       
I__326/O                                       gio2CtrlBuf                0      5384               RISE  1       
I__327/I                                       GlobalMux                  0      5384               RISE  1       
I__327/O                                       GlobalMux                  154    5539               RISE  1       
I__328/I                                       SRMux                      0      5539               RISE  1       
I__328/O                                       SRMux                      463    6002               RISE  1       
counter_1_LC_4_6_6/sr                          LogicCell40_SEQ_MODE_1010  0      6002               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__335/I                                      ClkMux                     0      3126               RISE  1       
I__335/O                                      ClkMux                     309    3435               RISE  1       
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010  0      3435               RISE  1       

6.1.3::Path details for port: RHIT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RHIT
Clock Port        : CLOCK
Clock Reference   : Faktning|CLOCK:R
Setup Time        : 2574


Data Path Delay                5539
+ Setup Time                    470
- Capture Clock Path Delay    -3435
---------------------------- ------
Setup to Clock                 2574

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
RHIT                                  Faktning                   0      0                  RISE  1       
RHIT_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
RHIT_ibuf_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
RHIT_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RHIT_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__310/I                              Odrv12                     0      1127               RISE  1       
I__310/O                              Odrv12                     491    1618               RISE  1       
I__312/I                              Span12Mux_v                0      1618               RISE  1       
I__312/O                              Span12Mux_v                491    2109               RISE  1       
I__314/I                              LocalMux                   0      2109               RISE  1       
I__314/O                              LocalMux                   330    2439               RISE  1       
I__317/I                              InMux                      0      2439               RISE  1       
I__317/O                              InMux                      259    2698               RISE  1       
RHIT_ibuf_RNIDVJQ_LC_2_6_0/in0        LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
RHIT_ibuf_RNIDVJQ_LC_2_6_0/lcout      LogicCell40_SEQ_MODE_0000  449    3147               RISE  3       
I__87/I                               Odrv12                     0      3147               RISE  1       
I__87/O                               Odrv12                     491    3638               RISE  1       
I__89/I                               LocalMux                   0      3638               RISE  1       
I__89/O                               LocalMux                   330    3968               RISE  1       
I__92/I                               InMux                      0      3968               RISE  1       
I__92/O                               InMux                      259    4227               RISE  1       
I__94/I                               CascadeMux                 0      4227               RISE  1       
I__94/O                               CascadeMux                 0      4227               RISE  1       
state_fast_RNIBO5N1_7_LC_4_6_0/in2    LogicCell40_SEQ_MODE_0000  0      4227               RISE  1       
state_fast_RNIBO5N1_7_LC_4_6_0/ltout  LogicCell40_SEQ_MODE_0000  344    4571               FALL  1       
I__69/I                               CascadeMux                 0      4571               FALL  1       
I__69/O                               CascadeMux                 0      4571               FALL  1       
counter_RNI7VHH2_3_LC_4_6_1/in2       LogicCell40_SEQ_MODE_0000  0      4571               FALL  1       
counter_RNI7VHH2_3_LC_4_6_1/lcout     LogicCell40_SEQ_MODE_0000  379    4950               RISE  7       
I__163/I                              LocalMux                   0      4950               RISE  1       
I__163/O                              LocalMux                   330    5279               RISE  1       
I__166/I                              InMux                      0      5279               RISE  1       
I__166/O                              InMux                      259    5539               RISE  1       
counter_7_LC_4_6_4/in0                LogicCell40_SEQ_MODE_1010  0      5539               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__335/I                                      ClkMux                     0      3126               RISE  1       
I__335/O                                      ClkMux                     309    3435               RISE  1       
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010  0      3435               RISE  1       

6.1.4::Path details for port: START     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : START
Clock Port        : CLOCK
Clock Reference   : Faktning|CLOCK:R
Setup Time        : 2174


Data Path Delay                5609
+ Setup Time                      0
- Capture Clock Path Delay    -3435
---------------------------- ------
Setup to Clock                 2174

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
START                                 Faktning                   0      0                  RISE  1       
START_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
START_ibuf_iopad/DOUT                 IO_PAD                     510    510                RISE  1       
START_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
START_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__381/I                              Odrv4                      0      1127               RISE  1       
I__381/O                              Odrv4                      351    1478               RISE  1       
I__382/I                              Span4Mux_v                 0      1478               RISE  1       
I__382/O                              Span4Mux_v                 351    1829               RISE  1       
I__383/I                              Span4Mux_h                 0      1829               RISE  1       
I__383/O                              Span4Mux_h                 302    2130               RISE  1       
I__386/I                              Span4Mux_h                 0      2130               RISE  1       
I__386/O                              Span4Mux_h                 302    2432               RISE  1       
I__392/I                              LocalMux                   0      2432               RISE  1       
I__392/O                              LocalMux                   330    2761               RISE  1       
I__397/I                              InMux                      0      2761               RISE  1       
I__397/O                              InMux                      259    3021               RISE  1       
state_fast_RNIVPHS_7_LC_4_6_7/in3     LogicCell40_SEQ_MODE_0000  0      3021               RISE  1       
state_fast_RNIVPHS_7_LC_4_6_7/lcout   LogicCell40_SEQ_MODE_0000  316    3336               RISE  1       
I__85/I                               LocalMux                   0      3336               RISE  1       
I__85/O                               LocalMux                   330    3666               RISE  1       
I__86/I                               InMux                      0      3666               RISE  1       
I__86/O                               InMux                      259    3926               RISE  1       
state_fast_RNIS9LJ4_7_LC_5_5_7/in1    LogicCell40_SEQ_MODE_0000  0      3926               RISE  1       
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000  400    4325               RISE  8       
I__150/I                              Odrv4                      0      4325               RISE  1       
I__150/O                              Odrv4                      351    4676               RISE  1       
I__152/I                              LocalMux                   0      4676               RISE  1       
I__152/O                              LocalMux                   330    5006               RISE  1       
I__154/I                              CEMux                      0      5006               RISE  1       
I__154/O                              CEMux                      603    5609               RISE  1       
counter_6_LC_5_6_7/ce                 LogicCell40_SEQ_MODE_1010  0      5609               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__338/I                                      ClkMux                     0      3126               RISE  1       
I__338/O                                      ClkMux                     309    3435               RISE  1       
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010  0      3435               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: GWIN      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : GWIN
Clock Port         : CLOCK
Clock Reference    : Faktning|CLOCK:R
Clock to Out Delay : 9794


Launch Clock Path Delay        3435
+ Clock To Q Delay              540
+ Data Path Delay              5819
---------------------------- ------
Clock To Out Delay             9794

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__341/I                                      ClkMux                     0      3126               RISE  1       
I__341/O                                      ClkMux                     309    3435               RISE  1       
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000  0      3435               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
GWINZ0_LC_6_5_1/lcout           LogicCell40_SEQ_MODE_1000  540    3975               RISE  3       
I__239/I                        Odrv4                      0      3975               RISE  1       
I__239/O                        Odrv4                      351    4325               RISE  1       
I__242/I                        Span4Mux_v                 0      4325               RISE  1       
I__242/O                        Span4Mux_v                 351    4676               RISE  1       
I__243/I                        Span4Mux_s0_v              0      4676               RISE  1       
I__243/O                        Span4Mux_s0_v              203    4879               RISE  1       
I__244/I                        LocalMux                   0      4879               RISE  1       
I__244/O                        LocalMux                   330    5209               RISE  1       
I__245/I                        IoInMux                    0      5209               RISE  1       
I__245/O                        IoInMux                    259    5469               RISE  1       
GWIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5469               RISE  1       
GWIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7706               FALL  1       
GWIN_obuf_iopad/DIN             IO_PAD                     0      7706               FALL  1       
GWIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9794               FALL  1       
GWIN                            Faktning                   0      9794               FALL  1       

6.2.2::Path details for port: RWIN      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : RWIN
Clock Port         : CLOCK
Clock Reference    : Faktning|CLOCK:R
Clock to Out Delay : 10081


Launch Clock Path Delay        3435
+ Clock To Q Delay              540
+ Data Path Delay              6106
---------------------------- ------
Clock To Out Delay            10081

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__341/I                                      ClkMux                     0      3126               RISE  1       
I__341/O                                      ClkMux                     309    3435               RISE  1       
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000  0      3435               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
RWINZ0_LC_6_5_3/lcout           LogicCell40_SEQ_MODE_1000  540    3975               RISE  3       
I__224/I                        Odrv4                      0      3975               RISE  1       
I__224/O                        Odrv4                      351    4325               RISE  1       
I__227/I                        Span4Mux_v                 0      4325               RISE  1       
I__227/O                        Span4Mux_v                 351    4676               RISE  1       
I__228/I                        Span4Mux_s0_v              0      4676               RISE  1       
I__228/O                        Span4Mux_s0_v              203    4879               RISE  1       
I__229/I                        IoSpan4Mux                 0      4879               RISE  1       
I__229/O                        IoSpan4Mux                 288    5167               RISE  1       
I__230/I                        LocalMux                   0      5167               RISE  1       
I__230/O                        LocalMux                   330    5497               RISE  1       
I__231/I                        IoInMux                    0      5497               RISE  1       
I__231/O                        IoInMux                    259    5756               RISE  1       
RWIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5756               RISE  1       
RWIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7993               FALL  1       
RWIN_obuf_iopad/DIN             IO_PAD                     0      7993               FALL  1       
RWIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   10081              FALL  1       
RWIN                            Faktning                   0      10081              FALL  1       

6.2.3::Path details for port: TIMER_RUNNING
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TIMER_RUNNING
Clock Port         : CLOCK
Clock Reference    : Faktning|CLOCK:R
Clock to Out Delay : 9976


Launch Clock Path Delay        3435
+ Clock To Q Delay              540
+ Data Path Delay              6001
---------------------------- ------
Clock To Out Delay             9976

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__336/I                                      ClkMux                     0      3126               RISE  1       
I__336/O                                      ClkMux                     309    3435               RISE  1       
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000  0      3435               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
TIMER_RUNNINGZ0_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000  540    3975               RISE  2       
I__248/I                                 Odrv4                      0      3975               RISE  1       
I__248/O                                 Odrv4                      351    4325               RISE  1       
I__250/I                                 Span4Mux_h                 0      4325               RISE  1       
I__250/O                                 Span4Mux_h                 302    4627               RISE  1       
I__251/I                                 Span4Mux_s0_h              0      4627               RISE  1       
I__251/O                                 Span4Mux_s0_h              147    4774               RISE  1       
I__252/I                                 IoSpan4Mux                 0      4774               RISE  1       
I__252/O                                 IoSpan4Mux                 288    5062               RISE  1       
I__253/I                                 LocalMux                   0      5062               RISE  1       
I__253/O                                 LocalMux                   330    5391               RISE  1       
I__254/I                                 IoInMux                    0      5391               RISE  1       
I__254/O                                 IoInMux                    259    5651               RISE  1       
TIMER_RUNNING_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5651               RISE  1       
TIMER_RUNNING_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7888               FALL  1       
TIMER_RUNNING_obuf_iopad/DIN             IO_PAD                     0      7888               FALL  1       
TIMER_RUNNING_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9976               FALL  1       
TIMER_RUNNING                            Faktning                   0      9976               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: GHIT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : GHIT
Clock Port        : CLOCK
Clock Reference   : Faktning|CLOCK:R
Hold Time         : 654


Capture Clock Path Delay       3435
+ Hold  Time                      0
- Data Path Delay             -2781
---------------------------- ------
Hold Time                       654

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
GHIT                           Faktning                   0      0                  FALL  1       
GHIT_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
GHIT_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
GHIT_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
GHIT_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__267/I                       Odrv4                      0      923                FALL  1       
I__267/O                       Odrv4                      372    1295               FALL  1       
I__268/I                       IoSpan4Mux                 0      1295               FALL  1       
I__268/O                       IoSpan4Mux                 323    1617               FALL  1       
I__270/I                       IoSpan4Mux                 0      1617               FALL  1       
I__270/O                       IoSpan4Mux                 323    1940               FALL  1       
I__273/I                       Span4Mux_h                 0      1940               FALL  1       
I__273/O                       Span4Mux_h                 316    2255               FALL  1       
I__276/I                       LocalMux                   0      2255               FALL  1       
I__276/O                       LocalMux                   309    2564               FALL  1       
I__279/I                       InMux                      0      2564               FALL  1       
I__279/O                       InMux                      217    2781               FALL  1       
I__284/I                       CascadeMux                 0      2781               FALL  1       
I__284/O                       CascadeMux                 0      2781               FALL  1       
state_3_LC_6_6_5/in2           LogicCell40_SEQ_MODE_1010  0      2781               FALL  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__340/I                                      ClkMux                     0      3126               RISE  1       
I__340/O                                      ClkMux                     309    3435               RISE  1       
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010  0      3435               RISE  1       

6.4.2::Path details for port: RESET     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESET
Clock Port        : CLOCK
Clock Reference   : Faktning|CLOCK:R
Hold Time         : 555


Capture Clock Path Delay       3435
+ Hold  Time                      0
- Data Path Delay             -2880
---------------------------- ------
Hold Time                       555

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
RESET                           Faktning                   0      0                  FALL  1       
RESET_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
RESET_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
RESET_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESET_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__207/I                        Odrv4                      0      923                FALL  1       
I__207/O                        Odrv4                      372    1295               FALL  1       
I__208/I                        Span4Mux_v                 0      1295               FALL  1       
I__208/O                        Span4Mux_v                 372    1666               FALL  1       
I__209/I                        Span4Mux_h                 0      1666               FALL  1       
I__209/O                        Span4Mux_h                 316    1982               FALL  1       
I__211/I                        Span4Mux_v                 0      1982               FALL  1       
I__211/O                        Span4Mux_v                 372    2354               FALL  1       
I__214/I                        LocalMux                   0      2354               FALL  1       
I__214/O                        LocalMux                   309    2662               FALL  1       
I__217/I                        InMux                      0      2662               FALL  1       
I__217/O                        InMux                      217    2880               FALL  1       
I__219/I                        CascadeMux                 0      2880               FALL  1       
I__219/O                        CascadeMux                 0      2880               FALL  1       
TIMER_RUNNINGZ0_LC_5_7_5/in2    LogicCell40_SEQ_MODE_1000  0      2880               FALL  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__336/I                                      ClkMux                     0      3126               RISE  1       
I__336/O                                      ClkMux                     309    3435               RISE  1       
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000  0      3435               RISE  1       

6.4.3::Path details for port: RHIT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RHIT
Clock Port        : CLOCK
Clock Reference   : Faktning|CLOCK:R
Hold Time         : 135


Capture Clock Path Delay       3435
+ Hold  Time                      0
- Data Path Delay             -3300
---------------------------- ------
Hold Time                       135

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
RHIT                           Faktning                   0      0                  FALL  1       
RHIT_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
RHIT_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
RHIT_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RHIT_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__311/I                       Odrv12                     0      923                FALL  1       
I__311/O                       Odrv12                     540    1463               FALL  1       
I__313/I                       Span12Mux_v                0      1463               FALL  1       
I__313/O                       Span12Mux_v                540    2003               FALL  1       
I__316/I                       Sp12to4                    0      2003               FALL  1       
I__316/O                       Sp12to4                    449    2452               FALL  1       
I__319/I                       LocalMux                   0      2452               FALL  1       
I__319/O                       LocalMux                   309    2760               FALL  1       
I__323/I                       InMux                      0      2760               FALL  1       
I__323/O                       InMux                      217    2978               FALL  1       
state_RNO_0_4_LC_5_5_2/in1     LogicCell40_SEQ_MODE_0000  0      2978               FALL  1       
state_RNO_0_4_LC_5_5_2/ltout   LogicCell40_SEQ_MODE_0000  323    3300               RISE  1       
I__97/I                        CascadeMux                 0      3300               RISE  1       
I__97/O                        CascadeMux                 0      3300               RISE  1       
state_4_LC_5_5_3/in2           LogicCell40_SEQ_MODE_1010  0      3300               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__339/I                                      ClkMux                     0      3126               RISE  1       
I__339/O                                      ClkMux                     309    3435               RISE  1       
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010  0      3435               RISE  1       

6.4.4::Path details for port: START     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : START
Clock Port        : CLOCK
Clock Reference   : Faktning|CLOCK:R
Hold Time         : 927


Capture Clock Path Delay       3435
+ Hold  Time                      0
- Data Path Delay             -2508
---------------------------- ------
Hold Time                       927

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
START                           Faktning                   0      0                  FALL  1       
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
START_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__381/I                        Odrv4                      0      923                FALL  1       
I__381/O                        Odrv4                      372    1295               FALL  1       
I__382/I                        Span4Mux_v                 0      1295               FALL  1       
I__382/O                        Span4Mux_v                 372    1666               FALL  1       
I__383/I                        Span4Mux_h                 0      1666               FALL  1       
I__383/O                        Span4Mux_h                 316    1982               FALL  1       
I__384/I                        LocalMux                   0      1982               FALL  1       
I__384/O                        LocalMux                   309    2291               FALL  1       
I__387/I                        InMux                      0      2291               FALL  1       
I__387/O                        InMux                      217    2508               FALL  1       
state_6_LC_6_6_0/in1            LogicCell40_SEQ_MODE_1010  0      2508               FALL  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__340/I                                      ClkMux                     0      3126               RISE  1       
I__340/O                                      ClkMux                     309    3435               RISE  1       
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010  0      3435               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: GWIN      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : GWIN
Clock Port         : CLOCK
Clock Reference    : Faktning|CLOCK:R
Clock to Out Delay : 9353


Launch Clock Path Delay        3435
+ Clock To Q Delay              540
+ Data Path Delay              5378
---------------------------- ------
Clock To Out Delay             9353

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__341/I                                      ClkMux                     0      3126               RISE  1       
I__341/O                                      ClkMux                     309    3435               RISE  1       
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000  0      3435               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
GWINZ0_LC_6_5_1/lcout           LogicCell40_SEQ_MODE_1000  540    3975               FALL  3       
I__239/I                        Odrv4                      0      3975               FALL  1       
I__239/O                        Odrv4                      372    4346               FALL  1       
I__242/I                        Span4Mux_v                 0      4346               FALL  1       
I__242/O                        Span4Mux_v                 372    4718               FALL  1       
I__243/I                        Span4Mux_s0_v              0      4718               FALL  1       
I__243/O                        Span4Mux_s0_v              189    4907               FALL  1       
I__244/I                        LocalMux                   0      4907               FALL  1       
I__244/O                        LocalMux                   309    5216               FALL  1       
I__245/I                        IoInMux                    0      5216               FALL  1       
I__245/O                        IoInMux                    217    5433               FALL  1       
GWIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5433               FALL  1       
GWIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7439               RISE  1       
GWIN_obuf_iopad/DIN             IO_PAD                     0      7439               RISE  1       
GWIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   9353               RISE  1       
GWIN                            Faktning                   0      9353               RISE  1       

6.5.2::Path details for port: RWIN      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : RWIN
Clock Port         : CLOCK
Clock Reference    : Faktning|CLOCK:R
Clock to Out Delay : 9676


Launch Clock Path Delay        3435
+ Clock To Q Delay              540
+ Data Path Delay              5701
---------------------------- ------
Clock To Out Delay             9676

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__341/I                                      ClkMux                     0      3126               RISE  1       
I__341/O                                      ClkMux                     309    3435               RISE  1       
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000  0      3435               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
RWINZ0_LC_6_5_3/lcout           LogicCell40_SEQ_MODE_1000  540    3975               RISE  3       
I__224/I                        Odrv4                      0      3975               RISE  1       
I__224/O                        Odrv4                      351    4325               RISE  1       
I__227/I                        Span4Mux_v                 0      4325               RISE  1       
I__227/O                        Span4Mux_v                 351    4676               RISE  1       
I__228/I                        Span4Mux_s0_v              0      4676               RISE  1       
I__228/O                        Span4Mux_s0_v              203    4879               RISE  1       
I__229/I                        IoSpan4Mux                 0      4879               RISE  1       
I__229/O                        IoSpan4Mux                 288    5167               RISE  1       
I__230/I                        LocalMux                   0      5167               RISE  1       
I__230/O                        LocalMux                   330    5497               RISE  1       
I__231/I                        IoInMux                    0      5497               RISE  1       
I__231/O                        IoInMux                    259    5756               RISE  1       
RWIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5756               RISE  1       
RWIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7762               RISE  1       
RWIN_obuf_iopad/DIN             IO_PAD                     0      7762               RISE  1       
RWIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   9676               RISE  1       
RWIN                            Faktning                   0      9676               RISE  1       

6.5.3::Path details for port: TIMER_RUNNING
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TIMER_RUNNING
Clock Port         : CLOCK
Clock Reference    : Faktning|CLOCK:R
Clock to Out Delay : 9571


Launch Clock Path Delay        3435
+ Clock To Q Delay              540
+ Data Path Delay              5596
---------------------------- ------
Clock To Out Delay             9571

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLOCK                                         Faktning                   0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                       Odrv4                      0      1127               RISE  1       
I__64/O                                       Odrv4                      351    1478               RISE  1       
I__65/I                                       IoSpan4Mux                 0      1478               RISE  1       
I__65/O                                       IoSpan4Mux                 288    1765               RISE  1       
I__66/I                                       LocalMux                   0      1765               RISE  1       
I__66/O                                       LocalMux                   330    2095               RISE  1       
I__67/I                                       IoInMux                    0      2095               RISE  1       
I__67/O                                       IoInMux                    259    2355               RISE  1       
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2355               RISE  1       
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    2972               RISE  20      
I__333/I                                      gio2CtrlBuf                0      2972               RISE  1       
I__333/O                                      gio2CtrlBuf                0      2972               RISE  1       
I__334/I                                      GlobalMux                  0      2972               RISE  1       
I__334/O                                      GlobalMux                  154    3126               RISE  1       
I__336/I                                      ClkMux                     0      3126               RISE  1       
I__336/O                                      ClkMux                     309    3435               RISE  1       
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000  0      3435               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
TIMER_RUNNINGZ0_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000  540    3975               FALL  2       
I__248/I                                 Odrv4                      0      3975               FALL  1       
I__248/O                                 Odrv4                      372    4346               FALL  1       
I__250/I                                 Span4Mux_h                 0      4346               FALL  1       
I__250/O                                 Span4Mux_h                 316    4662               FALL  1       
I__251/I                                 Span4Mux_s0_h              0      4662               FALL  1       
I__251/O                                 Span4Mux_s0_h              140    4802               FALL  1       
I__252/I                                 IoSpan4Mux                 0      4802               FALL  1       
I__252/O                                 IoSpan4Mux                 323    5125               FALL  1       
I__253/I                                 LocalMux                   0      5125               FALL  1       
I__253/O                                 LocalMux                   309    5433               FALL  1       
I__254/I                                 IoInMux                    0      5433               FALL  1       
I__254/O                                 IoInMux                    217    5651               FALL  1       
TIMER_RUNNING_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5651               FALL  1       
TIMER_RUNNING_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7657               RISE  1       
TIMER_RUNNING_obuf_iopad/DIN             IO_PAD                     0      7657               RISE  1       
TIMER_RUNNING_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   9571               RISE  1       
TIMER_RUNNING                            Faktning                   0      9571               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_6_LC_5_6_7/ce
Capture Clock    : counter_6_LC_5_6_7/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__150/I                              Odrv4                          0              6822   1929  RISE       1
I__150/O                              Odrv4                        351              7173   1929  RISE       1
I__152/I                              LocalMux                       0              7173   1929  RISE       1
I__152/O                              LocalMux                     330              7502   1929  RISE       1
I__154/I                              CEMux                          0              7502   1929  RISE       1
I__154/O                              CEMux                        603              8106   1929  RISE       1
counter_6_LC_5_6_7/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_0_LC_5_6_6/ce
Capture Clock    : counter_0_LC_5_6_6/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__150/I                              Odrv4                          0              6822   1929  RISE       1
I__150/O                              Odrv4                        351              7173   1929  RISE       1
I__152/I                              LocalMux                       0              7173   1929  RISE       1
I__152/O                              LocalMux                     330              7502   1929  RISE       1
I__154/I                              CEMux                          0              7502   1929  RISE       1
I__154/O                              CEMux                        603              8106   1929  RISE       1
counter_0_LC_5_6_6/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_5_LC_5_6_5/ce
Capture Clock    : counter_5_LC_5_6_5/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__150/I                              Odrv4                          0              6822   1929  RISE       1
I__150/O                              Odrv4                        351              7173   1929  RISE       1
I__152/I                              LocalMux                       0              7173   1929  RISE       1
I__152/O                              LocalMux                     330              7502   1929  RISE       1
I__154/I                              CEMux                          0              7502   1929  RISE       1
I__154/O                              CEMux                        603              8106   1929  RISE       1
counter_5_LC_5_6_5/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_4_LC_5_6_4/ce
Capture Clock    : counter_4_LC_5_6_4/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__150/I                              Odrv4                          0              6822   1929  RISE       1
I__150/O                              Odrv4                        351              7173   1929  RISE       1
I__152/I                              LocalMux                       0              7173   1929  RISE       1
I__152/O                              LocalMux                     330              7502   1929  RISE       1
I__154/I                              CEMux                          0              7502   1929  RISE       1
I__154/O                              CEMux                        603              8106   1929  RISE       1
counter_4_LC_5_6_4/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_1_LC_4_6_6/ce
Capture Clock    : counter_1_LC_4_6_6/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__151/I                              Odrv4                          0              6822   1929  RISE       1
I__151/O                              Odrv4                        351              7173   1929  RISE       1
I__153/I                              LocalMux                       0              7173   1929  RISE       1
I__153/O                              LocalMux                     330              7502   1929  RISE       1
I__155/I                              CEMux                          0              7502   1929  RISE       1
I__155/O                              CEMux                        603              8106   1929  RISE       1
counter_1_LC_4_6_6/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_7_LC_4_6_4/ce
Capture Clock    : counter_7_LC_4_6_4/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__151/I                              Odrv4                          0              6822   1929  RISE       1
I__151/O                              Odrv4                        351              7173   1929  RISE       1
I__153/I                              LocalMux                       0              7173   1929  RISE       1
I__153/O                              LocalMux                     330              7502   1929  RISE       1
I__155/I                              CEMux                          0              7502   1929  RISE       1
I__155/O                              CEMux                        603              8106   1929  RISE       1
counter_7_LC_4_6_4/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_3_LC_4_6_3/ce
Capture Clock    : counter_3_LC_4_6_3/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__151/I                              Odrv4                          0              6822   1929  RISE       1
I__151/O                              Odrv4                        351              7173   1929  RISE       1
I__153/I                              LocalMux                       0              7173   1929  RISE       1
I__153/O                              LocalMux                     330              7502   1929  RISE       1
I__155/I                              CEMux                          0              7502   1929  RISE       1
I__155/O                              CEMux                        603              8106   1929  RISE       1
counter_3_LC_4_6_3/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_2_LC_4_6_2/ce
Capture Clock    : counter_2_LC_4_6_2/clk
Setup Constraint : 6600p
Path slack       : 1929p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                4131
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8106
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout              LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                              LocalMux                       0              3975   1929  RISE       1
I__143/O                              LocalMux                     330              4304   1929  RISE       1
I__146/I                              InMux                          0              4304   1929  RISE       1
I__146/O                              InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0        LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout      LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                              LocalMux                       0              5013   1929  RISE       1
I__120/O                              LocalMux                     330              5342   1929  RISE       1
I__121/I                              InMux                          0              5342   1929  RISE       1
I__121/O                              InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3        LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout      LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                              LocalMux                       0              5917   1929  RISE       1
I__342/O                              LocalMux                     330              6247   1929  RISE       1
I__345/I                              InMux                          0              6247   1929  RISE       1
I__345/O                              InMux                        259              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in3    LogicCell40_SEQ_MODE_0000      0              6507   1929  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    316              6822   1929  RISE       8
I__151/I                              Odrv4                          0              6822   1929  RISE       1
I__151/O                              Odrv4                        351              7173   1929  RISE       1
I__153/I                              LocalMux                       0              7173   1929  RISE       1
I__153/O                              LocalMux                     330              7502   1929  RISE       1
I__155/I                              CEMux                          0              7502   1929  RISE       1
I__155/O                              CEMux                        603              8106   1929  RISE       1
counter_2_LC_4_6_2/ce                 LogicCell40_SEQ_MODE_1010      0              8106   1929  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : state_0_LC_4_5_0/ce
Capture Clock    : state_0_LC_4_5_0/clk
Setup Constraint : 6600p
Path slack       : 2848p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)    6600
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10035

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                3212
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7187
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                          LocalMux                       0              3975   1929  RISE       1
I__143/O                          LocalMux                     330              4304   1929  RISE       1
I__146/I                          InMux                          0              4304   1929  RISE       1
I__146/O                          InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                          LocalMux                       0              5013   1929  RISE       1
I__120/O                          LocalMux                     330              5342   1929  RISE       1
I__121/I                          InMux                          0              5342   1929  RISE       1
I__121/O                          InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/ltout  LogicCell40_SEQ_MODE_0000    274              5875   2848  FALL       1
I__190/I                          CascadeMux                     0              5875   2848  FALL       1
I__190/O                          CascadeMux                     0              5875   2848  FALL       1
state_RNO_0_LC_5_6_2/in2          LogicCell40_SEQ_MODE_0000      0              5875   2848  FALL       1
state_RNO_0_LC_5_6_2/lcout        LogicCell40_SEQ_MODE_0000    379              6254   2848  RISE       1
I__188/I                          LocalMux                       0              6254   2848  RISE       1
I__188/O                          LocalMux                     330              6584   2848  RISE       1
I__189/I                          CEMux                          0              6584   2848  RISE       1
I__189/O                          CEMux                        603              7187   2848  RISE       1
state_0_LC_4_5_0/ce               LogicCell40_SEQ_MODE_1010      0              7187   2848  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__337/I                                      ClkMux                         0              3126  RISE       1
I__337/O                                      ClkMux                       309              3435  RISE       1
state_0_LC_4_5_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_7_LC_4_6_4/in0
Capture Clock    : counter_7_LC_4_6_4/clk
Setup Constraint : 6600p
Path slack       : 2925p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2665
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6640
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1999  RISE       3
I__129/I                           LocalMux                       0              3975   2925  RISE       1
I__129/O                           LocalMux                     330              4304   2925  RISE       1
I__132/I                           InMux                          0              4304   2925  RISE       1
I__132/O                           InMux                        259              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/in0     LogicCell40_SEQ_MODE_0000      0              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/lcout   LogicCell40_SEQ_MODE_0000    449              5013   2925  RISE       1
I__83/I                            LocalMux                       0              5013   2925  RISE       1
I__83/O                            LocalMux                     330              5342   2925  RISE       1
I__84/I                            InMux                          0              5342   2925  RISE       1
I__84/O                            InMux                        259              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              6051   2925  RISE       7
I__163/I                           LocalMux                       0              6051   2925  RISE       1
I__163/O                           LocalMux                     330              6380   2925  RISE       1
I__166/I                           InMux                          0              6380   2925  RISE       1
I__166/O                           InMux                        259              6640   2925  RISE       1
counter_7_LC_4_6_4/in0             LogicCell40_SEQ_MODE_1010      0              6640   2925  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_6_LC_5_6_7/in0
Capture Clock    : counter_6_LC_5_6_7/clk
Setup Constraint : 6600p
Path slack       : 2925p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2665
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6640
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1999  RISE       3
I__129/I                           LocalMux                       0              3975   2925  RISE       1
I__129/O                           LocalMux                     330              4304   2925  RISE       1
I__132/I                           InMux                          0              4304   2925  RISE       1
I__132/O                           InMux                        259              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/in0     LogicCell40_SEQ_MODE_0000      0              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/lcout   LogicCell40_SEQ_MODE_0000    449              5013   2925  RISE       1
I__83/I                            LocalMux                       0              5013   2925  RISE       1
I__83/O                            LocalMux                     330              5342   2925  RISE       1
I__84/I                            InMux                          0              5342   2925  RISE       1
I__84/O                            InMux                        259              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              6051   2925  RISE       7
I__164/I                           LocalMux                       0              6051   2925  RISE       1
I__164/O                           LocalMux                     330              6380   2925  RISE       1
I__168/I                           InMux                          0              6380   2925  RISE       1
I__168/O                           InMux                        259              6640   2925  RISE       1
counter_6_LC_5_6_7/in0             LogicCell40_SEQ_MODE_1010      0              6640   2925  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_0_LC_5_6_6/in1
Capture Clock    : counter_0_LC_5_6_6/clk
Setup Constraint : 6600p
Path slack       : 2995p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2665
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6640
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1999  RISE       3
I__129/I                           LocalMux                       0              3975   2925  RISE       1
I__129/O                           LocalMux                     330              4304   2925  RISE       1
I__132/I                           InMux                          0              4304   2925  RISE       1
I__132/O                           InMux                        259              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/in0     LogicCell40_SEQ_MODE_0000      0              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/lcout   LogicCell40_SEQ_MODE_0000    449              5013   2925  RISE       1
I__83/I                            LocalMux                       0              5013   2925  RISE       1
I__83/O                            LocalMux                     330              5342   2925  RISE       1
I__84/I                            InMux                          0              5342   2925  RISE       1
I__84/O                            InMux                        259              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              6051   2925  RISE       7
I__164/I                           LocalMux                       0              6051   2925  RISE       1
I__164/O                           LocalMux                     330              6380   2925  RISE       1
I__169/I                           InMux                          0              6380   2995  RISE       1
I__169/O                           InMux                        259              6640   2995  RISE       1
counter_0_LC_5_6_6/in1             LogicCell40_SEQ_MODE_1010      0              6640   2995  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_4_LC_5_6_4/in1
Capture Clock    : counter_4_LC_5_6_4/clk
Setup Constraint : 6600p
Path slack       : 2995p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2665
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6640
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1999  RISE       3
I__129/I                           LocalMux                       0              3975   2925  RISE       1
I__129/O                           LocalMux                     330              4304   2925  RISE       1
I__132/I                           InMux                          0              4304   2925  RISE       1
I__132/O                           InMux                        259              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/in0     LogicCell40_SEQ_MODE_0000      0              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/lcout   LogicCell40_SEQ_MODE_0000    449              5013   2925  RISE       1
I__83/I                            LocalMux                       0              5013   2925  RISE       1
I__83/O                            LocalMux                     330              5342   2925  RISE       1
I__84/I                            InMux                          0              5342   2925  RISE       1
I__84/O                            InMux                        259              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              6051   2925  RISE       7
I__164/I                           LocalMux                       0              6051   2925  RISE       1
I__164/O                           LocalMux                     330              6380   2925  RISE       1
I__170/I                           InMux                          0              6380   2995  RISE       1
I__170/O                           InMux                        259              6640   2995  RISE       1
counter_4_LC_5_6_4/in1             LogicCell40_SEQ_MODE_1010      0              6640   2995  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_7_LC_4_6_4/in3
Capture Clock    : counter_7_LC_4_6_4/clk
Setup Constraint : 6600p
Path slack       : 3016p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2770
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6745
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout                     LogicCell40_SEQ_MODE_1010    540              3975   1978  RISE       4
I__137/I                                     LocalMux                       0              3975   3016  RISE       1
I__137/O                                     LocalMux                     330              4304   3016  RISE       1
I__141/I                                     InMux                          0              4304   3016  RISE       1
I__141/O                                     InMux                        259              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/in1                 LogicCell40_SEQ_MODE_0000      0              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/carryout            LogicCell40_SEQ_MODE_0000    259              4823   3016  RISE       2
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              4823   3016  RISE       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              4950   3016  RISE       2
counter_RNO_0_2_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_0000      0              4950   3016  RISE       1
counter_RNO_0_2_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_0000    126              5076   3016  RISE       2
counter_RNO_0_3_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_0000      0              5076   3016  RISE       1
counter_RNO_0_3_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_0000    126              5202   3016  RISE       2
counter_cry_3_THRU_LUT4_0_LC_4_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              5202   3016  RISE       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/carryout  LogicCell40_SEQ_MODE_0000    126              5328   3016  RISE       2
counter_cry_4_THRU_LUT4_0_LC_4_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              5328   3016  RISE       1
counter_cry_4_THRU_LUT4_0_LC_4_7_5/carryout  LogicCell40_SEQ_MODE_0000    126              5454   3016  RISE       2
counter_RNO_0_6_LC_4_7_6/carryin             LogicCell40_SEQ_MODE_0000      0              5454   3016  RISE       1
counter_RNO_0_6_LC_4_7_6/carryout            LogicCell40_SEQ_MODE_0000    126              5581   3016  RISE       1
I__117/I                                     InMux                          0              5581   3016  RISE       1
I__117/O                                     InMux                        259              5840   3016  RISE       1
counter_RNO_0_7_LC_4_7_7/in3                 LogicCell40_SEQ_MODE_0000      0              5840   3016  RISE       1
counter_RNO_0_7_LC_4_7_7/lcout               LogicCell40_SEQ_MODE_0000    316              6156   3016  RISE       1
I__115/I                                     LocalMux                       0              6156   3016  RISE       1
I__115/O                                     LocalMux                     330              6485   3016  RISE       1
I__116/I                                     InMux                          0              6485   3016  RISE       1
I__116/O                                     InMux                        259              6745   3016  RISE       1
counter_7_LC_4_6_4/in3                       LogicCell40_SEQ_MODE_1010      0              6745   3016  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_1_LC_4_6_6/in2
Capture Clock    : counter_1_LC_4_6_6/clk
Setup Constraint : 6600p
Path slack       : 3023p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9663

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2665
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6640
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1999  RISE       3
I__129/I                           LocalMux                       0              3975   2925  RISE       1
I__129/O                           LocalMux                     330              4304   2925  RISE       1
I__132/I                           InMux                          0              4304   2925  RISE       1
I__132/O                           InMux                        259              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/in0     LogicCell40_SEQ_MODE_0000      0              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/lcout   LogicCell40_SEQ_MODE_0000    449              5013   2925  RISE       1
I__83/I                            LocalMux                       0              5013   2925  RISE       1
I__83/O                            LocalMux                     330              5342   2925  RISE       1
I__84/I                            InMux                          0              5342   2925  RISE       1
I__84/O                            InMux                        259              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              6051   2925  RISE       7
I__163/I                           LocalMux                       0              6051   2925  RISE       1
I__163/O                           LocalMux                     330              6380   2925  RISE       1
I__167/I                           InMux                          0              6380   3023  RISE       1
I__167/O                           InMux                        259              6640   3023  RISE       1
I__172/I                           CascadeMux                     0              6640   3023  RISE       1
I__172/O                           CascadeMux                     0              6640   3023  RISE       1
counter_1_LC_4_6_6/in2             LogicCell40_SEQ_MODE_1010      0              6640   3023  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_5_LC_5_6_5/in2
Capture Clock    : counter_5_LC_5_6_5/clk
Setup Constraint : 6600p
Path slack       : 3023p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9663

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2665
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6640
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1999  RISE       3
I__129/I                           LocalMux                       0              3975   2925  RISE       1
I__129/O                           LocalMux                     330              4304   2925  RISE       1
I__132/I                           InMux                          0              4304   2925  RISE       1
I__132/O                           InMux                        259              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/in0     LogicCell40_SEQ_MODE_0000      0              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/lcout   LogicCell40_SEQ_MODE_0000    449              5013   2925  RISE       1
I__83/I                            LocalMux                       0              5013   2925  RISE       1
I__83/O                            LocalMux                     330              5342   2925  RISE       1
I__84/I                            InMux                          0              5342   2925  RISE       1
I__84/O                            InMux                        259              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              6051   2925  RISE       7
I__164/I                           LocalMux                       0              6051   2925  RISE       1
I__164/O                           LocalMux                     330              6380   2925  RISE       1
I__171/I                           InMux                          0              6380   3023  RISE       1
I__171/O                           InMux                        259              6640   3023  RISE       1
I__173/I                           CascadeMux                     0              6640   3023  RISE       1
I__173/O                           CascadeMux                     0              6640   3023  RISE       1
counter_5_LC_5_6_5/in2             LogicCell40_SEQ_MODE_1010      0              6640   3023  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : state_2_LC_6_6_4/in0
Capture Clock    : state_2_LC_6_6_4/clk
Setup Constraint : 6600p
Path slack       : 3058p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6507
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                          LocalMux                       0              3975   1929  RISE       1
I__143/O                          LocalMux                     330              4304   1929  RISE       1
I__146/I                          InMux                          0              4304   1929  RISE       1
I__146/O                          InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                          LocalMux                       0              5013   1929  RISE       1
I__120/O                          LocalMux                     330              5342   1929  RISE       1
I__121/I                          InMux                          0              5342   1929  RISE       1
I__121/O                          InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__343/I                          LocalMux                       0              5917   3058  RISE       1
I__343/O                          LocalMux                     330              6247   3058  RISE       1
I__349/I                          InMux                          0              6247   3058  RISE       1
I__349/O                          InMux                        259              6507   3058  RISE       1
state_2_LC_6_6_4/in0              LogicCell40_SEQ_MODE_1010      0              6507   3058  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : state_6_LC_6_6_0/in0
Capture Clock    : state_6_LC_6_6_0/clk
Setup Constraint : 6600p
Path slack       : 3058p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6507
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                          LocalMux                       0              3975   1929  RISE       1
I__143/O                          LocalMux                     330              4304   1929  RISE       1
I__146/I                          InMux                          0              4304   1929  RISE       1
I__146/O                          InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                          LocalMux                       0              5013   1929  RISE       1
I__120/O                          LocalMux                     330              5342   1929  RISE       1
I__121/I                          InMux                          0              5342   1929  RISE       1
I__121/O                          InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__343/I                          LocalMux                       0              5917   3058  RISE       1
I__343/O                          LocalMux                     330              6247   3058  RISE       1
I__351/I                          InMux                          0              6247   3058  RISE       1
I__351/O                          InMux                        259              6507   3058  RISE       1
state_6_LC_6_6_0/in0              LogicCell40_SEQ_MODE_1010      0              6507   3058  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_3_LC_4_6_3/in3
Capture Clock    : counter_3_LC_4_6_3/clk
Setup Constraint : 6600p
Path slack       : 3121p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2665
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6640
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1999  RISE       3
I__129/I                           LocalMux                       0              3975   2925  RISE       1
I__129/O                           LocalMux                     330              4304   2925  RISE       1
I__132/I                           InMux                          0              4304   2925  RISE       1
I__132/O                           InMux                        259              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/in0     LogicCell40_SEQ_MODE_0000      0              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/lcout   LogicCell40_SEQ_MODE_0000    449              5013   2925  RISE       1
I__83/I                            LocalMux                       0              5013   2925  RISE       1
I__83/O                            LocalMux                     330              5342   2925  RISE       1
I__84/I                            InMux                          0              5342   2925  RISE       1
I__84/O                            InMux                        259              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    449              6051   2925  RISE       7
I__163/I                           LocalMux                       0              6051   2925  RISE       1
I__163/O                           LocalMux                     330              6380   2925  RISE       1
I__165/I                           InMux                          0              6380   3121  RISE       1
I__165/O                           InMux                        259              6640   3121  RISE       1
counter_3_LC_4_6_3/in3             LogicCell40_SEQ_MODE_1010      0              6640   3121  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_6_LC_5_6_7/in3
Capture Clock    : counter_6_LC_5_6_7/clk
Setup Constraint : 6600p
Path slack       : 3142p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2644
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6619
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout                     LogicCell40_SEQ_MODE_1010    540              3975   1978  RISE       4
I__137/I                                     LocalMux                       0              3975   3016  RISE       1
I__137/O                                     LocalMux                     330              4304   3016  RISE       1
I__141/I                                     InMux                          0              4304   3016  RISE       1
I__141/O                                     InMux                        259              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/in1                 LogicCell40_SEQ_MODE_0000      0              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/carryout            LogicCell40_SEQ_MODE_0000    259              4823   3016  RISE       2
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              4823   3016  RISE       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              4950   3016  RISE       2
counter_RNO_0_2_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_0000      0              4950   3016  RISE       1
counter_RNO_0_2_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_0000    126              5076   3016  RISE       2
counter_RNO_0_3_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_0000      0              5076   3016  RISE       1
counter_RNO_0_3_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_0000    126              5202   3016  RISE       2
counter_cry_3_THRU_LUT4_0_LC_4_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              5202   3016  RISE       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/carryout  LogicCell40_SEQ_MODE_0000    126              5328   3016  RISE       2
counter_cry_4_THRU_LUT4_0_LC_4_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              5328   3016  RISE       1
counter_cry_4_THRU_LUT4_0_LC_4_7_5/carryout  LogicCell40_SEQ_MODE_0000    126              5454   3016  RISE       2
I__118/I                                     InMux                          0              5454   3142  RISE       1
I__118/O                                     InMux                        259              5714   3142  RISE       1
counter_RNO_0_6_LC_4_7_6/in3                 LogicCell40_SEQ_MODE_0000      0              5714   3142  RISE       1
counter_RNO_0_6_LC_4_7_6/lcout               LogicCell40_SEQ_MODE_0000    316              6030   3142  RISE       1
I__161/I                                     LocalMux                       0              6030   3142  RISE       1
I__161/O                                     LocalMux                     330              6359   3142  RISE       1
I__162/I                                     InMux                          0              6359   3142  RISE       1
I__162/O                                     InMux                        259              6619   3142  RISE       1
counter_6_LC_5_6_7/in3                       LogicCell40_SEQ_MODE_1010      0              6619   3142  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_4_LC_5_6_4/in0
Capture Clock    : counter_4_LC_5_6_4/clk
Setup Constraint : 6600p
Path slack       : 3199p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2391
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6366
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout                     LogicCell40_SEQ_MODE_1010    540              3975   1978  RISE       4
I__137/I                                     LocalMux                       0              3975   3016  RISE       1
I__137/O                                     LocalMux                     330              4304   3016  RISE       1
I__141/I                                     InMux                          0              4304   3016  RISE       1
I__141/O                                     InMux                        259              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/in1                 LogicCell40_SEQ_MODE_0000      0              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/carryout            LogicCell40_SEQ_MODE_0000    259              4823   3016  RISE       2
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              4823   3016  RISE       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              4950   3016  RISE       2
counter_RNO_0_2_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_0000      0              4950   3016  RISE       1
counter_RNO_0_2_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_0000    126              5076   3016  RISE       2
counter_RNO_0_3_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_0000      0              5076   3016  RISE       1
counter_RNO_0_3_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_0000    126              5202   3016  RISE       2
I__73/I                                      InMux                          0              5202   3198  RISE       1
I__73/O                                      InMux                        259              5462   3198  RISE       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/in3       LogicCell40_SEQ_MODE_0000      0              5462   3198  RISE       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/lcout     LogicCell40_SEQ_MODE_0000    316              5777   3198  RISE       1
I__186/I                                     LocalMux                       0              5777   3198  RISE       1
I__186/O                                     LocalMux                     330              6107   3198  RISE       1
I__187/I                                     InMux                          0              6107   3198  RISE       1
I__187/O                                     InMux                        259              6366   3198  RISE       1
counter_4_LC_5_6_4/in0                       LogicCell40_SEQ_MODE_1010      0              6366   3198  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : TIMER_RUNNINGZ0_LC_5_7_5/in3
Capture Clock    : TIMER_RUNNINGZ0_LC_5_7_5/clk
Setup Constraint : 6600p
Path slack       : 3254p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6507
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                          LocalMux                       0              3975   1929  RISE       1
I__143/O                          LocalMux                     330              4304   1929  RISE       1
I__146/I                          InMux                          0              4304   1929  RISE       1
I__146/O                          InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                          LocalMux                       0              5013   1929  RISE       1
I__120/O                          LocalMux                     330              5342   1929  RISE       1
I__121/I                          InMux                          0              5342   1929  RISE       1
I__121/O                          InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__344/I                          LocalMux                       0              5917   3255  RISE       1
I__344/O                          LocalMux                     330              6247   3255  RISE       1
I__352/I                          InMux                          0              6247   3255  RISE       1
I__352/O                          InMux                        259              6507   3255  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/in3      LogicCell40_SEQ_MODE_1000      0              6507   3255  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : state_4_LC_5_5_3/in3
Capture Clock    : state_4_LC_5_5_3/clk
Setup Constraint : 6600p
Path slack       : 3254p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6507
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                          LocalMux                       0              3975   1929  RISE       1
I__143/O                          LocalMux                     330              4304   1929  RISE       1
I__146/I                          InMux                          0              4304   1929  RISE       1
I__146/O                          InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                          LocalMux                       0              5013   1929  RISE       1
I__120/O                          LocalMux                     330              5342   1929  RISE       1
I__121/I                          InMux                          0              5342   1929  RISE       1
I__121/O                          InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                          LocalMux                       0              5917   1929  RISE       1
I__342/O                          LocalMux                     330              6247   1929  RISE       1
I__346/I                          InMux                          0              6247   3255  RISE       1
I__346/O                          InMux                        259              6507   3255  RISE       1
state_4_LC_5_5_3/in3              LogicCell40_SEQ_MODE_1010      0              6507   3255  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : state_5_LC_5_5_5/in3
Capture Clock    : state_5_LC_5_5_5/clk
Setup Constraint : 6600p
Path slack       : 3254p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6507
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                          LocalMux                       0              3975   1929  RISE       1
I__143/O                          LocalMux                     330              4304   1929  RISE       1
I__146/I                          InMux                          0              4304   1929  RISE       1
I__146/O                          InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                          LocalMux                       0              5013   1929  RISE       1
I__120/O                          LocalMux                     330              5342   1929  RISE       1
I__121/I                          InMux                          0              5342   1929  RISE       1
I__121/O                          InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__342/I                          LocalMux                       0              5917   1929  RISE       1
I__342/O                          LocalMux                     330              6247   1929  RISE       1
I__347/I                          InMux                          0              6247   3255  RISE       1
I__347/O                          InMux                        259              6507   3255  RISE       1
state_5_LC_5_5_5/in3              LogicCell40_SEQ_MODE_1010      0              6507   3255  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : state_1_LC_6_6_3/in3
Capture Clock    : state_1_LC_6_6_3/clk
Setup Constraint : 6600p
Path slack       : 3254p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6507
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                          LocalMux                       0              3975   1929  RISE       1
I__143/O                          LocalMux                     330              4304   1929  RISE       1
I__146/I                          InMux                          0              4304   1929  RISE       1
I__146/O                          InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                          LocalMux                       0              5013   1929  RISE       1
I__120/O                          LocalMux                     330              5342   1929  RISE       1
I__121/I                          InMux                          0              5342   1929  RISE       1
I__121/O                          InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__343/I                          LocalMux                       0              5917   3058  RISE       1
I__343/O                          LocalMux                     330              6247   3058  RISE       1
I__348/I                          InMux                          0              6247   3255  RISE       1
I__348/O                          InMux                        259              6507   3255  RISE       1
state_1_LC_6_6_3/in3              LogicCell40_SEQ_MODE_1010      0              6507   3255  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : state_3_LC_6_6_5/in3
Capture Clock    : state_3_LC_6_6_5/clk
Setup Constraint : 6600p
Path slack       : 3254p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6507
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__143/I                          LocalMux                       0              3975   1929  RISE       1
I__143/O                          LocalMux                     330              4304   1929  RISE       1
I__146/I                          InMux                          0              4304   1929  RISE       1
I__146/O                          InMux                        259              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/in0    LogicCell40_SEQ_MODE_0000      0              4564   1929  RISE       1
counter_RNI6R5D_0_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_0000    449              5013   1929  RISE       1
I__120/I                          LocalMux                       0              5013   1929  RISE       1
I__120/O                          LocalMux                     330              5342   1929  RISE       1
I__121/I                          InMux                          0              5342   1929  RISE       1
I__121/O                          InMux                        259              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5602   1929  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              5917   1929  RISE       8
I__343/I                          LocalMux                       0              5917   3058  RISE       1
I__343/O                          LocalMux                     330              6247   3058  RISE       1
I__350/I                          InMux                          0              6247   3255  RISE       1
I__350/O                          InMux                        259              6507   3255  RISE       1
state_3_LC_6_6_5/in3              LogicCell40_SEQ_MODE_1010      0              6507   3255  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_5_LC_5_6_5/in3
Capture Clock    : counter_5_LC_5_6_5/clk
Setup Constraint : 6600p
Path slack       : 3269p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2517
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6492
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout                     LogicCell40_SEQ_MODE_1010    540              3975   1978  RISE       4
I__137/I                                     LocalMux                       0              3975   3016  RISE       1
I__137/O                                     LocalMux                     330              4304   3016  RISE       1
I__141/I                                     InMux                          0              4304   3016  RISE       1
I__141/O                                     InMux                        259              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/in1                 LogicCell40_SEQ_MODE_0000      0              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/carryout            LogicCell40_SEQ_MODE_0000    259              4823   3016  RISE       2
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              4823   3016  RISE       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              4950   3016  RISE       2
counter_RNO_0_2_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_0000      0              4950   3016  RISE       1
counter_RNO_0_2_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_0000    126              5076   3016  RISE       2
counter_RNO_0_3_LC_4_7_3/carryin             LogicCell40_SEQ_MODE_0000      0              5076   3016  RISE       1
counter_RNO_0_3_LC_4_7_3/carryout            LogicCell40_SEQ_MODE_0000    126              5202   3016  RISE       2
counter_cry_3_THRU_LUT4_0_LC_4_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              5202   3016  RISE       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/carryout  LogicCell40_SEQ_MODE_0000    126              5328   3016  RISE       2
I__119/I                                     InMux                          0              5328   3269  RISE       1
I__119/O                                     InMux                        259              5588   3269  RISE       1
counter_cry_4_THRU_LUT4_0_LC_4_7_5/in3       LogicCell40_SEQ_MODE_0000      0              5588   3269  RISE       1
counter_cry_4_THRU_LUT4_0_LC_4_7_5/lcout     LogicCell40_SEQ_MODE_0000    316              5903   3269  RISE       1
I__179/I                                     LocalMux                       0              5903   3269  RISE       1
I__179/O                                     LocalMux                     330              6233   3269  RISE       1
I__180/I                                     InMux                          0              6233   3269  RISE       1
I__180/O                                     InMux                        259              6492   3269  RISE       1
counter_5_LC_5_6_5/in3                       LogicCell40_SEQ_MODE_1010      0              6492   3269  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_3_LC_4_6_3/in0
Capture Clock    : counter_3_LC_4_6_3/clk
Setup Constraint : 6600p
Path slack       : 3325p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2265
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6240
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout                     LogicCell40_SEQ_MODE_1010    540              3975   1978  RISE       4
I__137/I                                     LocalMux                       0              3975   3016  RISE       1
I__137/O                                     LocalMux                     330              4304   3016  RISE       1
I__141/I                                     InMux                          0              4304   3016  RISE       1
I__141/O                                     InMux                        259              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/in1                 LogicCell40_SEQ_MODE_0000      0              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/carryout            LogicCell40_SEQ_MODE_0000    259              4823   3016  RISE       2
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              4823   3016  RISE       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              4950   3016  RISE       2
counter_RNO_0_2_LC_4_7_2/carryin             LogicCell40_SEQ_MODE_0000      0              4950   3016  RISE       1
counter_RNO_0_2_LC_4_7_2/carryout            LogicCell40_SEQ_MODE_0000    126              5076   3016  RISE       2
I__74/I                                      InMux                          0              5076   3325  RISE       1
I__74/O                                      InMux                        259              5335   3325  RISE       1
counter_RNO_0_3_LC_4_7_3/in3                 LogicCell40_SEQ_MODE_0000      0              5335   3325  RISE       1
counter_RNO_0_3_LC_4_7_3/lcout               LogicCell40_SEQ_MODE_0000    316              5651   3325  RISE       1
I__75/I                                      LocalMux                       0              5651   3325  RISE       1
I__75/O                                      LocalMux                     330              5980   3325  RISE       1
I__76/I                                      InMux                          0              5980   3325  RISE       1
I__76/O                                      InMux                        259              6240   3325  RISE       1
counter_3_LC_4_6_3/in0                       LogicCell40_SEQ_MODE_1010      0              6240   3325  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_2_LC_4_6_2/in1
Capture Clock    : counter_2_LC_4_6_2/clk
Setup Constraint : 6600p
Path slack       : 3521p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2139
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6114
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout                     LogicCell40_SEQ_MODE_1010    540              3975   1978  RISE       4
I__137/I                                     LocalMux                       0              3975   3016  RISE       1
I__137/O                                     LocalMux                     330              4304   3016  RISE       1
I__141/I                                     InMux                          0              4304   3016  RISE       1
I__141/O                                     InMux                        259              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/in1                 LogicCell40_SEQ_MODE_0000      0              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/carryout            LogicCell40_SEQ_MODE_0000    259              4823   3016  RISE       2
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              4823   3016  RISE       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/carryout  LogicCell40_SEQ_MODE_0000    126              4950   3016  RISE       2
I__77/I                                      InMux                          0              4950   3521  RISE       1
I__77/O                                      InMux                        259              5209   3521  RISE       1
counter_RNO_0_2_LC_4_7_2/in3                 LogicCell40_SEQ_MODE_0000      0              5209   3521  RISE       1
counter_RNO_0_2_LC_4_7_2/lcout               LogicCell40_SEQ_MODE_0000    316              5525   3521  RISE       1
I__78/I                                      LocalMux                       0              5525   3521  RISE       1
I__78/O                                      LocalMux                     330              5854   3521  RISE       1
I__79/I                                      InMux                          0              5854   3521  RISE       1
I__79/O                                      InMux                        259              6114   3521  RISE       1
counter_2_LC_4_6_2/in1                       LogicCell40_SEQ_MODE_1010      0              6114   3521  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_1_LC_4_6_6/in1
Capture Clock    : counter_1_LC_4_6_6/clk
Setup Constraint : 6600p
Path slack       : 3647p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2013
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5988
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout                  LogicCell40_SEQ_MODE_1010    540              3975   1978  RISE       4
I__137/I                                  LocalMux                       0              3975   3016  RISE       1
I__137/O                                  LocalMux                     330              4304   3016  RISE       1
I__141/I                                  InMux                          0              4304   3016  RISE       1
I__141/O                                  InMux                        259              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/in1              LogicCell40_SEQ_MODE_0000      0              4564   3016  RISE       1
counter_cry_c_0_LC_4_7_0/carryout         LogicCell40_SEQ_MODE_0000    259              4823   3016  RISE       2
I__80/I                                   InMux                          0              4823   3647  RISE       1
I__80/O                                   InMux                        259              5083   3647  RISE       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/in3    LogicCell40_SEQ_MODE_0000      0              5083   3647  RISE       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5398   3647  RISE       1
I__81/I                                   LocalMux                       0              5398   3647  RISE       1
I__81/O                                   LocalMux                     330              5728   3647  RISE       1
I__82/I                                   InMux                          0              5728   3647  RISE       1
I__82/O                                   InMux                        259              5988   3647  RISE       1
counter_1_LC_4_6_6/in1                    LogicCell40_SEQ_MODE_1010      0              5988   3647  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_2_LC_4_6_2/in2
Capture Clock    : counter_2_LC_4_6_2/clk
Setup Constraint : 6600p
Path slack       : 3697p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9663

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1991
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5966
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1999  RISE       3
I__129/I                           LocalMux                       0              3975   2925  RISE       1
I__129/O                           LocalMux                     330              4304   2925  RISE       1
I__132/I                           InMux                          0              4304   2925  RISE       1
I__132/O                           InMux                        259              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/in0     LogicCell40_SEQ_MODE_0000      0              4564   2925  RISE       1
counter_RNIRAS9_0_LC_4_6_5/lcout   LogicCell40_SEQ_MODE_0000    449              5013   2925  RISE       1
I__83/I                            LocalMux                       0              5013   2925  RISE       1
I__83/O                            LocalMux                     330              5342   2925  RISE       1
I__84/I                            InMux                          0              5342   2925  RISE       1
I__84/O                            InMux                        259              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/in0    LogicCell40_SEQ_MODE_0000      0              5602   2925  RISE       1
counter_RNI7VHH2_3_LC_4_6_1/ltout  LogicCell40_SEQ_MODE_0000    365              5966   3696  RISE       1
I__68/I                            CascadeMux                     0              5966   3696  RISE       1
I__68/O                            CascadeMux                     0              5966   3696  RISE       1
counter_2_LC_4_6_2/in2             LogicCell40_SEQ_MODE_1010      0              5966   3696  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : state_3_LC_6_6_5/in0
Capture Clock    : state_3_LC_6_6_5/clk
Setup Constraint : 6600p
Path slack       : 3746p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1844
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout        LogicCell40_SEQ_MODE_1010    540              3975   3535  RISE       6
I__259/I                      Odrv4                          0              3975   3746  RISE       1
I__259/O                      Odrv4                        351              4325   3746  RISE       1
I__265/I                      LocalMux                       0              4325   3746  RISE       1
I__265/O                      LocalMux                     330              4655   3746  RISE       1
I__266/I                      InMux                          0              4655   3746  RISE       1
I__266/O                      InMux                        259              4914   3746  RISE       1
state_RNO_0_3_LC_6_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4914   3746  RISE       1
state_RNO_0_3_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_0000    316              5230   3746  RISE       1
I__255/I                      LocalMux                       0              5230   3746  RISE       1
I__255/O                      LocalMux                     330              5560   3746  RISE       1
I__256/I                      InMux                          0              5560   3746  RISE       1
I__256/O                      InMux                        259              5819   3746  RISE       1
state_3_LC_6_6_5/in0          LogicCell40_SEQ_MODE_1010      0              5819   3746  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : RWINZ0_LC_6_5_3/in3
Capture Clock    : RWINZ0_LC_6_5_3/clk
Setup Constraint : 6600p
Path slack       : 3844p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1942
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5917
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout              LogicCell40_SEQ_MODE_1011    540              3975   3844  RISE       6
I__400/I                            LocalMux                       0              3975   3844  RISE       1
I__400/O                            LocalMux                     330              4304   3844  RISE       1
I__404/I                            InMux                          0              4304   3844  RISE       1
I__404/O                            InMux                        259              4564   3844  RISE       1
RESET_ibuf_RNIH9HD1_LC_6_5_5/in0    LogicCell40_SEQ_MODE_0000      0              4564   3844  RISE       1
RESET_ibuf_RNIH9HD1_LC_6_5_5/ltout  LogicCell40_SEQ_MODE_0000    386              4950   3844  FALL       1
I__206/I                            CascadeMux                     0              4950   3844  FALL       1
I__206/O                            CascadeMux                     0              4950   3844  FALL       1
state_RNI0FMQ1_6_LC_6_5_6/in2       LogicCell40_SEQ_MODE_0000      0              4950   3844  FALL       1
state_RNI0FMQ1_6_LC_6_5_6/lcout     LogicCell40_SEQ_MODE_0000    379              5328   3844  RISE       2
I__203/I                            LocalMux                       0              5328   3844  RISE       1
I__203/O                            LocalMux                     330              5658   3844  RISE       1
I__204/I                            InMux                          0              5658   3844  RISE       1
I__204/O                            InMux                        259              5917   3844  RISE       1
RWINZ0_LC_6_5_3/in3                 LogicCell40_SEQ_MODE_1000      0              5917   3844  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : GWINZ0_LC_6_5_1/in3
Capture Clock    : GWINZ0_LC_6_5_1/clk
Setup Constraint : 6600p
Path slack       : 3844p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1942
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5917
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout              LogicCell40_SEQ_MODE_1011    540              3975   3844  RISE       6
I__400/I                            LocalMux                       0              3975   3844  RISE       1
I__400/O                            LocalMux                     330              4304   3844  RISE       1
I__404/I                            InMux                          0              4304   3844  RISE       1
I__404/O                            InMux                        259              4564   3844  RISE       1
RESET_ibuf_RNIH9HD1_LC_6_5_5/in0    LogicCell40_SEQ_MODE_0000      0              4564   3844  RISE       1
RESET_ibuf_RNIH9HD1_LC_6_5_5/ltout  LogicCell40_SEQ_MODE_0000    386              4950   3844  FALL       1
I__206/I                            CascadeMux                     0              4950   3844  FALL       1
I__206/O                            CascadeMux                     0              4950   3844  FALL       1
state_RNI0FMQ1_6_LC_6_5_6/in2       LogicCell40_SEQ_MODE_0000      0              4950   3844  FALL       1
state_RNI0FMQ1_6_LC_6_5_6/lcout     LogicCell40_SEQ_MODE_0000    379              5328   3844  RISE       2
I__203/I                            LocalMux                       0              5328   3844  RISE       1
I__203/O                            LocalMux                     330              5658   3844  RISE       1
I__205/I                            InMux                          0              5658   3844  RISE       1
I__205/O                            InMux                        259              5917   3844  RISE       1
GWINZ0_LC_6_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              5917   3844  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_6_6_4/lcout
Path End         : RWINZ0_LC_6_5_3/in1
Capture Clock    : RWINZ0_LC_6_5_3/clk
Setup Constraint : 6600p
Path slack       : 4166p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1494
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5469
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_6_6_4/lcout     LogicCell40_SEQ_MODE_1010    540              3975   4166  RISE       4
I__353/I                   LocalMux                       0              3975   4166  RISE       1
I__353/O                   LocalMux                     330              4304   4166  RISE       1
I__355/I                   InMux                          0              4304   4166  RISE       1
I__355/O                   InMux                        259              4564   4166  RISE       1
RWIN_RNO_0_LC_6_5_4/in3    LogicCell40_SEQ_MODE_0000      0              4564   4166  RISE       1
RWIN_RNO_0_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_0000    316              4879   4166  RISE       1
I__221/I                   LocalMux                       0              4879   4166  RISE       1
I__221/O                   LocalMux                     330              5209   4166  RISE       1
I__222/I                   InMux                          0              5209   4166  RISE       1
I__222/O                   InMux                        259              5469   4166  RISE       1
RWINZ0_LC_6_5_3/in1        LogicCell40_SEQ_MODE_1000      0              5469   4166  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_6_6_3/lcout
Path End         : GWINZ0_LC_6_5_1/in2
Capture Clock    : GWINZ0_LC_6_5_1/clk
Setup Constraint : 6600p
Path slack       : 4384p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9663

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1304
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5279
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_6_6_3/lcout     LogicCell40_SEQ_MODE_1010    540              3975   4384  RISE       3
I__369/I                   Odrv4                          0              3975   4384  RISE       1
I__369/O                   Odrv4                        351              4325   4384  RISE       1
I__371/I                   LocalMux                       0              4325   4384  RISE       1
I__371/O                   LocalMux                     330              4655   4384  RISE       1
I__373/I                   InMux                          0              4655   4384  RISE       1
I__373/O                   InMux                        259              4914   4384  RISE       1
GWIN_RNO_0_LC_6_5_0/in0    LogicCell40_SEQ_MODE_0000      0              4914   4384  RISE       1
GWIN_RNO_0_LC_6_5_0/ltout  LogicCell40_SEQ_MODE_0000    365              5279   4384  RISE       1
I__246/I                   CascadeMux                     0              5279   4384  RISE       1
I__246/O                   CascadeMux                     0              5279   4384  RISE       1
GWINZ0_LC_6_5_1/in2        LogicCell40_SEQ_MODE_1000      0              5279   4384  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_6_6_3/lcout
Path End         : RWINZ0_LC_6_5_3/in2
Capture Clock    : RWINZ0_LC_6_5_3/clk
Setup Constraint : 6600p
Path slack       : 4384p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9663

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1304
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5279
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_6_6_3/lcout     LogicCell40_SEQ_MODE_1010    540              3975   4384  RISE       3
I__369/I                   Odrv4                          0              3975   4384  RISE       1
I__369/O                   Odrv4                        351              4325   4384  RISE       1
I__371/I                   LocalMux                       0              4325   4384  RISE       1
I__371/O                   LocalMux                     330              4655   4384  RISE       1
I__374/I                   InMux                          0              4655   4384  RISE       1
I__374/O                   InMux                        259              4914   4384  RISE       1
RWIN_RNO_1_LC_6_5_2/in0    LogicCell40_SEQ_MODE_0000      0              4914   4384  RISE       1
RWIN_RNO_1_LC_6_5_2/ltout  LogicCell40_SEQ_MODE_0000    365              5279   4384  RISE       1
I__232/I                   CascadeMux                     0              5279   4384  RISE       1
I__232/O                   CascadeMux                     0              5279   4384  RISE       1
RWINZ0_LC_6_5_3/in2        LogicCell40_SEQ_MODE_1000      0              5279   4384  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_4_5_0/lcout
Path End         : GWINZ0_LC_6_5_1/in1
Capture Clock    : GWINZ0_LC_6_5_1/clk
Setup Constraint : 6600p
Path slack       : 4721p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 939
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4914
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__337/I                                      ClkMux                         0              3126  RISE       1
I__337/O                                      ClkMux                       309              3435  RISE       1
state_0_LC_4_5_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_4_5_0/lcout  LogicCell40_SEQ_MODE_1010    540              3975   4440  RISE       2
I__233/I                Odrv4                          0              3975   4440  RISE       1
I__233/O                Odrv4                        351              4325   4440  RISE       1
I__234/I                LocalMux                       0              4325   4440  RISE       1
I__234/O                LocalMux                     330              4655   4440  RISE       1
I__236/I                InMux                          0              4655   4720  RISE       1
I__236/O                InMux                        259              4914   4720  RISE       1
GWINZ0_LC_6_5_1/in1     LogicCell40_SEQ_MODE_1000      0              4914   4720  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : counter_3_LC_4_6_3/in1
Capture Clock    : counter_3_LC_4_6_3/clk
Setup Constraint : 6600p
Path slack       : 4721p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 939
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4914
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   3844  RISE       6
I__403/I                Odrv4                          0              3975   4720  RISE       1
I__403/O                Odrv4                        351              4325   4720  RISE       1
I__408/I                LocalMux                       0              4325   4720  RISE       1
I__408/O                LocalMux                     330              4655   4720  RISE       1
I__410/I                InMux                          0              4655   4720  RISE       1
I__410/O                InMux                        259              4914   4720  RISE       1
counter_3_LC_4_6_3/in1  LogicCell40_SEQ_MODE_1010      0              4914   4720  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : counter_7_LC_4_6_4/in2
Capture Clock    : counter_7_LC_4_6_4/clk
Setup Constraint : 6600p
Path slack       : 4749p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9663

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 939
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4914
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   3844  RISE       6
I__403/I                Odrv4                          0              3975   4720  RISE       1
I__403/O                Odrv4                        351              4325   4720  RISE       1
I__408/I                LocalMux                       0              4325   4720  RISE       1
I__408/O                LocalMux                     330              4655   4720  RISE       1
I__411/I                InMux                          0              4655   4748  RISE       1
I__411/O                InMux                        259              4914   4748  RISE       1
I__412/I                CascadeMux                     0              4914   4748  RISE       1
I__412/O                CascadeMux                     0              4914   4748  RISE       1
counter_7_LC_4_6_4/in2  LogicCell40_SEQ_MODE_1010      0              4914   4748  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_5_5_3/lcout
Path End         : state_4_LC_5_5_3/in2
Capture Clock    : state_4_LC_5_5_3/clk
Setup Constraint : 6600p
Path slack       : 4833p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9663

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 855
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4830
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_5_5_3/lcout        LogicCell40_SEQ_MODE_1010    540              3975   2750  RISE       6
I__360/I                      LocalMux                       0              3975   3184  RISE       1
I__360/O                      LocalMux                     330              4304   3184  RISE       1
I__366/I                      InMux                          0              4304   4833  RISE       1
I__366/O                      InMux                        259              4564   4833  RISE       1
state_RNO_0_4_LC_5_5_2/in3    LogicCell40_SEQ_MODE_0000      0              4564   4833  RISE       1
state_RNO_0_4_LC_5_5_2/ltout  LogicCell40_SEQ_MODE_0000    267              4830   4833  RISE       1
I__97/I                       CascadeMux                     0              4830   4833  RISE       1
I__97/O                       CascadeMux                     0              4830   4833  RISE       1
state_4_LC_5_5_3/in2          LogicCell40_SEQ_MODE_1010      0              4830   4833  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RWINZ0_LC_6_5_3/lcout
Path End         : RWINZ0_LC_6_5_3/in0
Capture Clock    : RWINZ0_LC_6_5_3/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
RWINZ0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              3975   4769  RISE       3
I__223/I               LocalMux                       0              3975   4769  RISE       1
I__223/O               LocalMux                     330              4304   4769  RISE       1
I__226/I               InMux                          0              4304   5001  RISE       1
I__226/O               InMux                        259              4564   5001  RISE       1
RWINZ0_LC_6_5_3/in0    LogicCell40_SEQ_MODE_1000      0              4564   5001  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GWINZ0_LC_6_5_1/lcout
Path End         : GWINZ0_LC_6_5_1/in0
Capture Clock    : GWINZ0_LC_6_5_1/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
GWINZ0_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              3975   4769  RISE       3
I__238/I               LocalMux                       0              3975   4769  RISE       1
I__238/O               LocalMux                     330              4304   4769  RISE       1
I__241/I               InMux                          0              4304   5001  RISE       1
I__241/O               InMux                        259              4564   5001  RISE       1
GWINZ0_LC_6_5_1/in0    LogicCell40_SEQ_MODE_1000      0              4564   5001  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TIMER_RUNNINGZ0_LC_5_7_5/lcout
Path End         : TIMER_RUNNINGZ0_LC_5_7_5/in0
Capture Clock    : TIMER_RUNNINGZ0_LC_5_7_5/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
TIMER_RUNNINGZ0_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3975   5001  RISE       2
I__247/I                        LocalMux                       0              3975   5001  RISE       1
I__247/O                        LocalMux                     330              4304   5001  RISE       1
I__249/I                        InMux                          0              4304   5001  RISE       1
I__249/O                        InMux                        259              4564   5001  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/in0    LogicCell40_SEQ_MODE_1000      0              4564   5001  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_1_LC_4_6_6/in0
Capture Clock    : counter_1_LC_4_6_6/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1929  RISE       4
I__144/I                  LocalMux                       0              3975   2974  RISE       1
I__144/O                  LocalMux                     330              4304   2974  RISE       1
I__148/I                  InMux                          0              4304   5001  RISE       1
I__148/O                  InMux                        259              4564   5001  RISE       1
counter_1_LC_4_6_6/in0    LogicCell40_SEQ_MODE_1010      0              4564   5001  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : state_4_LC_5_5_3/in0
Capture Clock    : state_4_LC_5_5_3/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   3535  RISE       6
I__258/I                LocalMux                       0              3975   3535  RISE       1
I__258/O                LocalMux                     330              4304   3535  RISE       1
I__263/I                InMux                          0              4304   5001  RISE       1
I__263/O                InMux                        259              4564   5001  RISE       1
state_4_LC_5_5_3/in0    LogicCell40_SEQ_MODE_1010      0              4564   5001  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : state_5_LC_5_5_5/in0
Capture Clock    : state_5_LC_5_5_5/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   3535  RISE       6
I__258/I                LocalMux                       0              3975   3535  RISE       1
I__258/O                LocalMux                     330              4304   3535  RISE       1
I__264/I                InMux                          0              4304   5001  RISE       1
I__264/O                InMux                        259              4564   5001  RISE       1
state_5_LC_5_5_5/in0    LogicCell40_SEQ_MODE_1010      0              4564   5001  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_6_6_3/lcout
Path End         : state_1_LC_6_6_3/in0
Capture Clock    : state_1_LC_6_6_3/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9565

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_6_6_3/lcout  LogicCell40_SEQ_MODE_1010    540              3975   4384  RISE       3
I__370/I                LocalMux                       0              3975   5001  RISE       1
I__370/O                LocalMux                     330              4304   5001  RISE       1
I__372/I                InMux                          0              4304   5001  RISE       1
I__372/O                InMux                        259              4564   5001  RISE       1
state_1_LC_6_6_3/in0    LogicCell40_SEQ_MODE_1010      0              4564   5001  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_6_6_5/lcout
Path End         : state_1_LC_6_6_3/in1
Capture Clock    : state_1_LC_6_6_3/clk
Setup Constraint : 6600p
Path slack       : 5071p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_6_6_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   2834  RISE       7
I__301/I                LocalMux                       0              3975   5071  RISE       1
I__301/O                LocalMux                     330              4304   5071  RISE       1
I__307/I                InMux                          0              4304   5071  RISE       1
I__307/O                InMux                        259              4564   5071  RISE       1
state_1_LC_6_6_3/in1    LogicCell40_SEQ_MODE_1010      0              4564   5071  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_6_6_0/lcout
Path End         : TIMER_RUNNINGZ0_LC_5_7_5/in1
Capture Clock    : TIMER_RUNNINGZ0_LC_5_7_5/clk
Setup Constraint : 6600p
Path slack       : 5071p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_6_6_0/lcout        LogicCell40_SEQ_MODE_1010    540              3975   2448  RISE       5
I__416/I                      LocalMux                       0              3975   5071  RISE       1
I__416/O                      LocalMux                     330              4304   5071  RISE       1
I__421/I                      InMux                          0              4304   5071  RISE       1
I__421/O                      InMux                        259              4564   5071  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/in1  LogicCell40_SEQ_MODE_1000      0              4564   5071  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_5_6_5/lcout
Path End         : counter_5_LC_5_6_5/in1
Capture Clock    : counter_5_LC_5_6_5/clk
Setup Constraint : 6600p
Path slack       : 5071p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_5_6_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   2518  RISE       3
I__174/I                  LocalMux                       0              3975   2518  RISE       1
I__174/O                  LocalMux                     330              4304   2518  RISE       1
I__177/I                  InMux                          0              4304   5071  RISE       1
I__177/O                  InMux                        259              4564   5071  RISE       1
counter_5_LC_5_6_5/in1    LogicCell40_SEQ_MODE_1010      0              4564   5071  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_6_6_5/lcout
Path End         : state_3_LC_6_6_5/in1
Capture Clock    : state_3_LC_6_6_5/clk
Setup Constraint : 6600p
Path slack       : 5071p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_6_6_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   2834  RISE       7
I__301/I                LocalMux                       0              3975   5071  RISE       1
I__301/O                LocalMux                     330              4304   5071  RISE       1
I__308/I                InMux                          0              4304   5071  RISE       1
I__308/O                InMux                        259              4564   5071  RISE       1
state_3_LC_6_6_5/in1    LogicCell40_SEQ_MODE_1010      0              4564   5071  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_6_6_4/lcout
Path End         : state_2_LC_6_6_4/in1
Capture Clock    : state_2_LC_6_6_4/clk
Setup Constraint : 6600p
Path slack       : 5071p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_1010    540              3975   4166  RISE       4
I__354/I                LocalMux                       0              3975   5071  RISE       1
I__354/O                LocalMux                     330              4304   5071  RISE       1
I__358/I                InMux                          0              4304   5071  RISE       1
I__358/O                InMux                        259              4564   5071  RISE       1
state_2_LC_6_6_4/in1    LogicCell40_SEQ_MODE_1010      0              4564   5071  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_5_5_3/lcout
Path End         : state_4_LC_5_5_3/in1
Capture Clock    : state_4_LC_5_5_3/clk
Setup Constraint : 6600p
Path slack       : 5071p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1010    540              3975   2750  RISE       6
I__361/I                LocalMux                       0              3975   5071  RISE       1
I__361/O                LocalMux                     330              4304   5071  RISE       1
I__367/I                InMux                          0              4304   5071  RISE       1
I__367/O                InMux                        259              4564   5071  RISE       1
state_4_LC_5_5_3/in1    LogicCell40_SEQ_MODE_1010      0              4564   5071  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : counter_6_LC_5_6_7/in1
Capture Clock    : counter_6_LC_5_6_7/clk
Setup Constraint : 6600p
Path slack       : 5071p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   3844  RISE       6
I__402/I                LocalMux                       0              3975   5071  RISE       1
I__402/O                LocalMux                     330              4304   5071  RISE       1
I__407/I                InMux                          0              4304   5071  RISE       1
I__407/O                InMux                        259              4564   5071  RISE       1
counter_6_LC_5_6_7/in1  LogicCell40_SEQ_MODE_1010      0              4564   5071  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_6_6_0/lcout
Path End         : state_5_LC_5_5_5/in1
Capture Clock    : state_5_LC_5_5_5/clk
Setup Constraint : 6600p
Path slack       : 5071p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9635

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_6_6_0/lcout  LogicCell40_SEQ_MODE_1010    540              3975   2448  RISE       5
I__417/I                LocalMux                       0              3975   5071  RISE       1
I__417/O                LocalMux                     330              4304   5071  RISE       1
I__422/I                InMux                          0              4304   5071  RISE       1
I__422/O                InMux                        259              4564   5071  RISE       1
state_5_LC_5_5_5/in1    LogicCell40_SEQ_MODE_1010      0              4564   5071  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : state_6_LC_6_6_0/in2
Capture Clock    : state_6_LC_6_6_0/clk
Setup Constraint : 6600p
Path slack       : 5099p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9663

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   3844  RISE       6
I__401/I                LocalMux                       0              3975   5099  RISE       1
I__401/O                LocalMux                     330              4304   5099  RISE       1
I__406/I                InMux                          0              4304   5099  RISE       1
I__406/O                InMux                        259              4564   5099  RISE       1
I__409/I                CascadeMux                     0              4564   5099  RISE       1
I__409/O                CascadeMux                     0              4564   5099  RISE       1
state_6_LC_6_6_0/in2    LogicCell40_SEQ_MODE_1010      0              4564   5099  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_fast_7_LC_6_6_2/lcout
Path End         : state_fast_7_LC_6_6_2/in3
Capture Clock    : state_fast_7_LC_6_6_2/clk
Setup Constraint : 6600p
Path slack       : 5197p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_fast_7_LC_6_6_2/clk                     LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_fast_7_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1011    540              3975   2399  RISE       3
I__376/I                     LocalMux                       0              3975   5197  RISE       1
I__376/O                     LocalMux                     330              4304   5197  RISE       1
I__378/I                     InMux                          0              4304   5197  RISE       1
I__378/O                     InMux                        259              4564   5197  RISE       1
state_fast_7_LC_6_6_2/in3    LogicCell40_SEQ_MODE_1011      0              4564   5197  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_fast_7_LC_6_6_2/clk                     LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_5_6_4/lcout
Path End         : counter_4_LC_5_6_4/in3
Capture Clock    : counter_4_LC_5_6_4/clk
Setup Constraint : 6600p
Path slack       : 5197p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_5_6_4/lcout  LogicCell40_SEQ_MODE_1010    540              3975   2525  RISE       3
I__181/I                  LocalMux                       0              3975   2525  RISE       1
I__181/O                  LocalMux                     330              4304   2525  RISE       1
I__184/I                  InMux                          0              4304   5197  RISE       1
I__184/O                  InMux                        259              4564   5197  RISE       1
counter_4_LC_5_6_4/in3    LogicCell40_SEQ_MODE_1010      0              4564   5197  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_0_LC_5_6_6/in3
Capture Clock    : counter_0_LC_5_6_6/clk
Setup Constraint : 6600p
Path slack       : 5197p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1978  RISE       4
I__138/I                  LocalMux                       0              3975   5197  RISE       1
I__138/O                  LocalMux                     330              4304   5197  RISE       1
I__142/I                  InMux                          0              4304   5197  RISE       1
I__142/O                  InMux                        259              4564   5197  RISE       1
counter_0_LC_5_6_6/in3    LogicCell40_SEQ_MODE_1010      0              4564   5197  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_2_LC_4_6_2/in3
Capture Clock    : counter_2_LC_4_6_2/clk
Setup Constraint : 6600p
Path slack       : 5197p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   3535  RISE       6
I__257/I                LocalMux                       0              3975   3760  RISE       1
I__257/O                LocalMux                     330              4304   3760  RISE       1
I__261/I                InMux                          0              4304   5197  RISE       1
I__261/O                InMux                        259              4564   5197  RISE       1
counter_2_LC_4_6_2/in3  LogicCell40_SEQ_MODE_1010      0              4564   5197  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_5_5_3/lcout
Path End         : state_2_LC_6_6_4/in3
Capture Clock    : state_2_LC_6_6_4/clk
Setup Constraint : 6600p
Path slack       : 5197p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1010    540              3975   2750  RISE       6
I__362/I                LocalMux                       0              3975   5197  RISE       1
I__362/O                LocalMux                     330              4304   5197  RISE       1
I__368/I                InMux                          0              4304   5197  RISE       1
I__368/O                InMux                        259              4564   5197  RISE       1
state_2_LC_6_6_4/in3    LogicCell40_SEQ_MODE_1010      0              4564   5197  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : state_7_LC_6_6_1/in3
Capture Clock    : state_7_LC_6_6_1/clk
Setup Constraint : 6600p
Path slack       : 5197p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   3844  RISE       6
I__401/I                LocalMux                       0              3975   5099  RISE       1
I__401/O                LocalMux                     330              4304   5099  RISE       1
I__405/I                InMux                          0              4304   5197  RISE       1
I__405/O                InMux                        259              4564   5197  RISE       1
state_7_LC_6_6_1/in3    LogicCell40_SEQ_MODE_1011      0              4564   5197  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_6_6_0/lcout
Path End         : state_6_LC_6_6_0/in3
Capture Clock    : state_6_LC_6_6_0/clk
Setup Constraint : 6600p
Path slack       : 5197p

Capture Clock Arrival Time (Faktning|CLOCK:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    9761

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4564
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_6_6_0/lcout  LogicCell40_SEQ_MODE_1010    540              3975   2448  RISE       5
I__415/I                LocalMux                       0              3975   5197  RISE       1
I__415/O                LocalMux                     330              4304   5197  RISE       1
I__420/I                InMux                          0              4304   5197  RISE       1
I__420/O                InMux                        259              4564   5197  RISE       1
state_6_LC_6_6_0/in3    LogicCell40_SEQ_MODE_1010      0              4564   5197  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GHIT
Path End         : counter_2_LC_4_6_2/in0
Capture Clock    : counter_2_LC_4_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3869
---------------------------------------   ---- 
End-of-path arrival time (ps)             3869
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
GHIT                              Faktning                       0                 0   +INF  RISE       1
GHIT_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
GHIT_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
GHIT_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
GHIT_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__267/I                          Odrv4                          0               973   +INF  FALL       1
I__267/O                          Odrv4                        372              1345   +INF  FALL       1
I__268/I                          IoSpan4Mux                     0              1345   +INF  FALL       1
I__268/O                          IoSpan4Mux                   323              1667   +INF  FALL       1
I__270/I                          IoSpan4Mux                     0              1667   +INF  FALL       1
I__270/O                          IoSpan4Mux                   323              1990   +INF  FALL       1
I__272/I                          LocalMux                       0              1990   +INF  FALL       1
I__272/O                          LocalMux                     309              2298   +INF  FALL       1
I__275/I                          InMux                          0              2298   +INF  FALL       1
I__275/O                          InMux                        217              2516   +INF  FALL       1
RHIT_ibuf_RNIDVJQ_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              2516   +INF  FALL       1
RHIT_ibuf_RNIDVJQ_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              2803   +INF  FALL       3
I__87/I                           Odrv12                         0              2803   +INF  FALL       1
I__87/O                           Odrv12                       540              3343   +INF  FALL       1
I__89/I                           LocalMux                       0              3343   +INF  FALL       1
I__89/O                           LocalMux                     309              3652   +INF  FALL       1
I__91/I                           InMux                          0              3652   +INF  FALL       1
I__91/O                           InMux                        217              3869   +INF  FALL       1
counter_2_LC_4_6_2/in0            LogicCell40_SEQ_MODE_1010      0              3869   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GHIT
Path End         : state_5_LC_5_5_5/in2
Capture Clock    : state_5_LC_5_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -323
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4023
---------------------------------------   ---- 
End-of-path arrival time (ps)             4023
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
GHIT                              Faktning                       0                 0   +INF  FALL       1
GHIT_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
GHIT_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
GHIT_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
GHIT_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__267/I                          Odrv4                          0               923   +INF  FALL       1
I__267/O                          Odrv4                        372              1295   +INF  FALL       1
I__268/I                          IoSpan4Mux                     0              1295   +INF  FALL       1
I__268/O                          IoSpan4Mux                   323              1617   +INF  FALL       1
I__270/I                          IoSpan4Mux                     0              1617   +INF  FALL       1
I__270/O                          IoSpan4Mux                   323              1940   +INF  FALL       1
I__272/I                          LocalMux                       0              1940   +INF  FALL       1
I__272/O                          LocalMux                     309              2248   +INF  FALL       1
I__275/I                          InMux                          0              2248   +INF  FALL       1
I__275/O                          InMux                        217              2466   +INF  FALL       1
RHIT_ibuf_RNIDVJQ_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              2466   +INF  FALL       1
RHIT_ibuf_RNIDVJQ_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              2753   +INF  FALL       3
I__88/I                           Odrv4                          0              2753   +INF  FALL       1
I__88/O                           Odrv4                        372              3125   +INF  FALL       1
I__90/I                           Span4Mux_v                     0              3125   +INF  FALL       1
I__90/O                           Span4Mux_v                   372              3497   +INF  FALL       1
I__93/I                           LocalMux                       0              3497   +INF  FALL       1
I__93/O                           LocalMux                     309              3805   +INF  FALL       1
I__95/I                           InMux                          0              3805   +INF  FALL       1
I__95/O                           InMux                        217              4023   +INF  FALL       1
I__96/I                           CascadeMux                     0              4023   +INF  FALL       1
I__96/O                           CascadeMux                     0              4023   +INF  FALL       1
state_5_LC_5_5_5/in2              LogicCell40_SEQ_MODE_1010      0              4023   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : state_6_LC_6_6_0/in1
Capture Clock    : state_6_LC_6_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -379
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  RISE       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
START_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__381/I                        Odrv4                          0               973   +INF  FALL       1
I__381/O                        Odrv4                        372              1345   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__384/I                        LocalMux                       0              2032   +INF  FALL       1
I__384/O                        LocalMux                     309              2341   +INF  FALL       1
I__387/I                        InMux                          0              2341   +INF  FALL       1
I__387/O                        InMux                        217              2558   +INF  FALL       1
state_6_LC_6_6_0/in1            LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : state_7_LC_6_6_1/in0
Capture Clock    : state_7_LC_6_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  FALL       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
START_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__381/I                        Odrv4                          0               923   +INF  FALL       1
I__381/O                        Odrv4                        372              1295   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1666   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              1982   +INF  FALL       1
I__384/I                        LocalMux                       0              1982   +INF  FALL       1
I__384/O                        LocalMux                     309              2291   +INF  FALL       1
I__388/I                        InMux                          0              2291   +INF  FALL       1
I__388/O                        InMux                        217              2508   +INF  FALL       1
state_7_LC_6_6_1/in0            LogicCell40_SEQ_MODE_1011      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : TIMER_RUNNINGZ0_LC_5_7_5/in2
Capture Clock    : TIMER_RUNNINGZ0_LC_5_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -323
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                           Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                        Odrv4                          0               973   +INF  FALL       1
I__207/O                        Odrv4                        372              1345   +INF  FALL       1
I__208/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__211/I                        Span4Mux_v                     0              2032   +INF  FALL       1
I__211/O                        Span4Mux_v                   372              2404   +INF  FALL       1
I__214/I                        LocalMux                       0              2404   +INF  FALL       1
I__214/O                        LocalMux                     309              2712   +INF  FALL       1
I__217/I                        InMux                          0              2712   +INF  FALL       1
I__217/O                        InMux                        217              2930   +INF  FALL       1
I__219/I                        CascadeMux                     0              2930   +INF  FALL       1
I__219/O                        CascadeMux                     0              2930   +INF  FALL       1
TIMER_RUNNINGZ0_LC_5_7_5/in2    LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_1_LC_4_6_6/sr
Capture Clock    : counter_1_LC_4_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5545
---------------------------------------   ---- 
End-of-path arrival time (ps)             5545
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  FALL       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__207/I                                       Odrv4                          0               923   +INF  FALL       1
I__207/O                                       Odrv4                        372              1295   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1295   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1666   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1666   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              1982   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              1982   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2298   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2298   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2669   +INF  FALL       1
I__218/I                                       LocalMux                       0              2669   +INF  FALL       1
I__218/O                                       LocalMux                     309              2978   +INF  FALL       1
I__220/I                                       InMux                          0              2978   +INF  FALL       1
I__220/O                                       InMux                        217              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3483   +INF  FALL       1
I__70/I                                        Odrv12                         0              3483   +INF  FALL       1
I__70/O                                        Odrv12                       540              4023   +INF  FALL       1
I__71/I                                        LocalMux                       0              4023   +INF  FALL       1
I__71/O                                        LocalMux                     309              4331   +INF  FALL       1
I__72/I                                        IoInMux                        0              4331   +INF  FALL       1
I__72/O                                        IoInMux                      217              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5110   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5110   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5187   +INF  FALL       1
I__328/I                                       SRMux                          0              5187   +INF  FALL       1
I__328/O                                       SRMux                        358              5545   +INF  FALL       1
counter_1_LC_4_6_6/sr                          LogicCell40_SEQ_MODE_1010      0              5545   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RWINZ0_LC_6_5_3/lcout
Path End         : RWIN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Faktning|CLOCK:R#1)       0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         3435
+ Clock To Q                                       540
+ Data Path Delay                                 6106
----------------------------------------------   ----- 
End-of-path arrival time (ps)                    10081
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RWINZ0_LC_6_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              3975   +INF  RISE       3
I__224/I                        Odrv4                          0              3975   +INF  RISE       1
I__224/O                        Odrv4                        351              4325   +INF  RISE       1
I__227/I                        Span4Mux_v                     0              4325   +INF  RISE       1
I__227/O                        Span4Mux_v                   351              4676   +INF  RISE       1
I__228/I                        Span4Mux_s0_v                  0              4676   +INF  RISE       1
I__228/O                        Span4Mux_s0_v                203              4879   +INF  RISE       1
I__229/I                        IoSpan4Mux                     0              4879   +INF  RISE       1
I__229/O                        IoSpan4Mux                   288              5167   +INF  RISE       1
I__230/I                        LocalMux                       0              5167   +INF  RISE       1
I__230/O                        LocalMux                     330              5497   +INF  RISE       1
I__231/I                        IoInMux                        0              5497   +INF  RISE       1
I__231/O                        IoInMux                      259              5756   +INF  RISE       1
RWIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5756   +INF  RISE       1
RWIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7993   +INF  FALL       1
RWIN_obuf_iopad/DIN             IO_PAD                         0              7993   +INF  FALL       1
RWIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             10081   +INF  FALL       1
RWIN                            Faktning                       0             10081   +INF  FALL       1


++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GWINZ0_LC_6_5_1/lcout
Path End         : GWIN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                5819
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9794
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
GWINZ0_LC_6_5_1/lcout           LogicCell40_SEQ_MODE_1000    540              3975   +INF  RISE       3
I__239/I                        Odrv4                          0              3975   +INF  RISE       1
I__239/O                        Odrv4                        351              4325   +INF  RISE       1
I__242/I                        Span4Mux_v                     0              4325   +INF  RISE       1
I__242/O                        Span4Mux_v                   351              4676   +INF  RISE       1
I__243/I                        Span4Mux_s0_v                  0              4676   +INF  RISE       1
I__243/O                        Span4Mux_s0_v                203              4879   +INF  RISE       1
I__244/I                        LocalMux                       0              4879   +INF  RISE       1
I__244/O                        LocalMux                     330              5209   +INF  RISE       1
I__245/I                        IoInMux                        0              5209   +INF  RISE       1
I__245/O                        IoInMux                      259              5469   +INF  RISE       1
GWIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5469   +INF  RISE       1
GWIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7706   +INF  FALL       1
GWIN_obuf_iopad/DIN             IO_PAD                         0              7706   +INF  FALL       1
GWIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9794   +INF  FALL       1
GWIN                            Faktning                       0              9794   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TIMER_RUNNINGZ0_LC_5_7_5/lcout
Path End         : TIMER_RUNNING
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                6001
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9976
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
TIMER_RUNNINGZ0_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3975   +INF  RISE       2
I__248/I                                 Odrv4                          0              3975   +INF  RISE       1
I__248/O                                 Odrv4                        351              4325   +INF  RISE       1
I__250/I                                 Span4Mux_h                     0              4325   +INF  RISE       1
I__250/O                                 Span4Mux_h                   302              4627   +INF  RISE       1
I__251/I                                 Span4Mux_s0_h                  0              4627   +INF  RISE       1
I__251/O                                 Span4Mux_s0_h                147              4774   +INF  RISE       1
I__252/I                                 IoSpan4Mux                     0              4774   +INF  RISE       1
I__252/O                                 IoSpan4Mux                   288              5062   +INF  RISE       1
I__253/I                                 LocalMux                       0              5062   +INF  RISE       1
I__253/O                                 LocalMux                     330              5391   +INF  RISE       1
I__254/I                                 IoInMux                        0              5391   +INF  RISE       1
I__254/O                                 IoInMux                      259              5651   +INF  RISE       1
TIMER_RUNNING_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5651   +INF  RISE       1
TIMER_RUNNING_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7888   +INF  FALL       1
TIMER_RUNNING_obuf_iopad/DIN             IO_PAD                         0              7888   +INF  FALL       1
TIMER_RUNNING_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9976   +INF  FALL       1
TIMER_RUNNING                            Faktning                       0              9976   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_7_LC_4_6_4/sr
Capture Clock    : counter_7_LC_4_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5545
---------------------------------------   ---- 
End-of-path arrival time (ps)             5545
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  FALL       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__207/I                                       Odrv4                          0               923   +INF  FALL       1
I__207/O                                       Odrv4                        372              1295   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1295   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1666   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1666   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              1982   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              1982   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2298   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2298   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2669   +INF  FALL       1
I__218/I                                       LocalMux                       0              2669   +INF  FALL       1
I__218/O                                       LocalMux                     309              2978   +INF  FALL       1
I__220/I                                       InMux                          0              2978   +INF  FALL       1
I__220/O                                       InMux                        217              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3483   +INF  FALL       1
I__70/I                                        Odrv12                         0              3483   +INF  FALL       1
I__70/O                                        Odrv12                       540              4023   +INF  FALL       1
I__71/I                                        LocalMux                       0              4023   +INF  FALL       1
I__71/O                                        LocalMux                     309              4331   +INF  FALL       1
I__72/I                                        IoInMux                        0              4331   +INF  FALL       1
I__72/O                                        IoInMux                      217              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5110   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5110   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5187   +INF  FALL       1
I__328/I                                       SRMux                          0              5187   +INF  FALL       1
I__328/O                                       SRMux                        358              5545   +INF  FALL       1
counter_7_LC_4_6_4/sr                          LogicCell40_SEQ_MODE_1010      0              5545   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_3_LC_4_6_3/sr
Capture Clock    : counter_3_LC_4_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5545
---------------------------------------   ---- 
End-of-path arrival time (ps)             5545
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  FALL       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__207/I                                       Odrv4                          0               923   +INF  FALL       1
I__207/O                                       Odrv4                        372              1295   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1295   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1666   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1666   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              1982   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              1982   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2298   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2298   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2669   +INF  FALL       1
I__218/I                                       LocalMux                       0              2669   +INF  FALL       1
I__218/O                                       LocalMux                     309              2978   +INF  FALL       1
I__220/I                                       InMux                          0              2978   +INF  FALL       1
I__220/O                                       InMux                        217              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3483   +INF  FALL       1
I__70/I                                        Odrv12                         0              3483   +INF  FALL       1
I__70/O                                        Odrv12                       540              4023   +INF  FALL       1
I__71/I                                        LocalMux                       0              4023   +INF  FALL       1
I__71/O                                        LocalMux                     309              4331   +INF  FALL       1
I__72/I                                        IoInMux                        0              4331   +INF  FALL       1
I__72/O                                        IoInMux                      217              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5110   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5110   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5187   +INF  FALL       1
I__328/I                                       SRMux                          0              5187   +INF  FALL       1
I__328/O                                       SRMux                        358              5545   +INF  FALL       1
counter_3_LC_4_6_3/sr                          LogicCell40_SEQ_MODE_1010      0              5545   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_2_LC_4_6_2/sr
Capture Clock    : counter_2_LC_4_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5545
---------------------------------------   ---- 
End-of-path arrival time (ps)             5545
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  FALL       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__207/I                                       Odrv4                          0               923   +INF  FALL       1
I__207/O                                       Odrv4                        372              1295   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1295   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1666   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1666   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              1982   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              1982   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2298   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2298   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2669   +INF  FALL       1
I__218/I                                       LocalMux                       0              2669   +INF  FALL       1
I__218/O                                       LocalMux                     309              2978   +INF  FALL       1
I__220/I                                       InMux                          0              2978   +INF  FALL       1
I__220/O                                       InMux                        217              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3483   +INF  FALL       1
I__70/I                                        Odrv12                         0              3483   +INF  FALL       1
I__70/O                                        Odrv12                       540              4023   +INF  FALL       1
I__71/I                                        LocalMux                       0              4023   +INF  FALL       1
I__71/O                                        LocalMux                     309              4331   +INF  FALL       1
I__72/I                                        IoInMux                        0              4331   +INF  FALL       1
I__72/O                                        IoInMux                      217              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5110   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5110   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5187   +INF  FALL       1
I__328/I                                       SRMux                          0              5187   +INF  FALL       1
I__328/O                                       SRMux                        358              5545   +INF  FALL       1
counter_2_LC_4_6_2/sr                          LogicCell40_SEQ_MODE_1010      0              5545   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_0_LC_4_5_0/sr
Capture Clock    : state_0_LC_4_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__329/I                                       SRMux                          0              5237   +INF  FALL       1
I__329/O                                       SRMux                        358              5595   +INF  FALL       1
state_0_LC_4_5_0/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__337/I                                      ClkMux                         0              3126  RISE       1
I__337/O                                      ClkMux                       309              3435  RISE       1
state_0_LC_4_5_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GHIT
Path End         : state_3_LC_6_6_5/in2
Capture Clock    : state_3_LC_6_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -323
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2831
---------------------------------------   ---- 
End-of-path arrival time (ps)             2831
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
GHIT                           Faktning                       0                 0   +INF  RISE       1
GHIT_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
GHIT_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
GHIT_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
GHIT_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__267/I                       Odrv4                          0               973   +INF  FALL       1
I__267/O                       Odrv4                        372              1345   +INF  FALL       1
I__268/I                       IoSpan4Mux                     0              1345   +INF  FALL       1
I__268/O                       IoSpan4Mux                   323              1667   +INF  FALL       1
I__270/I                       IoSpan4Mux                     0              1667   +INF  FALL       1
I__270/O                       IoSpan4Mux                   323              1990   +INF  FALL       1
I__273/I                       Span4Mux_h                     0              1990   +INF  FALL       1
I__273/O                       Span4Mux_h                   316              2305   +INF  FALL       1
I__276/I                       LocalMux                       0              2305   +INF  FALL       1
I__276/O                       LocalMux                     309              2614   +INF  FALL       1
I__279/I                       InMux                          0              2614   +INF  FALL       1
I__279/O                       InMux                        217              2831   +INF  FALL       1
I__284/I                       CascadeMux                     0              2831   +INF  FALL       1
I__284/O                       CascadeMux                     0              2831   +INF  FALL       1
state_3_LC_6_6_5/in2           LogicCell40_SEQ_MODE_1010      0              2831   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_6_LC_5_6_7/sr
Capture Clock    : counter_6_LC_5_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__330/I                                       SRMux                          0              5237   +INF  FALL       1
I__330/O                                       SRMux                        358              5595   +INF  FALL       1
counter_6_LC_5_6_7/sr                          LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_0_LC_5_6_6/sr
Capture Clock    : counter_0_LC_5_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__330/I                                       SRMux                          0              5237   +INF  FALL       1
I__330/O                                       SRMux                        358              5595   +INF  FALL       1
counter_0_LC_5_6_6/sr                          LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_5_LC_5_6_5/sr
Capture Clock    : counter_5_LC_5_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__330/I                                       SRMux                          0              5237   +INF  FALL       1
I__330/O                                       SRMux                        358              5595   +INF  FALL       1
counter_5_LC_5_6_5/sr                          LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_4_LC_5_6_4/sr
Capture Clock    : counter_4_LC_5_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__330/I                                       SRMux                          0              5237   +INF  FALL       1
I__330/O                                       SRMux                        358              5595   +INF  FALL       1
counter_4_LC_5_6_4/sr                          LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_5_LC_5_5_5/sr
Capture Clock    : state_5_LC_5_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__331/I                                       SRMux                          0              5237   +INF  FALL       1
I__331/O                                       SRMux                        358              5595   +INF  FALL       1
state_5_LC_5_5_5/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_4_LC_5_5_3/sr
Capture Clock    : state_4_LC_5_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__331/I                                       SRMux                          0              5237   +INF  FALL       1
I__331/O                                       SRMux                        358              5595   +INF  FALL       1
state_4_LC_5_5_3/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_3_LC_6_6_5/sr
Capture Clock    : state_3_LC_6_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_3_LC_6_6_5/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_2_LC_6_6_4/sr
Capture Clock    : state_2_LC_6_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_2_LC_6_6_4/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_1_LC_6_6_3/sr
Capture Clock    : state_1_LC_6_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_1_LC_6_6_3/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_fast_7_LC_6_6_2/sr
Capture Clock    : state_fast_7_LC_6_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_fast_7_LC_6_6_2/sr                       LogicCell40_SEQ_MODE_1011      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_fast_7_LC_6_6_2/clk                     LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_7_LC_6_6_1/sr
Capture Clock    : state_7_LC_6_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_7_LC_6_6_1/sr                            LogicCell40_SEQ_MODE_1011      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_6_LC_6_6_0/sr
Capture Clock    : state_6_LC_6_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_6_LC_6_6_0/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : counter_6_LC_5_6_7/in2
Capture Clock    : counter_6_LC_5_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -323
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2874
---------------------------------------   ---- 
End-of-path arrival time (ps)             2874
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  RISE       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
START_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__381/I                        Odrv4                          0               973   +INF  FALL       1
I__381/O                        Odrv4                        372              1345   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__385/I                        Span4Mux_h                     0              2032   +INF  FALL       1
I__385/O                        Span4Mux_h                   316              2348   +INF  FALL       1
I__390/I                        LocalMux                       0              2348   +INF  FALL       1
I__390/O                        LocalMux                     309              2656   +INF  FALL       1
I__393/I                        InMux                          0              2656   +INF  FALL       1
I__393/O                        InMux                        217              2874   +INF  FALL       1
I__398/I                        CascadeMux                     0              2874   +INF  FALL       1
I__398/O                        CascadeMux                     0              2874   +INF  FALL       1
counter_6_LC_5_6_7/in2          LogicCell40_SEQ_MODE_1010      0              2874   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : counter_3_LC_4_6_3/in2
Capture Clock    : counter_3_LC_4_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -323
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2824
---------------------------------------   ---- 
End-of-path arrival time (ps)             2824
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  FALL       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
START_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__381/I                        Odrv4                          0               923   +INF  FALL       1
I__381/O                        Odrv4                        372              1295   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1666   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              1982   +INF  FALL       1
I__385/I                        Span4Mux_h                     0              1982   +INF  FALL       1
I__385/O                        Span4Mux_h                   316              2298   +INF  FALL       1
I__391/I                        LocalMux                       0              2298   +INF  FALL       1
I__391/O                        LocalMux                     309              2606   +INF  FALL       1
I__394/I                        InMux                          0              2606   +INF  FALL       1
I__394/O                        InMux                        217              2824   +INF  FALL       1
I__399/I                        CascadeMux                     0              2824   +INF  FALL       1
I__399/O                        CascadeMux                     0              2824   +INF  FALL       1
counter_3_LC_4_6_3/in2          LogicCell40_SEQ_MODE_1010      0              2824   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : state_fast_7_LC_6_6_2/in1
Capture Clock    : state_fast_7_LC_6_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -379
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  RISE       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
START_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__381/I                        Odrv4                          0               973   +INF  FALL       1
I__381/O                        Odrv4                        372              1345   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__384/I                        LocalMux                       0              2032   +INF  FALL       1
I__384/O                        LocalMux                     309              2341   +INF  FALL       1
I__389/I                        InMux                          0              2341   +INF  FALL       1
I__389/O                        InMux                        217              2558   +INF  FALL       1
state_fast_7_LC_6_6_2/in1       LogicCell40_SEQ_MODE_1011      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_fast_7_LC_6_6_2/clk                     LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : counter_7_LC_4_6_4/in1
Capture Clock    : counter_7_LC_4_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                       -379
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2874
---------------------------------------   ---- 
End-of-path arrival time (ps)             2874
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  RISE       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
START_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__381/I                        Odrv4                          0               973   +INF  FALL       1
I__381/O                        Odrv4                        372              1345   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__385/I                        Span4Mux_h                     0              2032   +INF  FALL       1
I__385/O                        Span4Mux_h                   316              2348   +INF  FALL       1
I__391/I                        LocalMux                       0              2348   +INF  FALL       1
I__391/O                        LocalMux                     309              2656   +INF  FALL       1
I__395/I                        InMux                          0              2656   +INF  FALL       1
I__395/O                        InMux                        217              2874   +INF  FALL       1
counter_7_LC_4_6_4/in1          LogicCell40_SEQ_MODE_1010      0              2874   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_6_6_5/lcout
Path End         : state_1_LC_6_6_3/in1
Capture Clock    : state_1_LC_6_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_6_6_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       7
I__301/I                LocalMux                       0              3975   1066  FALL       1
I__301/O                LocalMux                     309              4283   1066  FALL       1
I__307/I                InMux                          0              4283   1066  FALL       1
I__307/O                InMux                        217              4501   1066  FALL       1
state_1_LC_6_6_3/in1    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_6_6_4/lcout
Path End         : state_2_LC_6_6_4/in1
Capture Clock    : state_2_LC_6_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       4
I__354/I                LocalMux                       0              3975   1066  FALL       1
I__354/O                LocalMux                     309              4283   1066  FALL       1
I__358/I                InMux                          0              4283   1066  FALL       1
I__358/O                InMux                        217              4501   1066  FALL       1
state_2_LC_6_6_4/in1    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_6_6_3/lcout
Path End         : state_1_LC_6_6_3/in0
Capture Clock    : state_1_LC_6_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_6_6_3/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       3
I__370/I                LocalMux                       0              3975   1066  FALL       1
I__370/O                LocalMux                     309              4283   1066  FALL       1
I__372/I                InMux                          0              4283   1066  FALL       1
I__372/O                InMux                        217              4501   1066  FALL       1
state_1_LC_6_6_3/in0    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_fast_7_LC_6_6_2/lcout
Path End         : state_fast_7_LC_6_6_2/in3
Capture Clock    : state_fast_7_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_fast_7_LC_6_6_2/clk                     LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_fast_7_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1011    540              3975   1066  FALL       3
I__376/I                     LocalMux                       0              3975   1066  FALL       1
I__376/O                     LocalMux                     309              4283   1066  FALL       1
I__378/I                     InMux                          0              4283   1066  FALL       1
I__378/O                     InMux                        217              4501   1066  FALL       1
state_fast_7_LC_6_6_2/in3    LogicCell40_SEQ_MODE_1011      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_fast_7_LC_6_6_2/clk                     LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : state_7_LC_6_6_1/in3
Capture Clock    : state_7_LC_6_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   1066  FALL       6
I__401/I                LocalMux                       0              3975   1066  FALL       1
I__401/O                LocalMux                     309              4283   1066  FALL       1
I__405/I                InMux                          0              4283   1066  FALL       1
I__405/O                InMux                        217              4501   1066  FALL       1
state_7_LC_6_6_1/in3    LogicCell40_SEQ_MODE_1011      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_6_6_0/lcout
Path End         : state_6_LC_6_6_0/in3
Capture Clock    : state_6_LC_6_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_6_6_0/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       5
I__415/I                LocalMux                       0              3975   1066  FALL       1
I__415/O                LocalMux                     309              4283   1066  FALL       1
I__420/I                InMux                          0              4283   1066  FALL       1
I__420/O                InMux                        217              4501   1066  FALL       1
state_6_LC_6_6_0/in3    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RWINZ0_LC_6_5_3/lcout
Path End         : RWINZ0_LC_6_5_3/in0
Capture Clock    : RWINZ0_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
RWINZ0_LC_6_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              3975   1066  FALL       3
I__223/I               LocalMux                       0              3975   1066  FALL       1
I__223/O               LocalMux                     309              4283   1066  FALL       1
I__226/I               InMux                          0              4283   1066  FALL       1
I__226/O               InMux                        217              4501   1066  FALL       1
RWINZ0_LC_6_5_3/in0    LogicCell40_SEQ_MODE_1000      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GWINZ0_LC_6_5_1/lcout
Path End         : GWINZ0_LC_6_5_1/in0
Capture Clock    : GWINZ0_LC_6_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
GWINZ0_LC_6_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              3975   1066  FALL       3
I__238/I               LocalMux                       0              3975   1066  FALL       1
I__238/O               LocalMux                     309              4283   1066  FALL       1
I__241/I               InMux                          0              4283   1066  FALL       1
I__241/O               InMux                        217              4501   1066  FALL       1
GWINZ0_LC_6_5_1/in0    LogicCell40_SEQ_MODE_1000      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TIMER_RUNNINGZ0_LC_5_7_5/lcout
Path End         : TIMER_RUNNINGZ0_LC_5_7_5/in0
Capture Clock    : TIMER_RUNNINGZ0_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
TIMER_RUNNINGZ0_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3975   1066  FALL       2
I__247/I                        LocalMux                       0              3975   1066  FALL       1
I__247/O                        LocalMux                     309              4283   1066  FALL       1
I__249/I                        InMux                          0              4283   1066  FALL       1
I__249/O                        InMux                        217              4501   1066  FALL       1
TIMER_RUNNINGZ0_LC_5_7_5/in0    LogicCell40_SEQ_MODE_1000      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_0_LC_5_6_6/in3
Capture Clock    : counter_0_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       4
I__138/I                  LocalMux                       0              3975   1066  FALL       1
I__138/O                  LocalMux                     309              4283   1066  FALL       1
I__142/I                  InMux                          0              4283   1066  FALL       1
I__142/O                  InMux                        217              4501   1066  FALL       1
counter_0_LC_5_6_6/in3    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_5_6_5/lcout
Path End         : counter_5_LC_5_6_5/in1
Capture Clock    : counter_5_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_5_6_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       3
I__174/I                  LocalMux                       0              3975   1066  FALL       1
I__174/O                  LocalMux                     309              4283   1066  FALL       1
I__177/I                  InMux                          0              4283   1066  FALL       1
I__177/O                  InMux                        217              4501   1066  FALL       1
counter_5_LC_5_6_5/in1    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_5_6_4/lcout
Path End         : counter_4_LC_5_6_4/in3
Capture Clock    : counter_4_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_5_6_4/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       3
I__181/I                  LocalMux                       0              3975   1066  FALL       1
I__181/O                  LocalMux                     309              4283   1066  FALL       1
I__184/I                  InMux                          0              4283   1066  FALL       1
I__184/O                  InMux                        217              4501   1066  FALL       1
counter_4_LC_5_6_4/in3    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_2_LC_4_6_2/in3
Capture Clock    : counter_2_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__257/I                LocalMux                       0              3975   1066  FALL       1
I__257/O                LocalMux                     309              4283   1066  FALL       1
I__261/I                InMux                          0              4283   1066  FALL       1
I__261/O                InMux                        217              4501   1066  FALL       1
counter_2_LC_4_6_2/in3  LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_5_5_3/lcout
Path End         : state_4_LC_5_5_3/in1
Capture Clock    : state_4_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__361/I                LocalMux                       0              3975   1066  FALL       1
I__361/O                LocalMux                     309              4283   1066  FALL       1
I__367/I                InMux                          0              4283   1066  FALL       1
I__367/O                InMux                        217              4501   1066  FALL       1
state_4_LC_5_5_3/in1    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_4_6_6/lcout
Path End         : counter_1_LC_4_6_6/in0
Capture Clock    : counter_1_LC_4_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_4_6_6/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       4
I__144/I                  LocalMux                       0              3975   1066  FALL       1
I__144/O                  LocalMux                     309              4283   1066  FALL       1
I__148/I                  InMux                          0              4283   1066  FALL       1
I__148/O                  InMux                        217              4501   1066  FALL       1
counter_1_LC_4_6_6/in0    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : state_4_LC_5_5_3/in0
Capture Clock    : state_4_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                LocalMux                       0              3975   1066  FALL       1
I__258/O                LocalMux                     309              4283   1066  FALL       1
I__263/I                InMux                          0              4283   1066  FALL       1
I__263/O                InMux                        217              4501   1066  FALL       1
state_4_LC_5_5_3/in0    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : state_5_LC_5_5_5/in0
Capture Clock    : state_5_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                LocalMux                       0              3975   1066  FALL       1
I__258/O                LocalMux                     309              4283   1066  FALL       1
I__264/I                InMux                          0              4283   1066  FALL       1
I__264/O                InMux                        217              4501   1066  FALL       1
state_5_LC_5_5_5/in0    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_6_6_5/lcout
Path End         : state_3_LC_6_6_5/in1
Capture Clock    : state_3_LC_6_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_6_6_5/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       7
I__301/I                LocalMux                       0              3975   1066  FALL       1
I__301/O                LocalMux                     309              4283   1066  FALL       1
I__308/I                InMux                          0              4283   1066  FALL       1
I__308/O                InMux                        217              4501   1066  FALL       1
state_3_LC_6_6_5/in1    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_5_5_3/lcout
Path End         : state_2_LC_6_6_4/in3
Capture Clock    : state_2_LC_6_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__362/I                LocalMux                       0              3975   1066  FALL       1
I__362/O                LocalMux                     309              4283   1066  FALL       1
I__368/I                InMux                          0              4283   1066  FALL       1
I__368/O                InMux                        217              4501   1066  FALL       1
state_2_LC_6_6_4/in3    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : counter_6_LC_5_6_7/in1
Capture Clock    : counter_6_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   1066  FALL       6
I__402/I                LocalMux                       0              3975   1066  FALL       1
I__402/O                LocalMux                     309              4283   1066  FALL       1
I__407/I                InMux                          0              4283   1066  FALL       1
I__407/O                InMux                        217              4501   1066  FALL       1
counter_6_LC_5_6_7/in1  LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : state_6_LC_6_6_0/in2
Capture Clock    : state_6_LC_6_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   1066  FALL       6
I__401/I                LocalMux                       0              3975   1066  FALL       1
I__401/O                LocalMux                     309              4283   1066  FALL       1
I__406/I                InMux                          0              4283   1066  FALL       1
I__406/O                InMux                        217              4501   1066  FALL       1
I__409/I                CascadeMux                     0              4501   1066  FALL       1
I__409/O                CascadeMux                     0              4501   1066  FALL       1
state_6_LC_6_6_0/in2    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_6_6_0/lcout
Path End         : TIMER_RUNNINGZ0_LC_5_7_5/in1
Capture Clock    : TIMER_RUNNINGZ0_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_6_6_0/lcout        LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       5
I__416/I                      LocalMux                       0              3975   1066  FALL       1
I__416/O                      LocalMux                     309              4283   1066  FALL       1
I__421/I                      InMux                          0              4283   1066  FALL       1
I__421/O                      InMux                        217              4501   1066  FALL       1
TIMER_RUNNINGZ0_LC_5_7_5/in1  LogicCell40_SEQ_MODE_1000      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_6_6_0/lcout
Path End         : state_5_LC_5_5_5/in1
Capture Clock    : state_5_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4501
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_6_6_0/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       5
I__417/I                LocalMux                       0              3975   1066  FALL       1
I__417/O                LocalMux                     309              4283   1066  FALL       1
I__422/I                InMux                          0              4283   1066  FALL       1
I__422/O                InMux                        217              4501   1066  FALL       1
state_5_LC_5_5_5/in1    LogicCell40_SEQ_MODE_1010      0              4501   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_2_LC_4_6_2/in2
Capture Clock    : counter_2_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 792
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4767
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__124/I                           LocalMux                       0              3975   1333  FALL       1
I__124/O                           LocalMux                     309              4283   1333  FALL       1
I__127/I                           InMux                          0              4283   1333  FALL       1
I__127/O                           InMux                        217              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/ltout  LogicCell40_SEQ_MODE_0000    267              4767   1333  RISE       1
I__68/I                            CascadeMux                     0              4767   1333  RISE       1
I__68/O                            CascadeMux                     0              4767   1333  RISE       1
counter_2_LC_4_6_2/in2             LogicCell40_SEQ_MODE_1010      0              4767   1333  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_6_6_4/lcout
Path End         : GWINZ0_LC_6_5_1/in2
Capture Clock    : GWINZ0_LC_6_5_1/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 792
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4767
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_6_6_4/lcout     LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       4
I__353/I                   LocalMux                       0              3975   1333  FALL       1
I__353/O                   LocalMux                     309              4283   1333  FALL       1
I__356/I                   InMux                          0              4283   1333  FALL       1
I__356/O                   InMux                        217              4501   1333  FALL       1
GWIN_RNO_0_LC_6_5_0/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
GWIN_RNO_0_LC_6_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4767   1333  RISE       1
I__246/I                   CascadeMux                     0              4767   1333  RISE       1
I__246/O                   CascadeMux                     0              4767   1333  RISE       1
GWINZ0_LC_6_5_1/in2        LogicCell40_SEQ_MODE_1000      0              4767   1333  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_6_6_4/lcout
Path End         : RWINZ0_LC_6_5_3/in2
Capture Clock    : RWINZ0_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 792
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4767
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_6_6_4/lcout     LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       4
I__353/I                   LocalMux                       0              3975   1333  FALL       1
I__353/O                   LocalMux                     309              4283   1333  FALL       1
I__357/I                   InMux                          0              4283   1333  FALL       1
I__357/O                   InMux                        217              4501   1333  FALL       1
RWIN_RNO_1_LC_6_5_2/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
RWIN_RNO_1_LC_6_5_2/ltout  LogicCell40_SEQ_MODE_0000    267              4767   1333  RISE       1
I__232/I                   CascadeMux                     0              4767   1333  RISE       1
I__232/O                   CascadeMux                     0              4767   1333  RISE       1
RWINZ0_LC_6_5_3/in2        LogicCell40_SEQ_MODE_1000      0              4767   1333  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_5_5_3/lcout
Path End         : state_4_LC_5_5_3/in2
Capture Clock    : state_4_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 792
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4767
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_5_5_3/lcout        LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__360/I                      LocalMux                       0              3975   1333  FALL       1
I__360/O                      LocalMux                     309              4283   1333  FALL       1
I__366/I                      InMux                          0              4283   1333  FALL       1
I__366/O                      InMux                        217              4501   1333  FALL       1
state_RNO_0_4_LC_5_5_2/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
state_RNO_0_4_LC_5_5_2/ltout  LogicCell40_SEQ_MODE_0000    267              4767   1333  RISE       1
I__97/I                       CascadeMux                     0              4767   1333  RISE       1
I__97/O                       CascadeMux                     0              4767   1333  RISE       1
state_4_LC_5_5_3/in2          LogicCell40_SEQ_MODE_1010      0              4767   1333  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_4_5_0/lcout
Path End         : GWINZ0_LC_6_5_1/in1
Capture Clock    : GWINZ0_LC_6_5_1/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 897
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4872
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__337/I                                      ClkMux                         0              3126  RISE       1
I__337/O                                      ClkMux                       309              3435  RISE       1
state_0_LC_4_5_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_4_5_0/lcout  LogicCell40_SEQ_MODE_1010    540              3975   1438  FALL       2
I__233/I                Odrv4                          0              3975   1438  FALL       1
I__233/O                Odrv4                        372              4346   1438  FALL       1
I__234/I                LocalMux                       0              4346   1438  FALL       1
I__234/O                LocalMux                     309              4655   1438  FALL       1
I__236/I                InMux                          0              4655   1438  FALL       1
I__236/O                InMux                        217              4872   1438  FALL       1
GWINZ0_LC_6_5_1/in1     LogicCell40_SEQ_MODE_1000      0              4872   1438  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : counter_3_LC_4_6_3/in1
Capture Clock    : counter_3_LC_4_6_3/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 897
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4872
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   1066  FALL       6
I__403/I                Odrv4                          0              3975   1438  FALL       1
I__403/O                Odrv4                        372              4346   1438  FALL       1
I__408/I                LocalMux                       0              4346   1438  FALL       1
I__408/O                LocalMux                     309              4655   1438  FALL       1
I__410/I                InMux                          0              4655   1438  FALL       1
I__410/O                InMux                        217              4872   1438  FALL       1
counter_3_LC_4_6_3/in1  LogicCell40_SEQ_MODE_1010      0              4872   1438  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_6_6_1/lcout
Path End         : counter_7_LC_4_6_4/in2
Capture Clock    : counter_7_LC_4_6_4/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                 897
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4872
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_6_6_1/lcout  LogicCell40_SEQ_MODE_1011    540              3975   1066  FALL       6
I__403/I                Odrv4                          0              3975   1438  FALL       1
I__403/O                Odrv4                        372              4346   1438  FALL       1
I__408/I                LocalMux                       0              4346   1438  FALL       1
I__408/O                LocalMux                     309              4655   1438  FALL       1
I__411/I                InMux                          0              4655   1438  FALL       1
I__411/O                InMux                        217              4872   1438  FALL       1
I__412/I                CascadeMux                     0              4872   1438  FALL       1
I__412/O                CascadeMux                     0              4872   1438  FALL       1
counter_7_LC_4_6_4/in2  LogicCell40_SEQ_MODE_1010      0              4872   1438  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_6_6_4/lcout
Path End         : RWINZ0_LC_6_5_3/in1
Capture Clock    : RWINZ0_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_6_6_4/lcout     LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       4
I__353/I                   LocalMux                       0              3975   1333  FALL       1
I__353/O                   LocalMux                     309              4283   1333  FALL       1
I__355/I                   InMux                          0              4283   1880  FALL       1
I__355/O                   InMux                        217              4501   1880  FALL       1
RWIN_RNO_0_LC_6_5_4/in3    LogicCell40_SEQ_MODE_0000      0              4501   1880  FALL       1
RWIN_RNO_0_LC_6_5_4/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       1
I__221/I                   LocalMux                       0              4788   1880  FALL       1
I__221/O                   LocalMux                     309              5097   1880  FALL       1
I__222/I                   InMux                          0              5097   1880  FALL       1
I__222/O                   InMux                        217              5314   1880  FALL       1
RWINZ0_LC_6_5_3/in1        LogicCell40_SEQ_MODE_1000      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_6_6_0/lcout
Path End         : RWINZ0_LC_6_5_3/in3
Capture Clock    : RWINZ0_LC_6_5_3/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_6_6_0/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       5
I__414/I                         LocalMux                       0              3975   1880  FALL       1
I__414/O                         LocalMux                     309              4283   1880  FALL       1
I__419/I                         InMux                          0              4283   1880  FALL       1
I__419/O                         InMux                        217              4501   1880  FALL       1
state_RNI0FMQ1_6_LC_6_5_6/in3    LogicCell40_SEQ_MODE_0000      0              4501   1880  FALL       1
state_RNI0FMQ1_6_LC_6_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       2
I__203/I                         LocalMux                       0              4788   1880  FALL       1
I__203/O                         LocalMux                     309              5097   1880  FALL       1
I__204/I                         InMux                          0              5097   1880  FALL       1
I__204/O                         InMux                        217              5314   1880  FALL       1
RWINZ0_LC_6_5_3/in3              LogicCell40_SEQ_MODE_1000      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_3_LC_4_6_3/in3
Capture Clock    : counter_3_LC_4_6_3/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__124/I                           LocalMux                       0              3975   1333  FALL       1
I__124/O                           LocalMux                     309              4283   1333  FALL       1
I__127/I                           InMux                          0              4283   1333  FALL       1
I__127/O                           InMux                        217              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       7
I__163/I                           LocalMux                       0              4788   1880  FALL       1
I__163/O                           LocalMux                     309              5097   1880  FALL       1
I__165/I                           InMux                          0              5097   1880  FALL       1
I__165/O                           InMux                        217              5314   1880  FALL       1
counter_3_LC_4_6_3/in3             LogicCell40_SEQ_MODE_1010      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_6_LC_5_6_7/in0
Capture Clock    : counter_6_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__124/I                           LocalMux                       0              3975   1333  FALL       1
I__124/O                           LocalMux                     309              4283   1333  FALL       1
I__127/I                           InMux                          0              4283   1333  FALL       1
I__127/O                           InMux                        217              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       7
I__164/I                           LocalMux                       0              4788   1880  FALL       1
I__164/O                           LocalMux                     309              5097   1880  FALL       1
I__168/I                           InMux                          0              5097   1880  FALL       1
I__168/O                           InMux                        217              5314   1880  FALL       1
counter_6_LC_5_6_7/in0             LogicCell40_SEQ_MODE_1010      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_7_LC_4_6_4/in0
Capture Clock    : counter_7_LC_4_6_4/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__124/I                           LocalMux                       0              3975   1333  FALL       1
I__124/O                           LocalMux                     309              4283   1333  FALL       1
I__127/I                           InMux                          0              4283   1333  FALL       1
I__127/O                           InMux                        217              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       7
I__163/I                           LocalMux                       0              4788   1880  FALL       1
I__163/O                           LocalMux                     309              5097   1880  FALL       1
I__166/I                           InMux                          0              5097   1880  FALL       1
I__166/O                           InMux                        217              5314   1880  FALL       1
counter_7_LC_4_6_4/in0             LogicCell40_SEQ_MODE_1010      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_1_LC_4_6_6/in2
Capture Clock    : counter_1_LC_4_6_6/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__124/I                           LocalMux                       0              3975   1333  FALL       1
I__124/O                           LocalMux                     309              4283   1333  FALL       1
I__127/I                           InMux                          0              4283   1333  FALL       1
I__127/O                           InMux                        217              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       7
I__163/I                           LocalMux                       0              4788   1880  FALL       1
I__163/O                           LocalMux                     309              5097   1880  FALL       1
I__167/I                           InMux                          0              5097   1880  FALL       1
I__167/O                           InMux                        217              5314   1880  FALL       1
I__172/I                           CascadeMux                     0              5314   1880  FALL       1
I__172/O                           CascadeMux                     0              5314   1880  FALL       1
counter_1_LC_4_6_6/in2             LogicCell40_SEQ_MODE_1010      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_0_LC_5_6_6/in1
Capture Clock    : counter_0_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__124/I                           LocalMux                       0              3975   1333  FALL       1
I__124/O                           LocalMux                     309              4283   1333  FALL       1
I__127/I                           InMux                          0              4283   1333  FALL       1
I__127/O                           InMux                        217              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       7
I__164/I                           LocalMux                       0              4788   1880  FALL       1
I__164/O                           LocalMux                     309              5097   1880  FALL       1
I__169/I                           InMux                          0              5097   1880  FALL       1
I__169/O                           InMux                        217              5314   1880  FALL       1
counter_0_LC_5_6_6/in1             LogicCell40_SEQ_MODE_1010      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_4_LC_5_6_4/in1
Capture Clock    : counter_4_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__124/I                           LocalMux                       0              3975   1333  FALL       1
I__124/O                           LocalMux                     309              4283   1333  FALL       1
I__127/I                           InMux                          0              4283   1333  FALL       1
I__127/O                           InMux                        217              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       7
I__164/I                           LocalMux                       0              4788   1880  FALL       1
I__164/O                           LocalMux                     309              5097   1880  FALL       1
I__170/I                           InMux                          0              5097   1880  FALL       1
I__170/O                           InMux                        217              5314   1880  FALL       1
counter_4_LC_5_6_4/in1             LogicCell40_SEQ_MODE_1010      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_5_LC_5_6_5/in2
Capture Clock    : counter_5_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__124/I                           LocalMux                       0              3975   1333  FALL       1
I__124/O                           LocalMux                     309              4283   1333  FALL       1
I__127/I                           InMux                          0              4283   1333  FALL       1
I__127/O                           InMux                        217              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4501   1333  FALL       1
counter_RNI7VHH2_3_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       7
I__164/I                           LocalMux                       0              4788   1880  FALL       1
I__164/O                           LocalMux                     309              5097   1880  FALL       1
I__171/I                           InMux                          0              5097   1880  FALL       1
I__171/O                           InMux                        217              5314   1880  FALL       1
I__173/I                           CascadeMux                     0              5314   1880  FALL       1
I__173/O                           CascadeMux                     0              5314   1880  FALL       1
counter_5_LC_5_6_5/in2             LogicCell40_SEQ_MODE_1010      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_6_6_0/lcout
Path End         : GWINZ0_LC_6_5_1/in3
Capture Clock    : GWINZ0_LC_6_5_1/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1339
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5314
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_6_6_0/lcout           LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       5
I__414/I                         LocalMux                       0              3975   1880  FALL       1
I__414/O                         LocalMux                     309              4283   1880  FALL       1
I__419/I                         InMux                          0              4283   1880  FALL       1
I__419/O                         InMux                        217              4501   1880  FALL       1
state_RNI0FMQ1_6_LC_6_5_6/in3    LogicCell40_SEQ_MODE_0000      0              4501   1880  FALL       1
state_RNI0FMQ1_6_LC_6_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              4788   1880  FALL       2
I__203/I                         LocalMux                       0              4788   1880  FALL       1
I__203/O                         LocalMux                     309              5097   1880  FALL       1
I__205/I                         InMux                          0              5097   1880  FALL       1
I__205/O                         InMux                        217              5314   1880  FALL       1
GWINZ0_LC_6_5_1/in3              LogicCell40_SEQ_MODE_1000      0              5314   1880  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_5_6_7/lcout
Path End         : counter_6_LC_5_6_7/in3
Capture Clock    : counter_6_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 1970p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1430
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5405
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_5_6_7/lcout        LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__157/I                        LocalMux                       0              3975   1971  FALL       1
I__157/O                        LocalMux                     309              4283   1971  FALL       1
I__159/I                        InMux                          0              4283   1971  FALL       1
I__159/O                        InMux                        217              4501   1971  FALL       1
counter_RNO_0_6_LC_4_7_6/in1    LogicCell40_SEQ_MODE_0000      0              4501   1971  FALL       1
counter_RNO_0_6_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              4879   1971  FALL       1
I__161/I                        LocalMux                       0              4879   1971  FALL       1
I__161/O                        LocalMux                     309              5188   1971  FALL       1
I__162/I                        InMux                          0              5188   1971  FALL       1
I__162/O                        InMux                        217              5405   1971  FALL       1
counter_6_LC_5_6_7/in3          LogicCell40_SEQ_MODE_1010      0              5405   1971  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_4_6_4/lcout
Path End         : counter_7_LC_4_6_4/in3
Capture Clock    : counter_7_LC_4_6_4/clk
Hold Constraint  : 0p
Path slack       : 1970p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1430
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5405
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_4_6_4/lcout        LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__197/I                        LocalMux                       0              3975   1971  FALL       1
I__197/O                        LocalMux                     309              4283   1971  FALL       1
I__199/I                        InMux                          0              4283   1971  FALL       1
I__199/O                        InMux                        217              4501   1971  FALL       1
counter_RNO_0_7_LC_4_7_7/in1    LogicCell40_SEQ_MODE_0000      0              4501   1971  FALL       1
counter_RNO_0_7_LC_4_7_7/lcout  LogicCell40_SEQ_MODE_0000    379              4879   1971  FALL       1
I__115/I                        LocalMux                       0              4879   1971  FALL       1
I__115/O                        LocalMux                     309              5188   1971  FALL       1
I__116/I                        InMux                          0              5188   1971  FALL       1
I__116/O                        InMux                        217              5405   1971  FALL       1
counter_7_LC_4_6_4/in3          LogicCell40_SEQ_MODE_1010      0              5405   1971  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_4_6_2/lcout
Path End         : counter_2_LC_4_6_2/in1
Capture Clock    : counter_2_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 1970p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1430
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5405
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_4_6_2/lcout        LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       3
I__130/I                        LocalMux                       0              3975   1971  FALL       1
I__130/O                        LocalMux                     309              4283   1971  FALL       1
I__133/I                        InMux                          0              4283   1971  FALL       1
I__133/O                        InMux                        217              4501   1971  FALL       1
counter_RNO_0_2_LC_4_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4501   1971  FALL       1
counter_RNO_0_2_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4879   1971  FALL       1
I__78/I                         LocalMux                       0              4879   1971  FALL       1
I__78/O                         LocalMux                     309              5188   1971  FALL       1
I__79/I                         InMux                          0              5188   1971  FALL       1
I__79/O                         InMux                        217              5405   1971  FALL       1
counter_2_LC_4_6_2/in1          LogicCell40_SEQ_MODE_1010      0              5405   1971  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_3_LC_4_6_3/in0
Capture Clock    : counter_3_LC_4_6_3/clk
Hold Constraint  : 0p
Path slack       : 1970p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1430
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5405
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout        LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__123/I                        LocalMux                       0              3975   1971  FALL       1
I__123/O                        LocalMux                     309              4283   1971  FALL       1
I__126/I                        InMux                          0              4283   1971  FALL       1
I__126/O                        InMux                        217              4501   1971  FALL       1
counter_RNO_0_3_LC_4_7_3/in1    LogicCell40_SEQ_MODE_0000      0              4501   1971  FALL       1
counter_RNO_0_3_LC_4_7_3/lcout  LogicCell40_SEQ_MODE_0000    379              4879   1971  FALL       1
I__75/I                         LocalMux                       0              4879   1971  FALL       1
I__75/O                         LocalMux                     309              5188   1971  FALL       1
I__76/I                         InMux                          0              5188   1971  FALL       1
I__76/O                         InMux                        217              5405   1971  FALL       1
counter_3_LC_4_6_3/in0          LogicCell40_SEQ_MODE_1010      0              5405   1971  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_6_6_5/lcout
Path End         : state_3_LC_6_6_5/in0
Capture Clock    : state_3_LC_6_6_5/clk
Hold Constraint  : 0p
Path slack       : 1970p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1430
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5405
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_6_6_5/lcout        LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       7
I__299/I                      LocalMux                       0              3975   1971  FALL       1
I__299/O                      LocalMux                     309              4283   1971  FALL       1
I__305/I                      InMux                          0              4283   1971  FALL       1
I__305/O                      InMux                        217              4501   1971  FALL       1
state_RNO_0_3_LC_6_7_1/in1    LogicCell40_SEQ_MODE_0000      0              4501   1971  FALL       1
state_RNO_0_3_LC_6_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4879   1971  FALL       1
I__255/I                      LocalMux                       0              4879   1971  FALL       1
I__255/O                      LocalMux                     309              5188   1971  FALL       1
I__256/I                      InMux                          0              5188   1971  FALL       1
I__256/O                      InMux                        217              5405   1971  FALL       1
state_3_LC_6_6_5/in0          LogicCell40_SEQ_MODE_1010      0              5405   1971  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_4_6_4/lcout
Path End         : state_4_LC_5_5_3/in3
Capture Clock    : state_4_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5644
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_4_6_4/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__196/I                          LocalMux                       0              3975   2202  FALL       1
I__196/O                          LocalMux                     309              4283   2202  FALL       1
I__198/I                          InMux                          0              4283   2202  FALL       1
I__198/O                          InMux                        217              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4767   2209  RISE       1
I__193/I                          CascadeMux                     0              4767   2209  RISE       1
I__193/O                          CascadeMux                     0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2209  FALL       8
I__342/I                          LocalMux                       0              5118   2209  FALL       1
I__342/O                          LocalMux                     309              5426   2209  FALL       1
I__346/I                          InMux                          0              5426   2209  FALL       1
I__346/O                          InMux                        217              5644   2209  FALL       1
state_4_LC_5_5_3/in3              LogicCell40_SEQ_MODE_1010      0              5644   2209  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_4_6_4/lcout
Path End         : state_1_LC_6_6_3/in3
Capture Clock    : state_1_LC_6_6_3/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5644
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_4_6_4/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__196/I                          LocalMux                       0              3975   2202  FALL       1
I__196/O                          LocalMux                     309              4283   2202  FALL       1
I__198/I                          InMux                          0              4283   2202  FALL       1
I__198/O                          InMux                        217              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4767   2209  RISE       1
I__193/I                          CascadeMux                     0              4767   2209  RISE       1
I__193/O                          CascadeMux                     0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2209  FALL       8
I__343/I                          LocalMux                       0              5118   2209  FALL       1
I__343/O                          LocalMux                     309              5426   2209  FALL       1
I__348/I                          InMux                          0              5426   2209  FALL       1
I__348/O                          InMux                        217              5644   2209  FALL       1
state_1_LC_6_6_3/in3              LogicCell40_SEQ_MODE_1010      0              5644   2209  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_4_6_4/lcout
Path End         : TIMER_RUNNINGZ0_LC_5_7_5/in3
Capture Clock    : TIMER_RUNNINGZ0_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5644
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_4_6_4/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__196/I                          LocalMux                       0              3975   2202  FALL       1
I__196/O                          LocalMux                     309              4283   2202  FALL       1
I__198/I                          InMux                          0              4283   2202  FALL       1
I__198/O                          InMux                        217              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4767   2209  RISE       1
I__193/I                          CascadeMux                     0              4767   2209  RISE       1
I__193/O                          CascadeMux                     0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2209  FALL       8
I__344/I                          LocalMux                       0              5118   2209  FALL       1
I__344/O                          LocalMux                     309              5426   2209  FALL       1
I__352/I                          InMux                          0              5426   2209  FALL       1
I__352/O                          InMux                        217              5644   2209  FALL       1
TIMER_RUNNINGZ0_LC_5_7_5/in3      LogicCell40_SEQ_MODE_1000      0              5644   2209  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_4_6_4/lcout
Path End         : state_5_LC_5_5_5/in3
Capture Clock    : state_5_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5644
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_4_6_4/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__196/I                          LocalMux                       0              3975   2202  FALL       1
I__196/O                          LocalMux                     309              4283   2202  FALL       1
I__198/I                          InMux                          0              4283   2202  FALL       1
I__198/O                          InMux                        217              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4767   2209  RISE       1
I__193/I                          CascadeMux                     0              4767   2209  RISE       1
I__193/O                          CascadeMux                     0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2209  FALL       8
I__342/I                          LocalMux                       0              5118   2209  FALL       1
I__342/O                          LocalMux                     309              5426   2209  FALL       1
I__347/I                          InMux                          0              5426   2209  FALL       1
I__347/O                          InMux                        217              5644   2209  FALL       1
state_5_LC_5_5_5/in3              LogicCell40_SEQ_MODE_1010      0              5644   2209  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_4_6_4/lcout
Path End         : state_2_LC_6_6_4/in0
Capture Clock    : state_2_LC_6_6_4/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5644
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_4_6_4/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__196/I                          LocalMux                       0              3975   2202  FALL       1
I__196/O                          LocalMux                     309              4283   2202  FALL       1
I__198/I                          InMux                          0              4283   2202  FALL       1
I__198/O                          InMux                        217              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4767   2209  RISE       1
I__193/I                          CascadeMux                     0              4767   2209  RISE       1
I__193/O                          CascadeMux                     0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2209  FALL       8
I__343/I                          LocalMux                       0              5118   2209  FALL       1
I__343/O                          LocalMux                     309              5426   2209  FALL       1
I__349/I                          InMux                          0              5426   2209  FALL       1
I__349/O                          InMux                        217              5644   2209  FALL       1
state_2_LC_6_6_4/in0              LogicCell40_SEQ_MODE_1010      0              5644   2209  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_4_6_4/lcout
Path End         : state_3_LC_6_6_5/in3
Capture Clock    : state_3_LC_6_6_5/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5644
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_4_6_4/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__196/I                          LocalMux                       0              3975   2202  FALL       1
I__196/O                          LocalMux                     309              4283   2202  FALL       1
I__198/I                          InMux                          0              4283   2202  FALL       1
I__198/O                          InMux                        217              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4767   2209  RISE       1
I__193/I                          CascadeMux                     0              4767   2209  RISE       1
I__193/O                          CascadeMux                     0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2209  FALL       8
I__343/I                          LocalMux                       0              5118   2209  FALL       1
I__343/O                          LocalMux                     309              5426   2209  FALL       1
I__350/I                          InMux                          0              5426   2209  FALL       1
I__350/O                          InMux                        217              5644   2209  FALL       1
state_3_LC_6_6_5/in3              LogicCell40_SEQ_MODE_1010      0              5644   2209  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_4_6_4/lcout
Path End         : state_6_LC_6_6_0/in0
Capture Clock    : state_6_LC_6_6_0/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5644
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_4_6_4/lcout          LogicCell40_SEQ_MODE_1010    540              3975   1971  FALL       2
I__196/I                          LocalMux                       0              3975   2202  FALL       1
I__196/O                          LocalMux                     309              4283   2202  FALL       1
I__198/I                          InMux                          0              4283   2202  FALL       1
I__198/O                          InMux                        217              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4501   2202  FALL       1
counter_RNIMB6D_7_LC_5_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4767   2209  RISE       1
I__193/I                          CascadeMux                     0              4767   2209  RISE       1
I__193/O                          CascadeMux                     0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4767   2209  RISE       1
counter_RNIS6CQ_0_LC_5_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2209  FALL       8
I__343/I                          LocalMux                       0              5118   2209  FALL       1
I__343/O                          LocalMux                     309              5426   2209  FALL       1
I__351/I                          InMux                          0              5426   2209  FALL       1
I__351/O                          InMux                        217              5644   2209  FALL       1
state_6_LC_6_6_0/in0              LogicCell40_SEQ_MODE_1010      0              5644   2209  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_5_6_6/lcout
Path End         : counter_1_LC_4_6_6/in1
Capture Clock    : counter_1_LC_4_6_6/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1802
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5777
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_5_6_6/lcout                  LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       4
I__137/I                                  LocalMux                       0              3975   2342  FALL       1
I__137/O                                  LocalMux                     309              4283   2342  FALL       1
I__141/I                                  InMux                          0              4283   2342  FALL       1
I__141/O                                  InMux                        217              4501   2342  FALL       1
counter_cry_c_0_LC_4_7_0/in1              LogicCell40_SEQ_MODE_0000      0              4501   2342  FALL       1
counter_cry_c_0_LC_4_7_0/carryout         LogicCell40_SEQ_MODE_0000    245              4746   2342  FALL       2
I__80/I                                   InMux                          0              4746   2342  FALL       1
I__80/O                                   InMux                        217              4964   2342  FALL       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/in3    LogicCell40_SEQ_MODE_0000      0              4964   2342  FALL       1
counter_cry_0_THRU_LUT4_0_LC_4_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              5251   2342  FALL       1
I__81/I                                   LocalMux                       0              5251   2342  FALL       1
I__81/O                                   LocalMux                     309              5560   2342  FALL       1
I__82/I                                   InMux                          0              5560   2342  FALL       1
I__82/O                                   InMux                        217              5777   2342  FALL       1
counter_1_LC_4_6_6/in1                    LogicCell40_SEQ_MODE_1010      0              5777   2342  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_5_6_4/lcout
Path End         : counter_5_LC_5_6_5/in3
Capture Clock    : counter_5_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1802
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5777
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_5_6_4/lcout                     LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       3
I__182/I                                     LocalMux                       0              3975   2342  FALL       1
I__182/O                                     LocalMux                     309              4283   2342  FALL       1
I__185/I                                     InMux                          0              4283   2342  FALL       1
I__185/O                                     InMux                        217              4501   2342  FALL       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/in1       LogicCell40_SEQ_MODE_0000      0              4501   2342  FALL       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/carryout  LogicCell40_SEQ_MODE_0000    245              4746   2342  FALL       2
I__119/I                                     InMux                          0              4746   2342  FALL       1
I__119/O                                     InMux                        217              4964   2342  FALL       1
counter_cry_4_THRU_LUT4_0_LC_4_7_5/in3       LogicCell40_SEQ_MODE_0000      0              4964   2342  FALL       1
counter_cry_4_THRU_LUT4_0_LC_4_7_5/lcout     LogicCell40_SEQ_MODE_0000    288              5251   2342  FALL       1
I__179/I                                     LocalMux                       0              5251   2342  FALL       1
I__179/O                                     LocalMux                     309              5560   2342  FALL       1
I__180/I                                     InMux                          0              5560   2342  FALL       1
I__180/O                                     InMux                        217              5777   2342  FALL       1
counter_5_LC_5_6_5/in3                       LogicCell40_SEQ_MODE_1010      0              5777   2342  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_4_6_3/lcout
Path End         : counter_4_LC_5_6_4/in0
Capture Clock    : counter_4_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                1802
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5777
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_4_6_3/lcout                  LogicCell40_SEQ_MODE_1010    540              3975   1333  FALL       3
I__123/I                                  LocalMux                       0              3975   1971  FALL       1
I__123/O                                  LocalMux                     309              4283   1971  FALL       1
I__126/I                                  InMux                          0              4283   1971  FALL       1
I__126/O                                  InMux                        217              4501   1971  FALL       1
counter_RNO_0_3_LC_4_7_3/in1              LogicCell40_SEQ_MODE_0000      0              4501   1971  FALL       1
counter_RNO_0_3_LC_4_7_3/carryout         LogicCell40_SEQ_MODE_0000    245              4746   2342  FALL       2
I__73/I                                   InMux                          0              4746   2342  FALL       1
I__73/O                                   InMux                        217              4964   2342  FALL       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/in3    LogicCell40_SEQ_MODE_0000      0              4964   2342  FALL       1
counter_cry_3_THRU_LUT4_0_LC_4_7_4/lcout  LogicCell40_SEQ_MODE_0000    288              5251   2342  FALL       1
I__186/I                                  LocalMux                       0              5251   2342  FALL       1
I__186/O                                  LocalMux                     309              5560   2342  FALL       1
I__187/I                                  InMux                          0              5560   2342  FALL       1
I__187/O                                  InMux                        217              5777   2342  FALL       1
counter_4_LC_5_6_4/in0                    LogicCell40_SEQ_MODE_1010      0              5777   2342  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_6_6_5/lcout
Path End         : state_0_LC_4_5_0/ce
Capture Clock    : state_0_LC_4_5_0/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2048
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6023
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_6_6_5/lcout      LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       7
I__300/I                    Odrv4                          0              3975   2588  FALL       1
I__300/O                    Odrv4                        372              4346   2588  FALL       1
I__306/I                    LocalMux                       0              4346   2588  FALL       1
I__306/O                    LocalMux                     309              4655   2588  FALL       1
I__309/I                    InMux                          0              4655   2588  FALL       1
I__309/O                    InMux                        217              4872   2588  FALL       1
state_RNO_0_LC_5_6_2/in3    LogicCell40_SEQ_MODE_0000      0              4872   2588  FALL       1
state_RNO_0_LC_5_6_2/lcout  LogicCell40_SEQ_MODE_0000    288              5160   2588  FALL       1
I__188/I                    LocalMux                       0              5160   2588  FALL       1
I__188/O                    LocalMux                     309              5469   2588  FALL       1
I__189/I                    CEMux                          0              5469   2588  FALL       1
I__189/O                    CEMux                        554              6023   2588  FALL       1
state_0_LC_4_5_0/ce         LogicCell40_SEQ_MODE_1010      0              6023   2588  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__337/I                                      ClkMux                         0              3126  RISE       1
I__337/O                                      ClkMux                       309              3435  RISE       1
state_0_LC_4_5_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_6_LC_5_6_7/ce
Capture Clock    : counter_6_LC_5_6_7/clk
Hold Constraint  : 0p
Path slack       : 2917p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2377
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6352
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout                LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                              LocalMux                       0              3975   1066  FALL       1
I__258/O                              LocalMux                     309              4283   1066  FALL       1
I__262/I                              InMux                          0              4283   2918  FALL       1
I__262/O                              InMux                        217              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/in3         LogicCell40_SEQ_MODE_0000      0              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/ltout       LogicCell40_SEQ_MODE_0000    267              4767   2918  RISE       1
I__200/I                              CascadeMux                     0              4767   2918  RISE       1
I__200/O                              CascadeMux                     0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2918  FALL       8
I__150/I                              Odrv4                          0              5118   2918  FALL       1
I__150/O                              Odrv4                        372              5490   2918  FALL       1
I__152/I                              LocalMux                       0              5490   2918  FALL       1
I__152/O                              LocalMux                     309              5798   2918  FALL       1
I__154/I                              CEMux                          0              5798   2918  FALL       1
I__154/O                              CEMux                        554              6352   2918  FALL       1
counter_6_LC_5_6_7/ce                 LogicCell40_SEQ_MODE_1010      0              6352   2918  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_0_LC_5_6_6/ce
Capture Clock    : counter_0_LC_5_6_6/clk
Hold Constraint  : 0p
Path slack       : 2917p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2377
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6352
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout                LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                              LocalMux                       0              3975   1066  FALL       1
I__258/O                              LocalMux                     309              4283   1066  FALL       1
I__262/I                              InMux                          0              4283   2918  FALL       1
I__262/O                              InMux                        217              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/in3         LogicCell40_SEQ_MODE_0000      0              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/ltout       LogicCell40_SEQ_MODE_0000    267              4767   2918  RISE       1
I__200/I                              CascadeMux                     0              4767   2918  RISE       1
I__200/O                              CascadeMux                     0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2918  FALL       8
I__150/I                              Odrv4                          0              5118   2918  FALL       1
I__150/O                              Odrv4                        372              5490   2918  FALL       1
I__152/I                              LocalMux                       0              5490   2918  FALL       1
I__152/O                              LocalMux                     309              5798   2918  FALL       1
I__154/I                              CEMux                          0              5798   2918  FALL       1
I__154/O                              CEMux                        554              6352   2918  FALL       1
counter_0_LC_5_6_6/ce                 LogicCell40_SEQ_MODE_1010      0              6352   2918  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_5_LC_5_6_5/ce
Capture Clock    : counter_5_LC_5_6_5/clk
Hold Constraint  : 0p
Path slack       : 2917p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2377
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6352
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout                LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                              LocalMux                       0              3975   1066  FALL       1
I__258/O                              LocalMux                     309              4283   1066  FALL       1
I__262/I                              InMux                          0              4283   2918  FALL       1
I__262/O                              InMux                        217              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/in3         LogicCell40_SEQ_MODE_0000      0              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/ltout       LogicCell40_SEQ_MODE_0000    267              4767   2918  RISE       1
I__200/I                              CascadeMux                     0              4767   2918  RISE       1
I__200/O                              CascadeMux                     0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2918  FALL       8
I__150/I                              Odrv4                          0              5118   2918  FALL       1
I__150/O                              Odrv4                        372              5490   2918  FALL       1
I__152/I                              LocalMux                       0              5490   2918  FALL       1
I__152/O                              LocalMux                     309              5798   2918  FALL       1
I__154/I                              CEMux                          0              5798   2918  FALL       1
I__154/O                              CEMux                        554              6352   2918  FALL       1
counter_5_LC_5_6_5/ce                 LogicCell40_SEQ_MODE_1010      0              6352   2918  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_4_LC_5_6_4/ce
Capture Clock    : counter_4_LC_5_6_4/clk
Hold Constraint  : 0p
Path slack       : 2917p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2377
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6352
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout                LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                              LocalMux                       0              3975   1066  FALL       1
I__258/O                              LocalMux                     309              4283   1066  FALL       1
I__262/I                              InMux                          0              4283   2918  FALL       1
I__262/O                              InMux                        217              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/in3         LogicCell40_SEQ_MODE_0000      0              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/ltout       LogicCell40_SEQ_MODE_0000    267              4767   2918  RISE       1
I__200/I                              CascadeMux                     0              4767   2918  RISE       1
I__200/O                              CascadeMux                     0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2918  FALL       8
I__150/I                              Odrv4                          0              5118   2918  FALL       1
I__150/O                              Odrv4                        372              5490   2918  FALL       1
I__152/I                              LocalMux                       0              5490   2918  FALL       1
I__152/O                              LocalMux                     309              5798   2918  FALL       1
I__154/I                              CEMux                          0              5798   2918  FALL       1
I__154/O                              CEMux                        554              6352   2918  FALL       1
counter_4_LC_5_6_4/ce                 LogicCell40_SEQ_MODE_1010      0              6352   2918  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_1_LC_4_6_6/ce
Capture Clock    : counter_1_LC_4_6_6/clk
Hold Constraint  : 0p
Path slack       : 2917p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2377
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6352
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout                LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                              LocalMux                       0              3975   1066  FALL       1
I__258/O                              LocalMux                     309              4283   1066  FALL       1
I__262/I                              InMux                          0              4283   2918  FALL       1
I__262/O                              InMux                        217              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/in3         LogicCell40_SEQ_MODE_0000      0              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/ltout       LogicCell40_SEQ_MODE_0000    267              4767   2918  RISE       1
I__200/I                              CascadeMux                     0              4767   2918  RISE       1
I__200/O                              CascadeMux                     0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2918  FALL       8
I__151/I                              Odrv4                          0              5118   2918  FALL       1
I__151/O                              Odrv4                        372              5490   2918  FALL       1
I__153/I                              LocalMux                       0              5490   2918  FALL       1
I__153/O                              LocalMux                     309              5798   2918  FALL       1
I__155/I                              CEMux                          0              5798   2918  FALL       1
I__155/O                              CEMux                        554              6352   2918  FALL       1
counter_1_LC_4_6_6/ce                 LogicCell40_SEQ_MODE_1010      0              6352   2918  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_7_LC_4_6_4/ce
Capture Clock    : counter_7_LC_4_6_4/clk
Hold Constraint  : 0p
Path slack       : 2917p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2377
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6352
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout                LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                              LocalMux                       0              3975   1066  FALL       1
I__258/O                              LocalMux                     309              4283   1066  FALL       1
I__262/I                              InMux                          0              4283   2918  FALL       1
I__262/O                              InMux                        217              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/in3         LogicCell40_SEQ_MODE_0000      0              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/ltout       LogicCell40_SEQ_MODE_0000    267              4767   2918  RISE       1
I__200/I                              CascadeMux                     0              4767   2918  RISE       1
I__200/O                              CascadeMux                     0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2918  FALL       8
I__151/I                              Odrv4                          0              5118   2918  FALL       1
I__151/O                              Odrv4                        372              5490   2918  FALL       1
I__153/I                              LocalMux                       0              5490   2918  FALL       1
I__153/O                              LocalMux                     309              5798   2918  FALL       1
I__155/I                              CEMux                          0              5798   2918  FALL       1
I__155/O                              CEMux                        554              6352   2918  FALL       1
counter_7_LC_4_6_4/ce                 LogicCell40_SEQ_MODE_1010      0              6352   2918  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_3_LC_4_6_3/ce
Capture Clock    : counter_3_LC_4_6_3/clk
Hold Constraint  : 0p
Path slack       : 2917p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2377
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6352
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout                LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                              LocalMux                       0              3975   1066  FALL       1
I__258/O                              LocalMux                     309              4283   1066  FALL       1
I__262/I                              InMux                          0              4283   2918  FALL       1
I__262/O                              InMux                        217              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/in3         LogicCell40_SEQ_MODE_0000      0              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/ltout       LogicCell40_SEQ_MODE_0000    267              4767   2918  RISE       1
I__200/I                              CascadeMux                     0              4767   2918  RISE       1
I__200/O                              CascadeMux                     0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2918  FALL       8
I__151/I                              Odrv4                          0              5118   2918  FALL       1
I__151/O                              Odrv4                        372              5490   2918  FALL       1
I__153/I                              LocalMux                       0              5490   2918  FALL       1
I__153/O                              LocalMux                     309              5798   2918  FALL       1
I__155/I                              CEMux                          0              5798   2918  FALL       1
I__155/O                              CEMux                        554              6352   2918  FALL       1
counter_3_LC_4_6_3/ce                 LogicCell40_SEQ_MODE_1010      0              6352   2918  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_5_5_5/lcout
Path End         : counter_2_LC_4_6_2/ce
Capture Clock    : counter_2_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 2917p

Capture Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3435
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    3435

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                2377
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6352
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_5_5_5/lcout                LogicCell40_SEQ_MODE_1010    540              3975   1066  FALL       6
I__258/I                              LocalMux                       0              3975   1066  FALL       1
I__258/O                              LocalMux                     309              4283   1066  FALL       1
I__262/I                              InMux                          0              4283   2918  FALL       1
I__262/O                              InMux                        217              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/in3         LogicCell40_SEQ_MODE_0000      0              4501   2918  FALL       1
state_RNIR3P71_5_LC_5_5_6/ltout       LogicCell40_SEQ_MODE_0000    267              4767   2918  RISE       1
I__200/I                              CascadeMux                     0              4767   2918  RISE       1
I__200/O                              CascadeMux                     0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4767   2918  RISE       1
state_fast_RNIS9LJ4_7_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_0000    351              5118   2918  FALL       8
I__151/I                              Odrv4                          0              5118   2918  FALL       1
I__151/O                              Odrv4                        372              5490   2918  FALL       1
I__153/I                              LocalMux                       0              5490   2918  FALL       1
I__153/O                              LocalMux                     309              5798   2918  FALL       1
I__155/I                              CEMux                          0              5798   2918  FALL       1
I__155/O                              CEMux                        554              6352   2918  FALL       1
counter_2_LC_4_6_2/ce                 LogicCell40_SEQ_MODE_1010      0              6352   2918  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GHIT
Path End         : counter_2_LC_4_6_2/in0
Capture Clock    : counter_2_LC_4_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3869
---------------------------------------   ---- 
End-of-path arrival time (ps)             3869
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
GHIT                              Faktning                       0                 0   +INF  RISE       1
GHIT_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
GHIT_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
GHIT_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
GHIT_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__267/I                          Odrv4                          0               973   +INF  FALL       1
I__267/O                          Odrv4                        372              1345   +INF  FALL       1
I__268/I                          IoSpan4Mux                     0              1345   +INF  FALL       1
I__268/O                          IoSpan4Mux                   323              1667   +INF  FALL       1
I__270/I                          IoSpan4Mux                     0              1667   +INF  FALL       1
I__270/O                          IoSpan4Mux                   323              1990   +INF  FALL       1
I__272/I                          LocalMux                       0              1990   +INF  FALL       1
I__272/O                          LocalMux                     309              2298   +INF  FALL       1
I__275/I                          InMux                          0              2298   +INF  FALL       1
I__275/O                          InMux                        217              2516   +INF  FALL       1
RHIT_ibuf_RNIDVJQ_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              2516   +INF  FALL       1
RHIT_ibuf_RNIDVJQ_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              2803   +INF  FALL       3
I__87/I                           Odrv12                         0              2803   +INF  FALL       1
I__87/O                           Odrv12                       540              3343   +INF  FALL       1
I__89/I                           LocalMux                       0              3343   +INF  FALL       1
I__89/O                           LocalMux                     309              3652   +INF  FALL       1
I__91/I                           InMux                          0              3652   +INF  FALL       1
I__91/O                           InMux                        217              3869   +INF  FALL       1
counter_2_LC_4_6_2/in0            LogicCell40_SEQ_MODE_1010      0              3869   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GHIT
Path End         : state_5_LC_5_5_5/in2
Capture Clock    : state_5_LC_5_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4023
---------------------------------------   ---- 
End-of-path arrival time (ps)             4023
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
GHIT                              Faktning                       0                 0   +INF  FALL       1
GHIT_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
GHIT_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
GHIT_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
GHIT_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__267/I                          Odrv4                          0               923   +INF  FALL       1
I__267/O                          Odrv4                        372              1295   +INF  FALL       1
I__268/I                          IoSpan4Mux                     0              1295   +INF  FALL       1
I__268/O                          IoSpan4Mux                   323              1617   +INF  FALL       1
I__270/I                          IoSpan4Mux                     0              1617   +INF  FALL       1
I__270/O                          IoSpan4Mux                   323              1940   +INF  FALL       1
I__272/I                          LocalMux                       0              1940   +INF  FALL       1
I__272/O                          LocalMux                     309              2248   +INF  FALL       1
I__275/I                          InMux                          0              2248   +INF  FALL       1
I__275/O                          InMux                        217              2466   +INF  FALL       1
RHIT_ibuf_RNIDVJQ_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              2466   +INF  FALL       1
RHIT_ibuf_RNIDVJQ_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              2753   +INF  FALL       3
I__88/I                           Odrv4                          0              2753   +INF  FALL       1
I__88/O                           Odrv4                        372              3125   +INF  FALL       1
I__90/I                           Span4Mux_v                     0              3125   +INF  FALL       1
I__90/O                           Span4Mux_v                   372              3497   +INF  FALL       1
I__93/I                           LocalMux                       0              3497   +INF  FALL       1
I__93/O                           LocalMux                     309              3805   +INF  FALL       1
I__95/I                           InMux                          0              3805   +INF  FALL       1
I__95/O                           InMux                        217              4023   +INF  FALL       1
I__96/I                           CascadeMux                     0              4023   +INF  FALL       1
I__96/O                           CascadeMux                     0              4023   +INF  FALL       1
state_5_LC_5_5_5/in2              LogicCell40_SEQ_MODE_1010      0              4023   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : state_6_LC_6_6_0/in1
Capture Clock    : state_6_LC_6_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  RISE       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
START_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__381/I                        Odrv4                          0               973   +INF  FALL       1
I__381/O                        Odrv4                        372              1345   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__384/I                        LocalMux                       0              2032   +INF  FALL       1
I__384/O                        LocalMux                     309              2341   +INF  FALL       1
I__387/I                        InMux                          0              2341   +INF  FALL       1
I__387/O                        InMux                        217              2558   +INF  FALL       1
state_6_LC_6_6_0/in1            LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : state_7_LC_6_6_1/in0
Capture Clock    : state_7_LC_6_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  FALL       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
START_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__381/I                        Odrv4                          0               923   +INF  FALL       1
I__381/O                        Odrv4                        372              1295   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1666   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              1982   +INF  FALL       1
I__384/I                        LocalMux                       0              1982   +INF  FALL       1
I__384/O                        LocalMux                     309              2291   +INF  FALL       1
I__388/I                        InMux                          0              2291   +INF  FALL       1
I__388/O                        InMux                        217              2508   +INF  FALL       1
state_7_LC_6_6_1/in0            LogicCell40_SEQ_MODE_1011      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : TIMER_RUNNINGZ0_LC_5_7_5/in2
Capture Clock    : TIMER_RUNNINGZ0_LC_5_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                           Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                        Odrv4                          0               973   +INF  FALL       1
I__207/O                        Odrv4                        372              1345   +INF  FALL       1
I__208/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__211/I                        Span4Mux_v                     0              2032   +INF  FALL       1
I__211/O                        Span4Mux_v                   372              2404   +INF  FALL       1
I__214/I                        LocalMux                       0              2404   +INF  FALL       1
I__214/O                        LocalMux                     309              2712   +INF  FALL       1
I__217/I                        InMux                          0              2712   +INF  FALL       1
I__217/O                        InMux                        217              2930   +INF  FALL       1
I__219/I                        CascadeMux                     0              2930   +INF  FALL       1
I__219/O                        CascadeMux                     0              2930   +INF  FALL       1
TIMER_RUNNINGZ0_LC_5_7_5/in2    LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_1_LC_4_6_6/sr
Capture Clock    : counter_1_LC_4_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5545
---------------------------------------   ---- 
End-of-path arrival time (ps)             5545
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  FALL       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__207/I                                       Odrv4                          0               923   +INF  FALL       1
I__207/O                                       Odrv4                        372              1295   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1295   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1666   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1666   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              1982   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              1982   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2298   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2298   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2669   +INF  FALL       1
I__218/I                                       LocalMux                       0              2669   +INF  FALL       1
I__218/O                                       LocalMux                     309              2978   +INF  FALL       1
I__220/I                                       InMux                          0              2978   +INF  FALL       1
I__220/O                                       InMux                        217              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3483   +INF  FALL       1
I__70/I                                        Odrv12                         0              3483   +INF  FALL       1
I__70/O                                        Odrv12                       540              4023   +INF  FALL       1
I__71/I                                        LocalMux                       0              4023   +INF  FALL       1
I__71/O                                        LocalMux                     309              4331   +INF  FALL       1
I__72/I                                        IoInMux                        0              4331   +INF  FALL       1
I__72/O                                        IoInMux                      217              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5110   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5110   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5187   +INF  FALL       1
I__328/I                                       SRMux                          0              5187   +INF  FALL       1
I__328/O                                       SRMux                        358              5545   +INF  FALL       1
counter_1_LC_4_6_6/sr                          LogicCell40_SEQ_MODE_1010      0              5545   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_1_LC_4_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RWINZ0_LC_6_5_3/lcout
Path End         : RWIN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Faktning|CLOCK:R#1)       0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         3435
+ Clock To Q                                       540
+ Data Path Delay                                 6106
----------------------------------------------   ----- 
End-of-path arrival time (ps)                    10081
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
RWINZ0_LC_6_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RWINZ0_LC_6_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              3975   +INF  RISE       3
I__224/I                        Odrv4                          0              3975   +INF  RISE       1
I__224/O                        Odrv4                        351              4325   +INF  RISE       1
I__227/I                        Span4Mux_v                     0              4325   +INF  RISE       1
I__227/O                        Span4Mux_v                   351              4676   +INF  RISE       1
I__228/I                        Span4Mux_s0_v                  0              4676   +INF  RISE       1
I__228/O                        Span4Mux_s0_v                203              4879   +INF  RISE       1
I__229/I                        IoSpan4Mux                     0              4879   +INF  RISE       1
I__229/O                        IoSpan4Mux                   288              5167   +INF  RISE       1
I__230/I                        LocalMux                       0              5167   +INF  RISE       1
I__230/O                        LocalMux                     330              5497   +INF  RISE       1
I__231/I                        IoInMux                        0              5497   +INF  RISE       1
I__231/O                        IoInMux                      259              5756   +INF  RISE       1
RWIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5756   +INF  RISE       1
RWIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7993   +INF  FALL       1
RWIN_obuf_iopad/DIN             IO_PAD                         0              7993   +INF  FALL       1
RWIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             10081   +INF  FALL       1
RWIN                            Faktning                       0             10081   +INF  FALL       1


++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GWINZ0_LC_6_5_1/lcout
Path End         : GWIN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                5819
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9794
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__341/I                                      ClkMux                         0              3126  RISE       1
I__341/O                                      ClkMux                       309              3435  RISE       1
GWINZ0_LC_6_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
GWINZ0_LC_6_5_1/lcout           LogicCell40_SEQ_MODE_1000    540              3975   +INF  RISE       3
I__239/I                        Odrv4                          0              3975   +INF  RISE       1
I__239/O                        Odrv4                        351              4325   +INF  RISE       1
I__242/I                        Span4Mux_v                     0              4325   +INF  RISE       1
I__242/O                        Span4Mux_v                   351              4676   +INF  RISE       1
I__243/I                        Span4Mux_s0_v                  0              4676   +INF  RISE       1
I__243/O                        Span4Mux_s0_v                203              4879   +INF  RISE       1
I__244/I                        LocalMux                       0              4879   +INF  RISE       1
I__244/O                        LocalMux                     330              5209   +INF  RISE       1
I__245/I                        IoInMux                        0              5209   +INF  RISE       1
I__245/O                        IoInMux                      259              5469   +INF  RISE       1
GWIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5469   +INF  RISE       1
GWIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7706   +INF  FALL       1
GWIN_obuf_iopad/DIN             IO_PAD                         0              7706   +INF  FALL       1
GWIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9794   +INF  FALL       1
GWIN                            Faktning                       0              9794   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TIMER_RUNNINGZ0_LC_5_7_5/lcout
Path End         : TIMER_RUNNING
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Faktning|CLOCK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        3435
+ Clock To Q                                      540
+ Data Path Delay                                6001
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9976
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__336/I                                      ClkMux                         0              3126  RISE       1
I__336/O                                      ClkMux                       309              3435  RISE       1
TIMER_RUNNINGZ0_LC_5_7_5/clk                  LogicCell40_SEQ_MODE_1000      0              3435  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
TIMER_RUNNINGZ0_LC_5_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3975   +INF  RISE       2
I__248/I                                 Odrv4                          0              3975   +INF  RISE       1
I__248/O                                 Odrv4                        351              4325   +INF  RISE       1
I__250/I                                 Span4Mux_h                     0              4325   +INF  RISE       1
I__250/O                                 Span4Mux_h                   302              4627   +INF  RISE       1
I__251/I                                 Span4Mux_s0_h                  0              4627   +INF  RISE       1
I__251/O                                 Span4Mux_s0_h                147              4774   +INF  RISE       1
I__252/I                                 IoSpan4Mux                     0              4774   +INF  RISE       1
I__252/O                                 IoSpan4Mux                   288              5062   +INF  RISE       1
I__253/I                                 LocalMux                       0              5062   +INF  RISE       1
I__253/O                                 LocalMux                     330              5391   +INF  RISE       1
I__254/I                                 IoInMux                        0              5391   +INF  RISE       1
I__254/O                                 IoInMux                      259              5651   +INF  RISE       1
TIMER_RUNNING_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5651   +INF  RISE       1
TIMER_RUNNING_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7888   +INF  FALL       1
TIMER_RUNNING_obuf_iopad/DIN             IO_PAD                         0              7888   +INF  FALL       1
TIMER_RUNNING_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9976   +INF  FALL       1
TIMER_RUNNING                            Faktning                       0              9976   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_7_LC_4_6_4/sr
Capture Clock    : counter_7_LC_4_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5545
---------------------------------------   ---- 
End-of-path arrival time (ps)             5545
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  FALL       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__207/I                                       Odrv4                          0               923   +INF  FALL       1
I__207/O                                       Odrv4                        372              1295   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1295   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1666   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1666   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              1982   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              1982   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2298   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2298   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2669   +INF  FALL       1
I__218/I                                       LocalMux                       0              2669   +INF  FALL       1
I__218/O                                       LocalMux                     309              2978   +INF  FALL       1
I__220/I                                       InMux                          0              2978   +INF  FALL       1
I__220/O                                       InMux                        217              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3483   +INF  FALL       1
I__70/I                                        Odrv12                         0              3483   +INF  FALL       1
I__70/O                                        Odrv12                       540              4023   +INF  FALL       1
I__71/I                                        LocalMux                       0              4023   +INF  FALL       1
I__71/O                                        LocalMux                     309              4331   +INF  FALL       1
I__72/I                                        IoInMux                        0              4331   +INF  FALL       1
I__72/O                                        IoInMux                      217              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5110   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5110   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5187   +INF  FALL       1
I__328/I                                       SRMux                          0              5187   +INF  FALL       1
I__328/O                                       SRMux                        358              5545   +INF  FALL       1
counter_7_LC_4_6_4/sr                          LogicCell40_SEQ_MODE_1010      0              5545   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_3_LC_4_6_3/sr
Capture Clock    : counter_3_LC_4_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5545
---------------------------------------   ---- 
End-of-path arrival time (ps)             5545
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  FALL       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__207/I                                       Odrv4                          0               923   +INF  FALL       1
I__207/O                                       Odrv4                        372              1295   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1295   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1666   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1666   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              1982   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              1982   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2298   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2298   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2669   +INF  FALL       1
I__218/I                                       LocalMux                       0              2669   +INF  FALL       1
I__218/O                                       LocalMux                     309              2978   +INF  FALL       1
I__220/I                                       InMux                          0              2978   +INF  FALL       1
I__220/O                                       InMux                        217              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3483   +INF  FALL       1
I__70/I                                        Odrv12                         0              3483   +INF  FALL       1
I__70/O                                        Odrv12                       540              4023   +INF  FALL       1
I__71/I                                        LocalMux                       0              4023   +INF  FALL       1
I__71/O                                        LocalMux                     309              4331   +INF  FALL       1
I__72/I                                        IoInMux                        0              4331   +INF  FALL       1
I__72/O                                        IoInMux                      217              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5110   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5110   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5187   +INF  FALL       1
I__328/I                                       SRMux                          0              5187   +INF  FALL       1
I__328/O                                       SRMux                        358              5545   +INF  FALL       1
counter_3_LC_4_6_3/sr                          LogicCell40_SEQ_MODE_1010      0              5545   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_2_LC_4_6_2/sr
Capture Clock    : counter_2_LC_4_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5545
---------------------------------------   ---- 
End-of-path arrival time (ps)             5545
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  FALL       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__207/I                                       Odrv4                          0               923   +INF  FALL       1
I__207/O                                       Odrv4                        372              1295   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1295   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1666   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1666   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              1982   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              1982   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2298   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2298   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2669   +INF  FALL       1
I__218/I                                       LocalMux                       0              2669   +INF  FALL       1
I__218/O                                       LocalMux                     309              2978   +INF  FALL       1
I__220/I                                       InMux                          0              2978   +INF  FALL       1
I__220/O                                       InMux                        217              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3195   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3483   +INF  FALL       1
I__70/I                                        Odrv12                         0              3483   +INF  FALL       1
I__70/O                                        Odrv12                       540              4023   +INF  FALL       1
I__71/I                                        LocalMux                       0              4023   +INF  FALL       1
I__71/O                                        LocalMux                     309              4331   +INF  FALL       1
I__72/I                                        IoInMux                        0              4331   +INF  FALL       1
I__72/O                                        IoInMux                      217              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4549   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5110   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5110   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5110   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5187   +INF  FALL       1
I__328/I                                       SRMux                          0              5187   +INF  FALL       1
I__328/O                                       SRMux                        358              5545   +INF  FALL       1
counter_2_LC_4_6_2/sr                          LogicCell40_SEQ_MODE_1010      0              5545   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_2_LC_4_6_2/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_0_LC_4_5_0/sr
Capture Clock    : state_0_LC_4_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__329/I                                       SRMux                          0              5237   +INF  FALL       1
I__329/O                                       SRMux                        358              5595   +INF  FALL       1
state_0_LC_4_5_0/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__337/I                                      ClkMux                         0              3126  RISE       1
I__337/O                                      ClkMux                       309              3435  RISE       1
state_0_LC_4_5_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GHIT
Path End         : state_3_LC_6_6_5/in2
Capture Clock    : state_3_LC_6_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2831
---------------------------------------   ---- 
End-of-path arrival time (ps)             2831
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
GHIT                           Faktning                       0                 0   +INF  RISE       1
GHIT_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
GHIT_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
GHIT_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
GHIT_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__267/I                       Odrv4                          0               973   +INF  FALL       1
I__267/O                       Odrv4                        372              1345   +INF  FALL       1
I__268/I                       IoSpan4Mux                     0              1345   +INF  FALL       1
I__268/O                       IoSpan4Mux                   323              1667   +INF  FALL       1
I__270/I                       IoSpan4Mux                     0              1667   +INF  FALL       1
I__270/O                       IoSpan4Mux                   323              1990   +INF  FALL       1
I__273/I                       Span4Mux_h                     0              1990   +INF  FALL       1
I__273/O                       Span4Mux_h                   316              2305   +INF  FALL       1
I__276/I                       LocalMux                       0              2305   +INF  FALL       1
I__276/O                       LocalMux                     309              2614   +INF  FALL       1
I__279/I                       InMux                          0              2614   +INF  FALL       1
I__279/O                       InMux                        217              2831   +INF  FALL       1
I__284/I                       CascadeMux                     0              2831   +INF  FALL       1
I__284/O                       CascadeMux                     0              2831   +INF  FALL       1
state_3_LC_6_6_5/in2           LogicCell40_SEQ_MODE_1010      0              2831   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_6_LC_5_6_7/sr
Capture Clock    : counter_6_LC_5_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__330/I                                       SRMux                          0              5237   +INF  FALL       1
I__330/O                                       SRMux                        358              5595   +INF  FALL       1
counter_6_LC_5_6_7/sr                          LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_0_LC_5_6_6/sr
Capture Clock    : counter_0_LC_5_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__330/I                                       SRMux                          0              5237   +INF  FALL       1
I__330/O                                       SRMux                        358              5595   +INF  FALL       1
counter_0_LC_5_6_6/sr                          LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_0_LC_5_6_6/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_5_LC_5_6_5/sr
Capture Clock    : counter_5_LC_5_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__330/I                                       SRMux                          0              5237   +INF  FALL       1
I__330/O                                       SRMux                        358              5595   +INF  FALL       1
counter_5_LC_5_6_5/sr                          LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_5_LC_5_6_5/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : counter_4_LC_5_6_4/sr
Capture Clock    : counter_4_LC_5_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__330/I                                       SRMux                          0              5237   +INF  FALL       1
I__330/O                                       SRMux                        358              5595   +INF  FALL       1
counter_4_LC_5_6_4/sr                          LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_4_LC_5_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_5_LC_5_5_5/sr
Capture Clock    : state_5_LC_5_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__331/I                                       SRMux                          0              5237   +INF  FALL       1
I__331/O                                       SRMux                        358              5595   +INF  FALL       1
state_5_LC_5_5_5/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_5_LC_5_5_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_4_LC_5_5_3/sr
Capture Clock    : state_4_LC_5_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__331/I                                       SRMux                          0              5237   +INF  FALL       1
I__331/O                                       SRMux                        358              5595   +INF  FALL       1
state_4_LC_5_5_3/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__339/I                                      ClkMux                         0              3126  RISE       1
I__339/O                                      ClkMux                       309              3435  RISE       1
state_4_LC_5_5_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_3_LC_6_6_5/sr
Capture Clock    : state_3_LC_6_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_3_LC_6_6_5/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_3_LC_6_6_5/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_2_LC_6_6_4/sr
Capture Clock    : state_2_LC_6_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_2_LC_6_6_4/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_2_LC_6_6_4/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_1_LC_6_6_3/sr
Capture Clock    : state_1_LC_6_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_1_LC_6_6_3/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_1_LC_6_6_3/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_fast_7_LC_6_6_2/sr
Capture Clock    : state_fast_7_LC_6_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_fast_7_LC_6_6_2/sr                       LogicCell40_SEQ_MODE_1011      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_fast_7_LC_6_6_2/clk                     LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_7_LC_6_6_1/sr
Capture Clock    : state_7_LC_6_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_7_LC_6_6_1/sr                            LogicCell40_SEQ_MODE_1011      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_7_LC_6_6_1/clk                          LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESET
Path End         : state_6_LC_6_6_0/sr
Capture Clock    : state_6_LC_6_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5595
---------------------------------------   ---- 
End-of-path arrival time (ps)             5595
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESET                                          Faktning                       0                 0   +INF  RISE       1
RESET_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RESET_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RESET_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESET_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__207/I                                       Odrv4                          0               973   +INF  FALL       1
I__207/O                                       Odrv4                        372              1345   +INF  FALL       1
I__208/I                                       Span4Mux_v                     0              1345   +INF  FALL       1
I__208/O                                       Span4Mux_v                   372              1716   +INF  FALL       1
I__209/I                                       Span4Mux_h                     0              1716   +INF  FALL       1
I__209/O                                       Span4Mux_h                   316              2032   +INF  FALL       1
I__212/I                                       Span4Mux_h                     0              2032   +INF  FALL       1
I__212/O                                       Span4Mux_h                   316              2348   +INF  FALL       1
I__215/I                                       Span4Mux_v                     0              2348   +INF  FALL       1
I__215/O                                       Span4Mux_v                   372              2719   +INF  FALL       1
I__218/I                                       LocalMux                       0              2719   +INF  FALL       1
I__218/O                                       LocalMux                     309              3028   +INF  FALL       1
I__220/I                                       InMux                          0              3028   +INF  FALL       1
I__220/O                                       InMux                        217              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/in3                LogicCell40_SEQ_MODE_0000      0              3245   +INF  FALL       1
RESET_ibuf_RNI8T16_LC_2_8_6/lcout              LogicCell40_SEQ_MODE_0000    288              3533   +INF  FALL       1
I__70/I                                        Odrv12                         0              3533   +INF  FALL       1
I__70/O                                        Odrv12                       540              4073   +INF  FALL       1
I__71/I                                        LocalMux                       0              4073   +INF  FALL       1
I__71/O                                        LocalMux                     309              4381   +INF  FALL       1
I__72/I                                        IoInMux                        0              4381   +INF  FALL       1
I__72/O                                        IoInMux                      217              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4599   +INF  FALL       1
RESET_ibuf_RNI8T16_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5160   +INF  FALL      17
I__326/I                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__326/O                                       gio2CtrlBuf                    0              5160   +INF  FALL       1
I__327/I                                       GlobalMux                      0              5160   +INF  FALL       1
I__327/O                                       GlobalMux                     77              5237   +INF  FALL       1
I__332/I                                       SRMux                          0              5237   +INF  FALL       1
I__332/O                                       SRMux                        358              5595   +INF  FALL       1
state_6_LC_6_6_0/sr                            LogicCell40_SEQ_MODE_1010      0              5595   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_6_LC_6_6_0/clk                          LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : counter_6_LC_5_6_7/in2
Capture Clock    : counter_6_LC_5_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2874
---------------------------------------   ---- 
End-of-path arrival time (ps)             2874
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  RISE       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
START_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__381/I                        Odrv4                          0               973   +INF  FALL       1
I__381/O                        Odrv4                        372              1345   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__385/I                        Span4Mux_h                     0              2032   +INF  FALL       1
I__385/O                        Span4Mux_h                   316              2348   +INF  FALL       1
I__390/I                        LocalMux                       0              2348   +INF  FALL       1
I__390/O                        LocalMux                     309              2656   +INF  FALL       1
I__393/I                        InMux                          0              2656   +INF  FALL       1
I__393/O                        InMux                        217              2874   +INF  FALL       1
I__398/I                        CascadeMux                     0              2874   +INF  FALL       1
I__398/O                        CascadeMux                     0              2874   +INF  FALL       1
counter_6_LC_5_6_7/in2          LogicCell40_SEQ_MODE_1010      0              2874   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__338/I                                      ClkMux                         0              3126  RISE       1
I__338/O                                      ClkMux                       309              3435  RISE       1
counter_6_LC_5_6_7/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : counter_3_LC_4_6_3/in2
Capture Clock    : counter_3_LC_4_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2824
---------------------------------------   ---- 
End-of-path arrival time (ps)             2824
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  FALL       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
START_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__381/I                        Odrv4                          0               923   +INF  FALL       1
I__381/O                        Odrv4                        372              1295   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1295   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1666   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1666   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              1982   +INF  FALL       1
I__385/I                        Span4Mux_h                     0              1982   +INF  FALL       1
I__385/O                        Span4Mux_h                   316              2298   +INF  FALL       1
I__391/I                        LocalMux                       0              2298   +INF  FALL       1
I__391/O                        LocalMux                     309              2606   +INF  FALL       1
I__394/I                        InMux                          0              2606   +INF  FALL       1
I__394/O                        InMux                        217              2824   +INF  FALL       1
I__399/I                        CascadeMux                     0              2824   +INF  FALL       1
I__399/O                        CascadeMux                     0              2824   +INF  FALL       1
counter_3_LC_4_6_3/in2          LogicCell40_SEQ_MODE_1010      0              2824   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_3_LC_4_6_3/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : state_fast_7_LC_6_6_2/in1
Capture Clock    : state_fast_7_LC_6_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  RISE       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
START_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__381/I                        Odrv4                          0               973   +INF  FALL       1
I__381/O                        Odrv4                        372              1345   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__384/I                        LocalMux                       0              2032   +INF  FALL       1
I__384/O                        LocalMux                     309              2341   +INF  FALL       1
I__389/I                        InMux                          0              2341   +INF  FALL       1
I__389/O                        InMux                        217              2558   +INF  FALL       1
state_fast_7_LC_6_6_2/in1       LogicCell40_SEQ_MODE_1011      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__340/I                                      ClkMux                         0              3126  RISE       1
I__340/O                                      ClkMux                       309              3435  RISE       1
state_fast_7_LC_6_6_2/clk                     LogicCell40_SEQ_MODE_1011      0              3435  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : START
Path End         : counter_7_LC_4_6_4/in1
Capture Clock    : counter_7_LC_4_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Faktning|CLOCK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         3435
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2874
---------------------------------------   ---- 
End-of-path arrival time (ps)             2874
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
START                           Faktning                       0                 0   +INF  RISE       1
START_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
START_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
START_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
START_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__381/I                        Odrv4                          0               973   +INF  FALL       1
I__381/O                        Odrv4                        372              1345   +INF  FALL       1
I__382/I                        Span4Mux_v                     0              1345   +INF  FALL       1
I__382/O                        Span4Mux_v                   372              1716   +INF  FALL       1
I__383/I                        Span4Mux_h                     0              1716   +INF  FALL       1
I__383/O                        Span4Mux_h                   316              2032   +INF  FALL       1
I__385/I                        Span4Mux_h                     0              2032   +INF  FALL       1
I__385/O                        Span4Mux_h                   316              2348   +INF  FALL       1
I__391/I                        LocalMux                       0              2348   +INF  FALL       1
I__391/O                        LocalMux                     309              2656   +INF  FALL       1
I__395/I                        InMux                          0              2656   +INF  FALL       1
I__395/O                        InMux                        217              2874   +INF  FALL       1
counter_7_LC_4_6_4/in1          LogicCell40_SEQ_MODE_1010      0              2874   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLOCK                                         Faktning                       0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLOCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLOCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLOCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__64/I                                       Odrv4                          0              1127  RISE       1
I__64/O                                       Odrv4                        351              1478  RISE       1
I__65/I                                       IoSpan4Mux                     0              1478  RISE       1
I__65/O                                       IoSpan4Mux                   288              1765  RISE       1
I__66/I                                       LocalMux                       0              1765  RISE       1
I__66/O                                       LocalMux                     330              2095  RISE       1
I__67/I                                       IoInMux                        0              2095  RISE       1
I__67/O                                       IoInMux                      259              2355  RISE       1
CLOCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2355  RISE       1
CLOCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              2972  RISE      20
I__333/I                                      gio2CtrlBuf                    0              2972  RISE       1
I__333/O                                      gio2CtrlBuf                    0              2972  RISE       1
I__334/I                                      GlobalMux                      0              2972  RISE       1
I__334/O                                      GlobalMux                    154              3126  RISE       1
I__335/I                                      ClkMux                         0              3126  RISE       1
I__335/O                                      ClkMux                       309              3435  RISE       1
counter_7_LC_4_6_4/clk                        LogicCell40_SEQ_MODE_1010      0              3435  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

