{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@159:169@HdlIdDef", "wire sleep_counter_compare;\nwire cs_sleep_counter_compare;\n\nwire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@162:172", "wire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\nassign cmd_ready = idle;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@154:164", "wire exec_sync_cmd = exec_misc_cmd && cmd[8] == MISC_SYNC;\n\nwire trigger_tx;\nwire trigger_rx;\n\nwire sleep_counter_compare;\nwire cs_sleep_counter_compare;\n\nwire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@161:171", "\nwire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\n(* direct_enable = \"yes\" *) wire cs_gen;\n\nassign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@158:168", "\nwire sleep_counter_compare;\nwire cs_sleep_counter_compare;\n\nwire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@157:167", "wire trigger_rx;\n\nwire sleep_counter_compare;\nwire cs_sleep_counter_compare;\n\nwire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n"]], "Diff Content": {"Delete": [[164, "wire trigger_rx_s;\n"]], "Add": [[164, "  wire last_sdi_bit;\n"], [164, "  wire end_of_sdi_latch;\n"]]}}