0.6
2018.2
Oct  1 2018
20:13:33
D:/FPGA_Projects/Testbench_Example_1/Testbench_Example_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA_Projects/Testbench_Example_1/Testbench_Example_1.srcs/sim_1/new/test_tb.v,1540217987,verilog,,,,test_tb,,,,,,,,
