{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 21:34:17 2011 " "Info: Processing started: Sun Jan 30 21:34:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c rev5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c rev5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clck " "Info: Assuming node \"clck\" is an undefined clock" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } } { "c:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clck register OutPort:inst2\|Outr\[1\]~_Duplicate_520_Duplicate register InPort:inst1\|DataFiFo\[0\] -758 ps " "Info: Slack time is -758 ps for clock \"clck\" between source register \"OutPort:inst2\|Outr\[1\]~_Duplicate_520_Duplicate\" and destination register \"InPort:inst1\|DataFiFo\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "188.57 MHz 5.303 ns " "Info: Fmax is 188.57 MHz (period= 5.303 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.331 ns + Largest register register " "Info: + Largest register to register requirement is 4.331 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.545 ns + " "Info: + Setup relationship between source and destination is 4.545 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.545 ns " "Info: + Latch edge is 4.545 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clck 4.545 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clck\" is 4.545 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clck 4.545 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clck\" is 4.545 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.697 ns + Shortest register " "Info: + Shortest clock path from clock \"clck\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 390 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 390; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns InPort:inst1\|DataFiFo\[0\] 3 REG LCFF_X31_Y18_N1 2 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X31_Y18_N1; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.697 ns - Longest register " "Info: - Longest clock path from clock \"clck\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 390 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 390; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns OutPort:inst2\|Outr\[1\]~_Duplicate_520_Duplicate 3 REG LCFF_X29_Y18_N29 2 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y18_N29; Fanout = 2; REG Node = 'OutPort:inst2\|Outr\[1\]~_Duplicate_520_Duplicate'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clck~clkctrl OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.089 ns - Longest register register " "Info: - Longest register to register delay is 5.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutPort:inst2\|Outr\[1\]~_Duplicate_520_Duplicate 1 REG LCFF_X29_Y18_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y18_N29; Fanout = 2; REG Node = 'OutPort:inst2\|Outr\[1\]~_Duplicate_520_Duplicate'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.420 ns) 0.742 ns InPort:inst1\|Mux0~35_RESYN4_BDD5 2 COMB LCCOMB_X29_Y18_N22 1 " "Info: 2: + IC(0.322 ns) + CELL(0.420 ns) = 0.742 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~35_RESYN4_BDD5'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate InPort:inst1|Mux0~35_RESYN4_BDD5 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 1.149 ns InPort:inst1\|Mux0~35 3 COMB LCCOMB_X29_Y18_N26 4 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 1.149 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 4; COMB Node = 'InPort:inst1\|Mux0~35'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { InPort:inst1|Mux0~35_RESYN4_BDD5 InPort:inst1|Mux0~35 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.419 ns) 1.836 ns InPort:inst1\|port~1194 4 COMB LCCOMB_X29_Y18_N10 63 " "Info: 4: + IC(0.268 ns) + CELL(0.419 ns) = 1.836 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 63; COMB Node = 'InPort:inst1\|port~1194'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { InPort:inst1|Mux0~35 InPort:inst1|port~1194 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.150 ns) 2.733 ns InPort:inst1\|Mux1~178_RESYN8_BDD9 5 COMB LCCOMB_X29_Y18_N30 3 " "Info: 5: + IC(0.747 ns) + CELL(0.150 ns) = 2.733 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 3; COMB Node = 'InPort:inst1\|Mux1~178_RESYN8_BDD9'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { InPort:inst1|port~1194 InPort:inst1|Mux1~178_RESYN8_BDD9 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.438 ns) 3.602 ns InPort:inst1\|Mux1~178_Duplicate_181 6 COMB LCCOMB_X30_Y18_N28 4 " "Info: 6: + IC(0.431 ns) + CELL(0.438 ns) = 3.602 ns; Loc. = LCCOMB_X30_Y18_N28; Fanout = 4; COMB Node = 'InPort:inst1\|Mux1~178_Duplicate_181'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { InPort:inst1|Mux1~178_RESYN8_BDD9 InPort:inst1|Mux1~178_Duplicate_181 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 4.200 ns InPort:inst1\|DataFiFo\[4\]~942_Duplicate_949 7 COMB LCCOMB_X31_Y18_N26 3 " "Info: 7: + IC(0.448 ns) + CELL(0.150 ns) = 4.200 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 3; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~942_Duplicate_949'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { InPort:inst1|Mux1~178_Duplicate_181 InPort:inst1|DataFiFo[4]~942_Duplicate_949 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.660 ns) 5.089 ns InPort:inst1\|DataFiFo\[0\] 8 REG LCFF_X31_Y18_N1 2 " "Info: 8: + IC(0.229 ns) + CELL(0.660 ns) = 5.089 ns; Loc. = LCFF_X31_Y18_N1; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { InPort:inst1|DataFiFo[4]~942_Duplicate_949 InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 46.91 % ) " "Info: Total cell delay = 2.387 ns ( 46.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.702 ns ( 53.09 % ) " "Info: Total interconnect delay = 2.702 ns ( 53.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.089 ns" { OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate InPort:inst1|Mux0~35_RESYN4_BDD5 InPort:inst1|Mux0~35 InPort:inst1|port~1194 InPort:inst1|Mux1~178_RESYN8_BDD9 InPort:inst1|Mux1~178_Duplicate_181 InPort:inst1|DataFiFo[4]~942_Duplicate_949 InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.089 ns" { OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate {} InPort:inst1|Mux0~35_RESYN4_BDD5 {} InPort:inst1|Mux0~35 {} InPort:inst1|port~1194 {} InPort:inst1|Mux1~178_RESYN8_BDD9 {} InPort:inst1|Mux1~178_Duplicate_181 {} InPort:inst1|DataFiFo[4]~942_Duplicate_949 {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.322ns 0.257ns 0.268ns 0.747ns 0.431ns 0.448ns 0.229ns } { 0.000ns 0.420ns 0.150ns 0.419ns 0.150ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.089 ns" { OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate InPort:inst1|Mux0~35_RESYN4_BDD5 InPort:inst1|Mux0~35 InPort:inst1|port~1194 InPort:inst1|Mux1~178_RESYN8_BDD9 InPort:inst1|Mux1~178_Duplicate_181 InPort:inst1|DataFiFo[4]~942_Duplicate_949 InPort:inst1|DataFiFo[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.089 ns" { OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate {} InPort:inst1|Mux0~35_RESYN4_BDD5 {} InPort:inst1|Mux0~35 {} InPort:inst1|port~1194 {} InPort:inst1|Mux1~178_RESYN8_BDD9 {} InPort:inst1|Mux1~178_Duplicate_181 {} InPort:inst1|DataFiFo[4]~942_Duplicate_949 {} InPort:inst1|DataFiFo[0] {} } { 0.000ns 0.322ns 0.257ns 0.268ns 0.747ns 0.431ns 0.448ns 0.229ns } { 0.000ns 0.420ns 0.150ns 0.419ns 0.150ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clck' 211 " "Warning: Can't achieve timing requirement Clock Setup: 'clck' along 211 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clck register OutPort:inst2\|Outr\[0\] register OutPort:inst2\|Outr\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"clck\" between source register \"OutPort:inst2\|Outr\[0\]\" and destination register \"OutPort:inst2\|Outr\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutPort:inst2\|Outr\[0\] 1 REG LCFF_X27_Y16_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y16_N7; Fanout = 3; REG Node = 'OutPort:inst2\|Outr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutPort:inst2|Outr[0] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns OutPort:inst2\|Outr\[0\]~518 2 COMB LCCOMB_X27_Y16_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y16_N6; Fanout = 1; COMB Node = 'OutPort:inst2\|Outr\[0\]~518'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { OutPort:inst2|Outr[0] OutPort:inst2|Outr[0]~518 } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns OutPort:inst2\|Outr\[0\] 3 REG LCFF_X27_Y16_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y16_N7; Fanout = 3; REG Node = 'OutPort:inst2\|Outr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { OutPort:inst2|Outr[0]~518 OutPort:inst2|Outr[0] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { OutPort:inst2|Outr[0] OutPort:inst2|Outr[0]~518 OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { OutPort:inst2|Outr[0] {} OutPort:inst2|Outr[0]~518 {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clck 4.545 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clck\" is 4.545 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clck 4.545 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clck\" is 4.545 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.691 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 390 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 390; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns OutPort:inst2\|Outr\[0\] 3 REG LCFF_X27_Y16_N7 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X27_Y16_N7; Fanout = 3; REG Node = 'OutPort:inst2\|Outr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.691 ns - Shortest register " "Info: - Shortest clock path from clock \"clck\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 390 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 390; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns OutPort:inst2\|Outr\[0\] 3 REG LCFF_X27_Y16_N7 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X27_Y16_N7; Fanout = 3; REG Node = 'OutPort:inst2\|Outr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { OutPort:inst2|Outr[0] OutPort:inst2|Outr[0]~518 OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { OutPort:inst2|Outr[0] {} OutPort:inst2|Outr[0]~518 {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "InPort:inst1\|DataFiFo\[30\] Inr_W clck 9.207 ns register " "Info: tsu for register \"InPort:inst1\|DataFiFo\[30\]\" (data pin = \"Inr_W\", clock pin = \"clck\") is 9.207 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.940 ns + Longest pin register " "Info: + Longest pin to register delay is 11.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Inr_W 1 PIN PIN_C8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C8; Fanout = 3; PIN Node = 'Inr_W'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Inr_W } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -192 -488 -320 -176 "Inr_W" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.305 ns) + CELL(0.438 ns) 7.593 ns InPort:inst1\|Mux0~35_RESYN4_BDD5 2 COMB LCCOMB_X29_Y18_N22 1 " "Info: 2: + IC(6.305 ns) + CELL(0.438 ns) = 7.593 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~35_RESYN4_BDD5'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.743 ns" { Inr_W InPort:inst1|Mux0~35_RESYN4_BDD5 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 8.000 ns InPort:inst1\|Mux0~35 3 COMB LCCOMB_X29_Y18_N26 4 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 8.000 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 4; COMB Node = 'InPort:inst1\|Mux0~35'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { InPort:inst1|Mux0~35_RESYN4_BDD5 InPort:inst1|Mux0~35 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.419 ns) 8.687 ns InPort:inst1\|port~1194 4 COMB LCCOMB_X29_Y18_N10 63 " "Info: 4: + IC(0.268 ns) + CELL(0.419 ns) = 8.687 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 63; COMB Node = 'InPort:inst1\|port~1194'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { InPort:inst1|Mux0~35 InPort:inst1|port~1194 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.150 ns) 9.584 ns InPort:inst1\|Mux1~178_RESYN8_BDD9 5 COMB LCCOMB_X29_Y18_N30 3 " "Info: 5: + IC(0.747 ns) + CELL(0.150 ns) = 9.584 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 3; COMB Node = 'InPort:inst1\|Mux1~178_RESYN8_BDD9'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { InPort:inst1|port~1194 InPort:inst1|Mux1~178_RESYN8_BDD9 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.438 ns) 10.453 ns InPort:inst1\|Mux1~178_Duplicate_181 6 COMB LCCOMB_X30_Y18_N28 4 " "Info: 6: + IC(0.431 ns) + CELL(0.438 ns) = 10.453 ns; Loc. = LCCOMB_X30_Y18_N28; Fanout = 4; COMB Node = 'InPort:inst1\|Mux1~178_Duplicate_181'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { InPort:inst1|Mux1~178_RESYN8_BDD9 InPort:inst1|Mux1~178_Duplicate_181 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 11.051 ns InPort:inst1\|DataFiFo\[4\]~942_Duplicate_949 7 COMB LCCOMB_X31_Y18_N26 3 " "Info: 7: + IC(0.448 ns) + CELL(0.150 ns) = 11.051 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 3; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~942_Duplicate_949'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { InPort:inst1|Mux1~178_Duplicate_181 InPort:inst1|DataFiFo[4]~942_Duplicate_949 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.660 ns) 11.940 ns InPort:inst1\|DataFiFo\[30\] 8 REG LCFF_X31_Y18_N29 2 " "Info: 8: + IC(0.229 ns) + CELL(0.660 ns) = 11.940 ns; Loc. = LCFF_X31_Y18_N29; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[30\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { InPort:inst1|DataFiFo[4]~942_Duplicate_949 InPort:inst1|DataFiFo[30] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.255 ns ( 27.26 % ) " "Info: Total cell delay = 3.255 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.685 ns ( 72.74 % ) " "Info: Total interconnect delay = 8.685 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.940 ns" { Inr_W InPort:inst1|Mux0~35_RESYN4_BDD5 InPort:inst1|Mux0~35 InPort:inst1|port~1194 InPort:inst1|Mux1~178_RESYN8_BDD9 InPort:inst1|Mux1~178_Duplicate_181 InPort:inst1|DataFiFo[4]~942_Duplicate_949 InPort:inst1|DataFiFo[30] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.940 ns" { Inr_W {} Inr_W~combout {} InPort:inst1|Mux0~35_RESYN4_BDD5 {} InPort:inst1|Mux0~35 {} InPort:inst1|port~1194 {} InPort:inst1|Mux1~178_RESYN8_BDD9 {} InPort:inst1|Mux1~178_Duplicate_181 {} InPort:inst1|DataFiFo[4]~942_Duplicate_949 {} InPort:inst1|DataFiFo[30] {} } { 0.000ns 0.000ns 6.305ns 0.257ns 0.268ns 0.747ns 0.431ns 0.448ns 0.229ns } { 0.000ns 0.850ns 0.438ns 0.150ns 0.419ns 0.150ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"clck\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 390 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 390; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns InPort:inst1\|DataFiFo\[30\] 3 REG LCFF_X31_Y18_N29 2 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X31_Y18_N29; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[30\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clck~clkctrl InPort:inst1|DataFiFo[30] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[30] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[30] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.940 ns" { Inr_W InPort:inst1|Mux0~35_RESYN4_BDD5 InPort:inst1|Mux0~35 InPort:inst1|port~1194 InPort:inst1|Mux1~178_RESYN8_BDD9 InPort:inst1|Mux1~178_Duplicate_181 InPort:inst1|DataFiFo[4]~942_Duplicate_949 InPort:inst1|DataFiFo[30] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.940 ns" { Inr_W {} Inr_W~combout {} InPort:inst1|Mux0~35_RESYN4_BDD5 {} InPort:inst1|Mux0~35 {} InPort:inst1|port~1194 {} InPort:inst1|Mux1~178_RESYN8_BDD9 {} InPort:inst1|Mux1~178_Duplicate_181 {} InPort:inst1|DataFiFo[4]~942_Duplicate_949 {} InPort:inst1|DataFiFo[30] {} } { 0.000ns 0.000ns 6.305ns 0.257ns 0.268ns 0.747ns 0.431ns 0.448ns 0.229ns } { 0.000ns 0.850ns 0.438ns 0.150ns 0.419ns 0.150ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[30] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[30] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clck dataOutS\[26\] OutPort:inst2\|dataOutS\[26\] 9.464 ns register " "Info: tco from clock \"clck\" to destination pin \"dataOutS\[26\]\" through register \"OutPort:inst2\|dataOutS\[26\]\" is 9.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.695 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to source register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 390 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 390; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns OutPort:inst2\|dataOutS\[26\] 3 REG LCFF_X29_Y17_N3 2 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X29_Y17_N3; Fanout = 2; REG Node = 'OutPort:inst2\|dataOutS\[26\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clck~clkctrl OutPort:inst2|dataOutS[26] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clck clck~clkctrl OutPort:inst2|dataOutS[26] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|dataOutS[26] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.519 ns + Longest register pin " "Info: + Longest register to pin delay is 6.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutPort:inst2\|dataOutS\[26\] 1 REG LCFF_X29_Y17_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y17_N3; Fanout = 2; REG Node = 'OutPort:inst2\|dataOutS\[26\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutPort:inst2|dataOutS[26] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.701 ns) + CELL(2.818 ns) 6.519 ns dataOutS\[26\] 2 PIN PIN_A4 0 " "Info: 2: + IC(3.701 ns) + CELL(2.818 ns) = 6.519 ns; Loc. = PIN_A4; Fanout = 0; PIN Node = 'dataOutS\[26\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.519 ns" { OutPort:inst2|dataOutS[26] dataOutS[26] } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -312 1344 1520 -296 "dataOutS\[36..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 43.23 % ) " "Info: Total cell delay = 2.818 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.701 ns ( 56.77 % ) " "Info: Total interconnect delay = 3.701 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.519 ns" { OutPort:inst2|dataOutS[26] dataOutS[26] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.519 ns" { OutPort:inst2|dataOutS[26] {} dataOutS[26] {} } { 0.000ns 3.701ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clck clck~clkctrl OutPort:inst2|dataOutS[26] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|dataOutS[26] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.519 ns" { OutPort:inst2|dataOutS[26] dataOutS[26] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.519 ns" { OutPort:inst2|dataOutS[26] {} dataOutS[26] {} } { 0.000ns 3.701ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "InPort:inst1\|step_OTERM39 Inr_L clck 0.073 ns register " "Info: th for register \"InPort:inst1\|step_OTERM39\" (data pin = \"Inr_L\", clock pin = \"clck\") is 0.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.697 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 390 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 390; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns InPort:inst1\|step_OTERM39 3 REG LCFF_X28_Y18_N5 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y18_N5; Fanout = 1; REG Node = 'InPort:inst1\|step_OTERM39'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clck~clkctrl InPort:inst1|step_OTERM39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl InPort:inst1|step_OTERM39 } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|step_OTERM39 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.890 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Inr_L 1 PIN PIN_D13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 12; PIN Node = 'Inr_L'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Inr_L } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -256 -488 -320 -240 "Inr_L" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.150 ns) 2.806 ns InPort:inst1\|Mux0~36 2 COMB LCCOMB_X28_Y18_N4 1 " "Info: 2: + IC(1.677 ns) + CELL(0.150 ns) = 2.806 ns; Loc. = LCCOMB_X28_Y18_N4; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~36'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { Inr_L InPort:inst1|Mux0~36 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.890 ns InPort:inst1\|step_OTERM39 3 REG LCFF_X28_Y18_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.890 ns; Loc. = LCFF_X28_Y18_N5; Fanout = 1; REG Node = 'InPort:inst1\|step_OTERM39'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { InPort:inst1|Mux0~36 InPort:inst1|step_OTERM39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 41.97 % ) " "Info: Total cell delay = 1.213 ns ( 41.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 58.03 % ) " "Info: Total interconnect delay = 1.677 ns ( 58.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Inr_L InPort:inst1|Mux0~36 InPort:inst1|step_OTERM39 } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { Inr_L {} Inr_L~combout {} InPort:inst1|Mux0~36 {} InPort:inst1|step_OTERM39 {} } { 0.000ns 0.000ns 1.677ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clck clck~clkctrl InPort:inst1|step_OTERM39 } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|step_OTERM39 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Inr_L InPort:inst1|Mux0~36 InPort:inst1|step_OTERM39 } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { Inr_L {} Inr_L~combout {} InPort:inst1|Mux0~36 {} InPort:inst1|step_OTERM39 {} } { 0.000ns 0.000ns 1.677ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Allocated 129 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 21:34:19 2011 " "Info: Processing ended: Sun Jan 30 21:34:19 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
