<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 17 Configuration Register - configuration_dedicated_io_17</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 17 Configuration Register - configuration_dedicated_io_17</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 17</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc8b097c107fefdd9eddeb8bffe76de32"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae674ebeb17ec55f088592cde5819a2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gae674ebeb17ec55f088592cde5819a2c3">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae674ebeb17ec55f088592cde5819a2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1db921dc688c41e3c3b8d18acea43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gabb1db921dc688c41e3c3b8d18acea43d">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabb1db921dc688c41e3c3b8d18acea43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8373bbd1d8552f434fa7a465e1baf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gab8373bbd1d8552f434fa7a465e1baf8d">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab8373bbd1d8552f434fa7a465e1baf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b66f15932c1802121d19602742f3bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga6b66f15932c1802121d19602742f3bdb">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga6b66f15932c1802121d19602742f3bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf36b0a76a6d4c52baad28381ae0cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaeaf36b0a76a6d4c52baad28381ae0cb8">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:gaeaf36b0a76a6d4c52baad28381ae0cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f519ff31047a3856459808ff0e0195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaa2f519ff31047a3856459808ff0e0195">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gaa2f519ff31047a3856459808ff0e0195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350be0740eba2cde0589137b87f9d813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga350be0740eba2cde0589137b87f9d813">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga350be0740eba2cde0589137b87f9d813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73acaeaa7a5a6673125d451e212da2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaa73acaeaa7a5a6673125d451e212da2c">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:gaa73acaeaa7a5a6673125d451e212da2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1d3bbe19419d3d778d10229745573be7"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9accf205cb4adf695e2d438a996bd738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga9accf205cb4adf695e2d438a996bd738">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9accf205cb4adf695e2d438a996bd738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74744a4413336ca881d34ad12020c683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga74744a4413336ca881d34ad12020c683">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga74744a4413336ca881d34ad12020c683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab263fb575deb22a5261034ffd533274d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gab263fb575deb22a5261034ffd533274d">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab263fb575deb22a5261034ffd533274d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fabdc76a3d0d88b5fcc7875db400729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga4fabdc76a3d0d88b5fcc7875db400729">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga4fabdc76a3d0d88b5fcc7875db400729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf72396185a567007737d48b5e1cd439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gabf72396185a567007737d48b5e1cd439">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gabf72396185a567007737d48b5e1cd439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a58612d548b93ddf63a862e20058830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga2a58612d548b93ddf63a862e20058830">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2a58612d548b93ddf63a862e20058830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f18a044dad68232bd70409ac65ac04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaf2f18a044dad68232bd70409ac65ac04">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gaf2f18a044dad68232bd70409ac65ac04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba336091aa971b63af2789c4468b41a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaba336091aa971b63af2789c4468b41a2">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaba336091aa971b63af2789c4468b41a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8f8473a2a2ddd35ceec8e6bdb23542eb"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga860c1a208363f31f8edf094c497dfee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga860c1a208363f31f8edf094c497dfee7">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga860c1a208363f31f8edf094c497dfee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01e20793bb011330ca7b582729c0f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaf01e20793bb011330ca7b582729c0f4a">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf01e20793bb011330ca7b582729c0f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb566be3776ef1bb1b5c5f57fbb586f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gafbb566be3776ef1bb1b5c5f57fbb586f">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafbb566be3776ef1bb1b5c5f57fbb586f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070409e3dafd35e841f98617620cdca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga070409e3dafd35e841f98617620cdca1">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga070409e3dafd35e841f98617620cdca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e3dcbe8ee7492ef6c3bd88335232f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga42e3dcbe8ee7492ef6c3bd88335232f2">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga42e3dcbe8ee7492ef6c3bd88335232f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc598741d3527f2810c84a1a4ae9b7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gadc598741d3527f2810c84a1a4ae9b7a6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadc598741d3527f2810c84a1a4ae9b7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0ad4f5b7aba76ba0c936ca47c6100a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga4f0ad4f5b7aba76ba0c936ca47c6100a">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga4f0ad4f5b7aba76ba0c936ca47c6100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cd7617a0b2ab0ce07faa6da69e5319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga35cd7617a0b2ab0ce07faa6da69e5319">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga35cd7617a0b2ab0ce07faa6da69e5319"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp265c39451907004fdb5455e756ef6b89"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9d390b4bd154eaebd35005be68d6ffd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga9d390b4bd154eaebd35005be68d6ffd9">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9d390b4bd154eaebd35005be68d6ffd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c51f3ae40557dcea581852f83421595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga6c51f3ae40557dcea581852f83421595">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6c51f3ae40557dcea581852f83421595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce65b55fd4beea580d144ac45ffe831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga8ce65b55fd4beea580d144ac45ffe831">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8ce65b55fd4beea580d144ac45ffe831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d79da01e149ec0a5ad2592804760c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaf4d79da01e149ec0a5ad2592804760c9">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:gaf4d79da01e149ec0a5ad2592804760c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9d002fdcdc64766031dc6e8148b8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gabe9d002fdcdc64766031dc6e8148b8b6">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:gabe9d002fdcdc64766031dc6e8148b8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c047038c0d842c78c3bcb62624b1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga94c047038c0d842c78c3bcb62624b1af">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga94c047038c0d842c78c3bcb62624b1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6a39673b1e9324572d77be39196d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga5c6a39673b1e9324572d77be39196d4d">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga5c6a39673b1e9324572d77be39196d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02dd6c75f47e8da297e4008ced6f9236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga02dd6c75f47e8da297e4008ced6f9236">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga02dd6c75f47e8da297e4008ced6f9236"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp741d31299d254921fea7826c1cc29ebc"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga509228d640f4b15c667557eec8ba5c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga509228d640f4b15c667557eec8ba5c9e">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga509228d640f4b15c667557eec8ba5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f393847524dbe588db21d9c592a77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga0f393847524dbe588db21d9c592a77cb">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga0f393847524dbe588db21d9c592a77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8769ace73ebcdcbddfb2e1f9864ffeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga8769ace73ebcdcbddfb2e1f9864ffeb4">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8769ace73ebcdcbddfb2e1f9864ffeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b97597099e139e700f2ab0d68ebe02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaa8b97597099e139e700f2ab0d68ebe02">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaa8b97597099e139e700f2ab0d68ebe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecea3633faa50653be58ce6f99cee2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga6ecea3633faa50653be58ce6f99cee2a">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga6ecea3633faa50653be58ce6f99cee2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7112bc643893f5b168c57445f0b33de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gad7112bc643893f5b168c57445f0b33de">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad7112bc643893f5b168c57445f0b33de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81436e48d7d8ce0f79589a0bd5d5596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gab81436e48d7d8ce0f79589a0bd5d5596">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gab81436e48d7d8ce0f79589a0bd5d5596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5855649d86e6a2d7858585edcd3dfed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga5855649d86e6a2d7858585edcd3dfed9">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga5855649d86e6a2d7858585edcd3dfed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc9c41e800768e0e8e29b4690c202c1a9"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9391787ef5527c7312414f6386c23dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga9391787ef5527c7312414f6386c23dfa">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga9391787ef5527c7312414f6386c23dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c70e0f1d29a9fc1010800a884a6cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga72c70e0f1d29a9fc1010800a884a6cf6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga72c70e0f1d29a9fc1010800a884a6cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25ae9472c83f790a25e0e29cb2a526d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaa25ae9472c83f790a25e0e29cb2a526d">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa25ae9472c83f790a25e0e29cb2a526d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e69d95aa57c7f0840342911ee64d457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga3e69d95aa57c7f0840342911ee64d457">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga3e69d95aa57c7f0840342911ee64d457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681ddd75a06b70f8fa26f99dfc94bff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga681ddd75a06b70f8fa26f99dfc94bff8">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga681ddd75a06b70f8fa26f99dfc94bff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c1021606aa64067c6d54fc9084ada8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga38c1021606aa64067c6d54fc9084ada8">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga38c1021606aa64067c6d54fc9084ada8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564ebf55d598d1a5e5da97d51bf59e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga564ebf55d598d1a5e5da97d51bf59e87">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga564ebf55d598d1a5e5da97d51bf59e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92aee919adfacaa9f1a0bc7e257442a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gac92aee919adfacaa9f1a0bc7e257442a">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gac92aee919adfacaa9f1a0bc7e257442a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp12aa19a0ab381527f08d2b70853c5fa7"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3a09ac8c6a6f368254935615736f4673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga3a09ac8c6a6f368254935615736f4673">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga3a09ac8c6a6f368254935615736f4673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45628c61f68749e157b1ed00763e8bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga45628c61f68749e157b1ed00763e8bfa">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga45628c61f68749e157b1ed00763e8bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4717e2c751febcfd5f71933dbd9a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaef4717e2c751febcfd5f71933dbd9a76">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaef4717e2c751febcfd5f71933dbd9a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4deac89106123887c738778f7cc2a463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga4deac89106123887c738778f7cc2a463">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga4deac89106123887c738778f7cc2a463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4cab31cab4d20670304a529fc22c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gacb4cab31cab4d20670304a529fc22c9a">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gacb4cab31cab4d20670304a529fc22c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d829f9cb0043e6b5d7cfc06397f5642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga6d829f9cb0043e6b5d7cfc06397f5642">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6d829f9cb0043e6b5d7cfc06397f5642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785c0b0f626ce704d0a59a630a653065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga785c0b0f626ce704d0a59a630a653065">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga785c0b0f626ce704d0a59a630a653065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac440da0267d7fbfd952bf3879ff898e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gac440da0267d7fbfd952bf3879ff898e6">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gac440da0267d7fbfd952bf3879ff898e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp80a42592300f5af94e050acddc659533"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab5fcf926657ebecea97d616ca4b6de2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gab5fcf926657ebecea97d616ca4b6de2c">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gab5fcf926657ebecea97d616ca4b6de2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4db06c631b080987547d3d2157c62d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaa4db06c631b080987547d3d2157c62d6">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaa4db06c631b080987547d3d2157c62d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a5deab6565711b97516c8d6a07d1ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga27a5deab6565711b97516c8d6a07d1ed">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga27a5deab6565711b97516c8d6a07d1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8d5e656b2e64b28d0252fd52ea442f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gace8d5e656b2e64b28d0252fd52ea442f">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gace8d5e656b2e64b28d0252fd52ea442f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde196022c54e55c9111708a00fbd00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gafde196022c54e55c9111708a00fbd00e">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:gafde196022c54e55c9111708a00fbd00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d896093416cabfb1b5ca1254cdf08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga81d896093416cabfb1b5ca1254cdf08d">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga81d896093416cabfb1b5ca1254cdf08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9b84fd8e50b6df2759d0d178bd18bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga7f9b84fd8e50b6df2759d0d178bd18bf">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga7f9b84fd8e50b6df2759d0d178bd18bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa017b84faad67aa67e99cdb15bd23e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaa017b84faad67aa67e99cdb15bd23e49">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:gaa017b84faad67aa67e99cdb15bd23e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb71de4fe46eb981434b1078f3986ff4e"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9b5c17aa57221060caacda275f01f185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga9b5c17aa57221060caacda275f01f185">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga9b5c17aa57221060caacda275f01f185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea6675603ab985999b5cf656c783c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga3ea6675603ab985999b5cf656c783c64">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga3ea6675603ab985999b5cf656c783c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633c51e20f4b76b90eddbf815a8d7ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga633c51e20f4b76b90eddbf815a8d7ee2">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga633c51e20f4b76b90eddbf815a8d7ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09593519ec196d84e09178d3ea604627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga09593519ec196d84e09178d3ea604627">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga09593519ec196d84e09178d3ea604627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e7f31ebfadf8ba1bc5d413c0548ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gae5e7f31ebfadf8ba1bc5d413c0548ce3">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:gae5e7f31ebfadf8ba1bc5d413c0548ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc0c8b390cbb0912f7ed45c2cf3601f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaedc0c8b390cbb0912f7ed45c2cf3601f">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaedc0c8b390cbb0912f7ed45c2cf3601f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b34f04f999051c4d075a207bb7c75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga65b34f04f999051c4d075a207bb7c75a">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga65b34f04f999051c4d075a207bb7c75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0e8fc27e51cbb7ed11e91d911e227e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga0f0e8fc27e51cbb7ed11e91d911e227e">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga0f0e8fc27e51cbb7ed11e91d911e227e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp251f1e0ff25741abb3f1548adda82697"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1b76e13d10f1602a7363b29baa0ee8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga1b76e13d10f1602a7363b29baa0ee8a4">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga1b76e13d10f1602a7363b29baa0ee8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761fcda3d0ea5f790a2e99dd07f5e58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga761fcda3d0ea5f790a2e99dd07f5e58c">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga761fcda3d0ea5f790a2e99dd07f5e58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83af9dc8c73728390bcf335009642674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga83af9dc8c73728390bcf335009642674">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga83af9dc8c73728390bcf335009642674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cc169cfb402e7e98ffec5a723d3cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga75cc169cfb402e7e98ffec5a723d3cb8">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga75cc169cfb402e7e98ffec5a723d3cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e8505714e0518c6dcd0ab86d5bb57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaf6e8505714e0518c6dcd0ab86d5bb57f">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:gaf6e8505714e0518c6dcd0ab86d5bb57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a499a838d309862584f5d9ef597fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga34a499a838d309862584f5d9ef597fd7">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga34a499a838d309862584f5d9ef597fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681fe778b4a7f5ecfd599e9c277dad1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga681fe778b4a7f5ecfd599e9c277dad1c">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga681fe778b4a7f5ecfd599e9c277dad1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34a0845bb5d27642a659dbba220db2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaf34a0845bb5d27642a659dbba220db2d">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:gaf34a0845bb5d27642a659dbba220db2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17__s">ALT_PINMUX_DCTD_IO_CFG_17_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf329838efb5382ee4aa8b5db8d10af6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#gaf329838efb5382ee4aa8b5db8d10af6d">ALT_PINMUX_DCTD_IO_CFG_17_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:gaf329838efb5382ee4aa8b5db8d10af6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6bdbe8472609bbab03719735b20ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga1d6bdbe8472609bbab03719735b20ba1">ALT_PINMUX_DCTD_IO_CFG_17_OFST</a>&#160;&#160;&#160;0x144</td></tr>
<tr class="separator:ga1d6bdbe8472609bbab03719735b20ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga27ba5d5917979e8e9cf71fad4e3a58a4"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17__s">ALT_PINMUX_DCTD_IO_CFG_17_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga27ba5d5917979e8e9cf71fad4e3a58a4">ALT_PINMUX_DCTD_IO_CFG_17_t</a></td></tr>
<tr class="separator:ga27ba5d5917979e8e9cf71fad4e3a58a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_17_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html">ALT_PINMUX_DCTD_IO_CFG_17</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a425cc1746e07625a1adaf39b82cfe497"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4577f904dde1a1343236be076579d168"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8172db2d0a2614b8df73bbf314537a72"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a49456c2a6e2b2c9d93dfe911b492a9f4"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7e8d4d2bd979f959cb8f7fb7f8f7cdb0"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a66b324b2653d1fb3de7e43611b675763"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7c1949f1321e448374c8e85b11121032"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0ff259c22832e7613134ffc25d17e69f"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a11ddf5f7003706bb6e5addad07ade2e4"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a161457fa8407d652cb766ff286150cdc"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gae674ebeb17ec55f088592cde5819a2c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb1db921dc688c41e3c3b8d18acea43d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8373bbd1d8552f434fa7a465e1baf8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b66f15932c1802121d19602742f3bdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeaf36b0a76a6d4c52baad28381ae0cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa2f519ff31047a3856459808ff0e0195"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga350be0740eba2cde0589137b87f9d813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa73acaeaa7a5a6673125d451e212da2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9accf205cb4adf695e2d438a996bd738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga74744a4413336ca881d34ad12020c683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab263fb575deb22a5261034ffd533274d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4fabdc76a3d0d88b5fcc7875db400729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabf72396185a567007737d48b5e1cd439"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2a58612d548b93ddf63a862e20058830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf2f18a044dad68232bd70409ac65ac04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaba336091aa971b63af2789c4468b41a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga860c1a208363f31f8edf094c497dfee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf01e20793bb011330ca7b582729c0f4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafbb566be3776ef1bb1b5c5f57fbb586f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga070409e3dafd35e841f98617620cdca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga42e3dcbe8ee7492ef6c3bd88335232f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadc598741d3527f2810c84a1a4ae9b7a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f0ad4f5b7aba76ba0c936ca47c6100a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga35cd7617a0b2ab0ce07faa6da69e5319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9d390b4bd154eaebd35005be68d6ffd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6c51f3ae40557dcea581852f83421595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8ce65b55fd4beea580d144ac45ffe831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4d79da01e149ec0a5ad2592804760c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabe9d002fdcdc64766031dc6e8148b8b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga94c047038c0d842c78c3bcb62624b1af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c6a39673b1e9324572d77be39196d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga02dd6c75f47e8da297e4008ced6f9236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_17_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga509228d640f4b15c667557eec8ba5c9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f393847524dbe588db21d9c592a77cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8769ace73ebcdcbddfb2e1f9864ffeb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa8b97597099e139e700f2ab0d68ebe02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6ecea3633faa50653be58ce6f99cee2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad7112bc643893f5b168c57445f0b33de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab81436e48d7d8ce0f79589a0bd5d5596"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5855649d86e6a2d7858585edcd3dfed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_17_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9391787ef5527c7312414f6386c23dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72c70e0f1d29a9fc1010800a884a6cf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa25ae9472c83f790a25e0e29cb2a526d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e69d95aa57c7f0840342911ee64d457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga681ddd75a06b70f8fa26f99dfc94bff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga38c1021606aa64067c6d54fc9084ada8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga564ebf55d598d1a5e5da97d51bf59e87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac92aee919adfacaa9f1a0bc7e257442a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3a09ac8c6a6f368254935615736f4673"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45628c61f68749e157b1ed00763e8bfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef4717e2c751febcfd5f71933dbd9a76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4deac89106123887c738778f7cc2a463"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacb4cab31cab4d20670304a529fc22c9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6d829f9cb0043e6b5d7cfc06397f5642"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga785c0b0f626ce704d0a59a630a653065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac440da0267d7fbfd952bf3879ff898e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_17_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab5fcf926657ebecea97d616ca4b6de2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa4db06c631b080987547d3d2157c62d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27a5deab6565711b97516c8d6a07d1ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gace8d5e656b2e64b28d0252fd52ea442f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafde196022c54e55c9111708a00fbd00e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga81d896093416cabfb1b5ca1254cdf08d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f9b84fd8e50b6df2759d0d178bd18bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa017b84faad67aa67e99cdb15bd23e49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_17_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9b5c17aa57221060caacda275f01f185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3ea6675603ab985999b5cf656c783c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga633c51e20f4b76b90eddbf815a8d7ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09593519ec196d84e09178d3ea604627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae5e7f31ebfadf8ba1bc5d413c0548ce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaedc0c8b390cbb0912f7ed45c2cf3601f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65b34f04f999051c4d075a207bb7c75a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0f0e8fc27e51cbb7ed11e91d911e227e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RTRIM">ALT_PINMUX_DCTD_IO_CFG_17_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1b76e13d10f1602a7363b29baa0ee8a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga761fcda3d0ea5f790a2e99dd07f5e58c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83af9dc8c73728390bcf335009642674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75cc169cfb402e7e98ffec5a723d3cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf6e8505714e0518c6dcd0ab86d5bb57f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga34a499a838d309862584f5d9ef597fd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga681fe778b4a7f5ecfd599e9c277dad1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf34a0845bb5d27642a659dbba220db2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_17_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf329838efb5382ee4aa8b5db8d10af6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html">ALT_PINMUX_DCTD_IO_CFG_17</a> register. </p>

</div>
</div>
<a class="anchor" id="ga1d6bdbe8472609bbab03719735b20ba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_17_OFST&#160;&#160;&#160;0x144</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html">ALT_PINMUX_DCTD_IO_CFG_17</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga27ba5d5917979e8e9cf71fad4e3a58a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17__s">ALT_PINMUX_DCTD_IO_CFG_17_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html#ga27ba5d5917979e8e9cf71fad4e3a58a4">ALT_PINMUX_DCTD_IO_CFG_17_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__17.html">ALT_PINMUX_DCTD_IO_CFG_17</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
