[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=practica1
[Library]
Practica1=.\Practica1\Practica1.lib
[$LibMap$]
Practica1=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[HierarchyViewer]
HierarchyInformation=p1|pr1|0 p1_tb|tb|0
ShowHide=ShowTopLevel
Selected=
[Files]
/Pr1.vhd=-1
/pr1_TB.vhd=-1
[Files.Data]
.\src\Pr1.vhd=VHDL Source Code
.\src\pr1_TB.vhd=VHDL Source Code
