# Simulation using all modeling styles of 3:8 decoder in Verilog
