
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109554                       # Number of seconds simulated
sim_ticks                                109553801316                       # Number of ticks simulated
final_tick                               636655864224                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114734                       # Simulator instruction rate (inst/s)
host_op_rate                                   145228                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1435083                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374624                       # Number of bytes of host memory used
host_seconds                                 76339.70                       # Real time elapsed on the host
sim_insts                                  8758758189                       # Number of instructions simulated
sim_ops                                   11086690270                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1801600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3020544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1113600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1113472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1111296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1881600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3630848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3033856                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16746112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4900352                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4900352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8699                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28366                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        23702                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                130829                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           38284                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                38284                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16444888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27571330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10164869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10163700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10143838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        40893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17175123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     33142145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27692841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               152857425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        40893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             358691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44730096                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44730096                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44730096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16444888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27571330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10164869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10163700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10143838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        40893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17175123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     33142145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27692841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              197587521                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262718949                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20698286                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16974322                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024718                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8550418                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8090168                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122937                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90564                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197438921                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117639519                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20698286                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10213105                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25876941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5751338                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10570981                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12163567                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237580905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211703964     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803155      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3240592      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782703      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2066667      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128175      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          767727      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2005733      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12082189      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237580905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078785                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447777                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195850964                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12189422                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25670070                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       195264                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3675179                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359556                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143612892                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93527                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3675179                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196155725                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4421803                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6904604                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25571942                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       851646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143524656                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227179                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       391970                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199442809                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668282437                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668282437                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29151077                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37398                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20773                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2276241                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13702762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197788                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658678                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143303016                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135400045                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189967                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17935875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41545913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237580905                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569911                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260552                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180525400     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22953226      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322035      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8537605      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7463974      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3823424      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915270      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594470      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445501      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237580905                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35429     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124997     42.89%     55.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       130984     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113333909     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117957      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12520941      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410654      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135400045                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515380                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291410                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508862368                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161277623                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133160361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135691455                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342142                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2419079                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          829                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1264                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       164478                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8290                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1320                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3675179                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3916284                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150363                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143340618                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62023                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13702762                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465150                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1264                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310024                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133413048                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11758911                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986993                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19167661                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667662                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408750                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507817                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133162307                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133160361                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79149008                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207320511                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381771                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20653917                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036285                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233905726                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524519                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342793                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183786008     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23242728      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9739030      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5854534      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051858      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2616369      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357564      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092235      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165400      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233905726                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165400                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375081463                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290358904                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25138044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627189                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627189                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601809529                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184813049                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134022950                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus1.numCycles               262718949                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20284364                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16589860                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1979521                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8357398                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7996128                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2085857                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87735                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196799905                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115142757                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20284364                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10081985                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24121909                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5761090                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5400888                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12101201                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1993464                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230061050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205939141     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1308672      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2065160      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3292133      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1357828      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1514478      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1627975      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1059281      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11896382      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230061050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077209                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438274                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194978963                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7236429                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24047555                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        60219                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3737883                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3325353                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          467                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     140586863                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3021                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3737883                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195279273                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1857547                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4513463                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23811097                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       861774                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     140502209                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        25949                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        239893                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       323736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        43281                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    195076514                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    653621099                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    653621099                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166493037                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28583477                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35642                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19544                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2588737                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13375435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7194878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       216703                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1634561                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140309616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        132783929                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       165120                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17747880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39686827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3276                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230061050                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269591                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174070129     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22478174      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12284211      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8378868      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7833174      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2248265      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1761443      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       596238      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       410548      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230061050                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          30864     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94554     38.53%     51.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120004     48.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111238293     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2101436      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16098      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12268766      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7159336      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     132783929                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505422                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             245422                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    496039450                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158094688                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130654040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133029351                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       398811                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2386706                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          367                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1475                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       209239                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8307                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3737883                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1196366                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       119130                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140345502                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58270                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13375435                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7194878                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19530                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1475                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1156120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1130523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2286643                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130896238                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11538552                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1887691                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18696011                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18421121                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7157459                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498237                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130654974                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130654040                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76391859                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        199574055                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497315                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382774                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97797227                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119874586                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20471244                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32471                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2021285                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226323167                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529661                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382845                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177660171     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23568446     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9172417      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4944303      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3700163      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2067621      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1274972      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1140784      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2794290      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226323167                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97797227                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119874586                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17974368                       # Number of memory references committed
system.switch_cpus1.commit.loads             10988729                       # Number of loads committed
system.switch_cpus1.commit.membars              16200                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17207353                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108016155                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2435256                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2794290                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           363874057                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284429770                       # The number of ROB writes
system.switch_cpus1.timesIdled                3178487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               32657899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97797227                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119874586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97797227                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.686364                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.686364                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372250                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372250                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590272428                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181113391                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131138925                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32442                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus2.numCycles               262718949                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21333628                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17456444                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2086112                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8877561                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8404518                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2205197                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95168                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    205566951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119274856                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21333628                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10609715                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24909402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5681926                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5558899                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12574977                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2087361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    239603947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       214694545     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1166186      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1851289      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2500560      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2569079      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2175518      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1211298      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1804751      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11630721      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    239603947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081203                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454002                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       203454883                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7689211                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24863260                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28272                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3568319                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3510544                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146356884                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3568319                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       204014358                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1515842                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4883024                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24338585                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1283817                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146300805                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        188862                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       552036                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    204167056                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    680594695                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    680594695                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177185339                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26981696                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36506                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19086                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3814159                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13695984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7422847                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        87622                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1747074                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146118949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138840224                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19153                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16016536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38262184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    239603947                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579457                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270660                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    180844085     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24165541     10.09%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12244787      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9237677      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7245853      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2927289      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1848061      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       961377      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       129277      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    239603947                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          25600     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         84536     36.57%     47.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121013     52.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116771345     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2071174      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17416      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12580723      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7399566      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138840224                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528474                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             231149                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    517534697                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162172683                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136759702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139071373                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280814                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2185355                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100160                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3568319                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1205851                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       125790                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146155730                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        56722                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13695984                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7422847                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19090                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        106239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1215871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2384729                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136926320                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11842340                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1913904                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19241618                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19464045                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7399278                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521189                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136759934                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136759702                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78510610                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        211512597                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520555                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371186                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103287522                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127094054                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19061682                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35131                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2112470                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    236035628                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538453                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.387035                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    183902741     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25833954     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9763638      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4656372      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3921007      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2252870      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1967112      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       890814      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2847120      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    236035628                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103287522                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127094054                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18833316                       # Number of memory references committed
system.switch_cpus2.commit.loads             11510629                       # Number of loads committed
system.switch_cpus2.commit.membars              17526                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18327143                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114510231                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617135                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2847120                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           379343529                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295879855                       # The number of ROB writes
system.switch_cpus2.timesIdled                3115511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23115002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103287522                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127094054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103287522                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543569                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543569                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393148                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393148                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       616291456                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190509820                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135689738                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35100                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus3.numCycles               262718944                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21341242                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17462756                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2082821                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8780285                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8394530                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2204780                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94978                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    205422553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             119374359                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21341242                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10599310                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24915556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5692558                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5597512                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12567776                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2084546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    239518255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       214602699     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1165172      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1846971      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2496777      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2567971      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2173341      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1217189      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1803958      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11644177      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    239518255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081232                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454380                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       203310892                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7727261                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24869670                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        28173                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3582257                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3512205                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     146458474                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1969                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3582257                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       203870739                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1518108                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4918334                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24344362                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1284453                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146403053                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          193                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        188583                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       552397                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    204302856                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    681103225                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    681103225                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177112344                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        27190512                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36304                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18892                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3814515                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13694278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7426834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        87111                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1757151                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         146220109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36435                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138847335                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19072                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16174285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38765705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1319                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    239518255                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579694                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270949                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    180772423     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24152013     10.08%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12228187      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9242626      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7257077      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2930612      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1845449      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       961936      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       127932      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    239518255                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          26448     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         84502     36.71%     48.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       119255     51.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    116770684     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2075372      1.49%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17409      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12580464      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7403406      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138847335                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528501                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             230205                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001658                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    517462202                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162431387                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136767141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139077540                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       283831                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2188394                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          561                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       107174                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3582257                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1208276                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       125734                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    146256686                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        58409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13694278                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7426834                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18895                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        106089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          561                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1211405                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2382544                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136934769                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11837279                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1912566                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19240398                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19458161                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7403119                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521222                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136767376                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136767141                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         78508722                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        211537196                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520583                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371134                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103244959                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127041706                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19215009                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2109168                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    235935998                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538458                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387109                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    183824271     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25825318     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9761003      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4653080      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3917048      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2249738      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1968570      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       888920      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2848050      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    235935998                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103244959                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127041706                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18825544                       # Number of memory references committed
system.switch_cpus3.commit.loads             11505884                       # Number of loads committed
system.switch_cpus3.commit.membars              17518                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18319637                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114463035                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2616061                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2848050                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           379343948                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          296095750                       # The number of ROB writes
system.switch_cpus3.timesIdled                3111998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               23200689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103244959                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127041706                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103244959                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.544618                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.544618                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392986                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392986                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       616314566                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190519518                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      135788112                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35086                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus4.numCycles               262718949                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21319854                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17445334                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2083455                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8763911                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8388151                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2203246                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        94974                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    205312205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             119257913                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21319854                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10591397                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24893254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5691932                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5722614                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12561255                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2084853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    239509466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       214616212     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1164142      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1847584      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2496047      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2565762      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2169721      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1213049      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1803731      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11633218      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    239509466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081151                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.453937                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       203203139                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7849874                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24847430                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        28002                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3581019                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3508500                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     146315326                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3581019                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       203762254                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1507573                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5053591                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24322968                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1282059                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146260589                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          189                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        188087                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       551444                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    204105877                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    680441767                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    680441767                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    176961046                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27144831                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36307                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18909                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3810499                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13679583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7419887                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        87153                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1749915                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         146077898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        138725033                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19093                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16137486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38655292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1352                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    239509466                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579205                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270555                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    180812995     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     24134721     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12218929      5.10%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9234323      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7245923      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2927163      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1846343      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       960632      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       128437      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    239509466                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          25979     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         84428     36.65%     47.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       119946     52.07%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    116671194     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2073318      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17394      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12566603      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7396524      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     138725033                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528036                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             230353                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    517208978                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    162252385                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    136647285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138955386                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       282447                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2183523                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       106485                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3581019                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1198030                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       125737                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    146114483                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        57949                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13679583                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7419887                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18913                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        106096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1212850                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1170490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2383340                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    136813773                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11826579                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1911260                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19222816                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19441967                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7396237                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520761                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             136647513                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            136647285                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         78438800                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        211348154                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520127                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371135                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    103156804                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    126933191                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19181308                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35087                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2109785                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    235928447                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538016                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386611                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    183861084     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25803544     10.94%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9752054      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4649028      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3913952      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2248809      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1966342      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       888522      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2845112      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    235928447                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    103156804                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     126933191                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18809462                       # Number of memory references committed
system.switch_cpus4.commit.loads             11496060                       # Number of loads committed
system.switch_cpus4.commit.membars              17504                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18303975                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        114365268                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2613821                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2845112                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           379197119                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          295810080                       # The number of ROB writes
system.switch_cpus4.timesIdled                3111368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23209483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          103156804                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            126933191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    103156804                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.546792                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.546792                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392651                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392651                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       615772182                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      190350972                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      135657481                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35056                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               262718949                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19345516                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17267757                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1542669                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12912670                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12620225                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1163370                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46895                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    204385690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             109839719                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19345516                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13783595                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24491002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5047514                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4742721                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12366518                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1514364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    237115590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       212624588     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3732910      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1883584      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3688603      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1187828      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3418840      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          539856      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          873066      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9166315      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    237115590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073636                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418088                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       202396791                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6778704                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24442479                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19553                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3478062                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1833643                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18115                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     122896800                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34225                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3478062                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       202623831                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4214334                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1857280                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24223969                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       718108                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     122725076                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         94876                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       550521                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    160870585                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    556222407                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    556222407                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    130572358                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30298227                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16491                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8336                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1646899                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22104835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3599129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23359                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       817855                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         122088599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        114359263                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        74295                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21934392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44924412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    237115590                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482293                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095244                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    186980631     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15772945      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16797898      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9727108      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5023645      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1257952      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1491752      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        34926      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28733      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    237115590                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         192105     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         77744     23.24%     80.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        64700     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     89702334     78.44%     78.44% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       898115      0.79%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8156      0.01%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20181888     17.65%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3568770      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     114359263                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.435291                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             334549                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    466242960                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    144039841                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    111463263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     114693812                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        89984                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4481791                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        81594                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3478062                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3378229                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        88017                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    122105228                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         9840                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22104835                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3599129                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8334                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         40910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1837                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1041881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       593060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1634941                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    112906524                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19891988                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1452739                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23460573                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17164732                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3568585                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429762                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             111487938                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            111463263                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         67447918                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        147007496                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.424268                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458806                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88819938                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    100015345                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22094265                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1532982                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    233637528                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428079                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297825                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    196389684     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14641955      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9399917      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2957172      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4909955      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       958756      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       607834      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       556604      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3215651      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    233637528                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88819938                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     100015345                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21140579                       # Number of memory references committed
system.switch_cpus5.commit.loads             17623044                       # Number of loads committed
system.switch_cpus5.commit.membars               8206                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15343772                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         87409915                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1252121                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3215651                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           352531162                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          247700053                       # The number of ROB writes
system.switch_cpus5.timesIdled                4552854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               25603359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88819938                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            100015345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88819938                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.957883                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.957883                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.338080                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.338080                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       524770674                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      145262366                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      130485267                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16428                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               262718949                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19498397                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17595647                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1022510                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7321471                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6973587                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1077376                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        45071                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    206759431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             122607555                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19498397                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8050963                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24247810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3212916                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      13759298                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11865584                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1027334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    246931458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       222683648     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          864551      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1767042      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          746713      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4033823      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3588350      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          698000      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1455782      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11093549      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    246931458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074218                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466687                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       205351444                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     15180035                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24158733                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        76839                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2164402                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1710231                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     143774703                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2842                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2164402                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       205578572                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13371109                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1071526                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24027583                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       718259                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     143698167                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          402                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        327140                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       253013                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         5093                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    168703034                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    676817343                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    676817343                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    149687410                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19015606                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16667                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8407                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1750158                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     33910628                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17152074                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       156948                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       830884                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143421835                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        137900272                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        75795                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11034929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26475101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           73                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    246931458                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558456                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353709                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    197742353     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14835124      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12108885      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5241464      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6598557      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6341477      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3601493      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       284425      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       177680      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    246931458                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         348808     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2693652     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        78194      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     86507455     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1204294      0.87%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8258      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33066759     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17113506     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     137900272                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.524897                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3120654                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022630                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    525928451                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154477074                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    136723787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     141020926                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       247138                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1306287                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          525                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3600                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       104161                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12175                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2164402                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       12910881                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       208299                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143438639                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     33910628                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17152074                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8409                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        138156                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3600                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       596136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       603384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1199520                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    136934321                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     32955458                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       965951                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            50067363                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17943091                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17111905                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521220                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             136727551                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            136723787                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         73846951                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        145624036                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520418                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507107                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    111104133                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    130565928                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12888484                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16646                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1044895                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    244767056                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533429                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355629                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    197358499     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17348344      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8122278      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8012971      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2193557      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9263086      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       697049      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       508013      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1263259      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    244767056                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    111104133                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     130565928                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              49652246                       # Number of memory references committed
system.switch_cpus6.commit.loads             32604338                       # Number of loads committed
system.switch_cpus6.commit.membars               8310                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17241977                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        116104630                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1264768                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1263259                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           386957871                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          289073424                       # The number of ROB writes
system.switch_cpus6.timesIdled                4497125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15787491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          111104133                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            130565928                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    111104133                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.364619                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.364619                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.422901                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.422901                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       676967308                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      158775485                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      171206439                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16620                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus7.numCycles               262718949                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20354605                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16646561                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1985584                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8391244                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8025485                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2092858                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        88155                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    197462710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115533186                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20354605                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10118343                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24206178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5775659                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5328714                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12141724                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1999576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    230744335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.961262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206538157     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1314128      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2072686      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3302448      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1364211      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1522531      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1631988      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1062583      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11935603      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    230744335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077477                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439760                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       195637384                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7168738                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24131233                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        60710                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3746269                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3337404                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          466                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141063884                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3015                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3746269                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       195936958                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1834234                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4467982                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23896274                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       862605                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     140980221                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        24277                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        241345                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       323378                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        43900                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    195734173                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    655847820                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    655847820                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    167084608                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28649531                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35879                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19721                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2588007                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13419860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7219696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       217524                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1638831                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         140787859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35986                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        133242716                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       165346                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17801437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39789009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3402                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    230744335                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577447                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269804                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174559493     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22555363      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12327203      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8407431      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7861211      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2257769      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1766198      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       597559      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       412108      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    230744335                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          30980     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         95111     38.57%     51.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       120480     48.86%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    111623994     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2108443      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16156      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12310110      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7184013      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     133242716                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.507168                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             246571                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001851                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    497641680                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    158626731                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    131108603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     133489287                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       400532                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2392145                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          349                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1476                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       209273                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8333                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3746269                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1182236                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       119297                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    140823987                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        57917                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13419860                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7219696                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19709                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         87662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1476                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1159209                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1134546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2293755                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    131351673                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11578602                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1891039                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18760753                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18485643                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7182151                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499970                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             131109552                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            131108603                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76657956                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        200277856                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.499045                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382758                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     98144571                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    120300337                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20523979                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        32584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2027473                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    226998066                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529962                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.383269                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178166132     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23649228     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9203696      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4962767      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3711985      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2074452      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1279526      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1144180      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2806100      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    226998066                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     98144571                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     120300337                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18038135                       # Number of memory references committed
system.switch_cpus7.commit.loads             11027712                       # Number of loads committed
system.switch_cpus7.commit.membars              16256                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17268491                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        108399756                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2443898                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2806100                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           365015632                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          285395142                       # The number of ROB writes
system.switch_cpus7.timesIdled                3189159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               31974614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           98144571                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            120300337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     98144571                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.676857                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.676857                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373572                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373572                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       592323333                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      181740365                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131584435                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32556                       # number of misc regfile writes
system.l20.replacements                         14113                       # number of replacements
system.l20.tagsinuse                      4095.462839                       # Cycle average of tags in use
system.l20.total_refs                          406246                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18209                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.310176                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.540347                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.725171                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2797.445211                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1206.752110                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020396                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.682970                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294617                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41954                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  41955                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23763                       # number of Writeback hits
system.l20.Writeback_hits::total                23763                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42110                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42111                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42110                       # number of overall hits
system.l20.overall_hits::total                  42111                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14069                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14105                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14075                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14111                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14075                       # number of overall misses
system.l20.overall_misses::total                14111                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29415690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7107346030                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7136761720                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      3681968                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      3681968                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29415690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7111027998                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7140443688                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29415690                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7111027998                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7140443688                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56023                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56060                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23763                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23763                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          162                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56185                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56222                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56185                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56222                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251129                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251605                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.037037                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250512                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250987                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250512                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250987                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 505177.768854                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 505973.890110                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 613661.333333                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 613661.333333                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 505224.014067                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 506019.678832                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 505224.014067                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 506019.678832                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8515                       # number of writebacks
system.l20.writebacks::total                     8515                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14069                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14105                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14075                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14111                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14075                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14111                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26829745                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6096624399                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6123454144                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      3251168                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      3251168                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26829745                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6099875567                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6126705312                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26829745                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6099875567                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6126705312                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251129                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251605                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250987                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250987                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 745270.694444                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 433337.436847                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 434133.579865                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 541861.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 541861.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 745270.694444                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 433383.699254                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 434179.385727                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 745270.694444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 433383.699254                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 434179.385727                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         23637                       # number of replacements
system.l21.tagsinuse                      4095.574779                       # Cycle average of tags in use
system.l21.total_refs                          380357                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27733                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.714961                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.293318                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.459732                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2640.235359                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1407.586371                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009105                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002554                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.644589                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.343649                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        47458                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47459                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14301                       # number of Writeback hits
system.l21.Writeback_hits::total                14301                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          131                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        47589                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47590                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        47589                       # number of overall hits
system.l21.overall_hits::total                  47590                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        23597                       # number of ReadReq misses
system.l21.ReadReq_misses::total                23634                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        23598                       # number of demand (read+write) misses
system.l21.demand_misses::total                 23635                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        23598                       # number of overall misses
system.l21.overall_misses::total                23635                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35348160                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12591609869                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12626958029                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       343882                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       343882                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35348160                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12591953751                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12627301911                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35348160                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12591953751                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12627301911                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71055                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71093                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14301                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14301                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          132                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              132                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71187                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71225                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71187                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71225                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.332095                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.332438                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.007576                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.007576                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.331493                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.331836                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.331493                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.331836                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 955355.675676                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 533610.622918                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 534270.882161                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       343882                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       343882                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 955355.675676                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 533602.582888                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 534262.826782                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 955355.675676                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 533602.582888                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 534262.826782                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4281                       # number of writebacks
system.l21.writebacks::total                     4281                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        23597                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           23634                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        23598                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            23635                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        23598                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           23635                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32678703                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  10895222926                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  10927901629                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       271332                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       271332                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32678703                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  10895494258                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  10928172961                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32678703                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  10895494258                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  10928172961                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.332095                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.332438                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.007576                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.331493                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.331836                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.331493                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.331836                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 883208.189189                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 461720.681697                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 462380.537742                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       271332                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       271332                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 883208.189189                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 461712.613696                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 462372.454453                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 883208.189189                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 461712.613696                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 462372.454453                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8743                       # number of replacements
system.l22.tagsinuse                      4095.366081                       # Cycle average of tags in use
system.l22.total_refs                          305331                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12839                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.781525                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.914706                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.964469                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2512.963713                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1491.523193                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002921                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.613517                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.364141                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        33368                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33370                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l22.Writeback_hits::total                10353                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          158                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  158                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        33526                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33528                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        33526                       # number of overall hits
system.l22.overall_hits::total                  33528                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8701                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8741                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8701                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8741                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8701                       # number of overall misses
system.l22.overall_misses::total                 8741                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     40022555                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3914469195                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3954491750                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     40022555                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3914469195                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3954491750                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     40022555                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3914469195                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3954491750                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42069                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42111                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42227                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42269                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42227                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42269                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.206827                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.207570                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206053                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.206795                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206053                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.206795                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449887.276750                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 452407.247455                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449887.276750                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 452407.247455                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449887.276750                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 452407.247455                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4600                       # number of writebacks
system.l22.writebacks::total                     4600                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8700                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8740                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8700                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8740                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8700                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8740                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3288680033                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3325830588                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3288680033                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3325830588                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3288680033                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3325830588                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206803                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.207547                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206029                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.206771                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206029                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.206771                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 378009.199195                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 380529.815561                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 378009.199195                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 380529.815561                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 378009.199195                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 380529.815561                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8742                       # number of replacements
system.l23.tagsinuse                      4095.368260                       # Cycle average of tags in use
system.l23.total_refs                          305304                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12837                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.783127                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.607434                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.536724                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2513.220712                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1491.003389                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019191                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003061                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.613579                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.364014                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        33350                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33352                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10345                       # number of Writeback hits
system.l23.Writeback_hits::total                10345                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          159                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        33509                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33511                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        33509                       # number of overall hits
system.l23.overall_hits::total                  33511                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8699                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8740                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8699                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8740                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8699                       # number of overall misses
system.l23.overall_misses::total                 8740                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     34950846                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3977487957                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4012438803                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     34950846                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3977487957                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4012438803                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     34950846                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3977487957                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4012438803                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        42049                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              42092                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10345                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10345                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          159                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              159                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        42208                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               42251                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        42208                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              42251                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.206878                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.207640                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.206098                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.206859                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.206098                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.206859                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 852459.658537                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 457235.079549                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 459089.107895                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 852459.658537                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 457235.079549                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 459089.107895                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 852459.658537                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 457235.079549                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 459089.107895                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4598                       # number of writebacks
system.l23.writebacks::total                     4598                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8699                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8740                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8699                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8740                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8699                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8740                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32004461                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3352461152                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3384465613                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32004461                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3352461152                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3384465613                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32004461                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3352461152                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3384465613                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.206878                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.207640                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.206098                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.206859                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.206098                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.206859                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 780596.609756                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 385384.659386                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 387238.628490                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 780596.609756                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 385384.659386                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 387238.628490                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 780596.609756                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 385384.659386                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 387238.628490                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          8726                       # number of replacements
system.l24.tagsinuse                      4095.357086                       # Cycle average of tags in use
system.l24.total_refs                          305262                       # Total number of references to valid blocks.
system.l24.sampled_refs                         12820                       # Sample count of references to valid blocks.
system.l24.avg_refs                         23.811388                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.899197                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.454710                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2512.875011                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1491.128168                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019262                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003041                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.613495                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.364045                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        33322                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  33324                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           10338                       # number of Writeback hits
system.l24.Writeback_hits::total                10338                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          162                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  162                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        33484                       # number of demand (read+write) hits
system.l24.demand_hits::total                   33486                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        33484                       # number of overall hits
system.l24.overall_hits::total                  33486                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         8682                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 8723                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         8682                       # number of demand (read+write) misses
system.l24.demand_misses::total                  8723                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         8682                       # number of overall misses
system.l24.overall_misses::total                 8723                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     39916767                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   4040903670                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     4080820437                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     39916767                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   4040903670                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      4080820437                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     39916767                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   4040903670                       # number of overall miss cycles
system.l24.overall_miss_latency::total     4080820437                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        42004                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              42047                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        10338                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            10338                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          162                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        42166                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               42209                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        42166                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              42209                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206695                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.207458                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205900                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.206662                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205900                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.206662                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 465434.654457                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 467823.046773                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 465434.654457                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 467823.046773                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 465434.654457                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 467823.046773                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4589                       # number of writebacks
system.l24.writebacks::total                     4589                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         8682                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            8723                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         8682                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             8723                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         8682                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            8723                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3417237647                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3454210614                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3417237647                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3454210614                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3417237647                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3454210614                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206695                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.207458                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205900                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.206662                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205900                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.206662                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 393600.281848                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 395988.835722                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 393600.281848                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 395988.835722                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 393600.281848                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 395988.835722                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14735                       # number of replacements
system.l25.tagsinuse                      4095.810713                       # Cycle average of tags in use
system.l25.total_refs                          223264                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18831                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.856195                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.085847                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.098492                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2937.868278                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1097.758096                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012960                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001733                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.717253                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.268007                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        40548                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  40549                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            7094                       # number of Writeback hits
system.l25.Writeback_hits::total                 7094                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           71                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   71                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        40619                       # number of demand (read+write) hits
system.l25.demand_hits::total                   40620                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        40619                       # number of overall hits
system.l25.overall_hits::total                  40620                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        14700                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14735                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        14700                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14735                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        14700                       # number of overall misses
system.l25.overall_misses::total                14735                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     19694560                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6398002136                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6417696696                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     19694560                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6398002136                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6417696696                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     19694560                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6398002136                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6417696696                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        55248                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              55284                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         7094                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             7094                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           71                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               71                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        55319                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               55355                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        55319                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              55355                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.266073                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.266533                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.265731                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.266191                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.265731                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.266191                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 562701.714286                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 435238.240544                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 435541.004140                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 562701.714286                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 435238.240544                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 435541.004140                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 562701.714286                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 435238.240544                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 435541.004140                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2207                       # number of writebacks
system.l25.writebacks::total                     2207                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        14700                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14735                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        14700                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14735                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        14700                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14735                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     17181558                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5342077905                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5359259463                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     17181558                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5342077905                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5359259463                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     17181558                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5342077905                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5359259463                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.266073                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.266533                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.265731                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.266191                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.265731                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.266191                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 490901.657143                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 363406.660204                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 363709.498677                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 490901.657143                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 363406.660204                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 363709.498677                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 490901.657143                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 363406.660204                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 363709.498677                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         28406                       # number of replacements
system.l26.tagsinuse                      4095.910982                       # Cycle average of tags in use
system.l26.total_refs                          391654                       # Total number of references to valid blocks.
system.l26.sampled_refs                         32502                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.050151                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.102248                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.281300                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3349.224196                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           732.303239                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002466                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001045                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.817682                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.178785                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        51985                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  51986                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           21228                       # number of Writeback hits
system.l26.Writeback_hits::total                21228                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        52063                       # number of demand (read+write) hits
system.l26.demand_hits::total                   52064                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        52063                       # number of overall hits
system.l26.overall_hits::total                  52064                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        28366                       # number of ReadReq misses
system.l26.ReadReq_misses::total                28406                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        28366                       # number of demand (read+write) misses
system.l26.demand_misses::total                 28406                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        28366                       # number of overall misses
system.l26.overall_misses::total                28406                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     35911404                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  14972032253                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    15007943657                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     35911404                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  14972032253                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     15007943657                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     35911404                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  14972032253                       # number of overall miss cycles
system.l26.overall_miss_latency::total    15007943657                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        80351                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              80392                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        21228                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            21228                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        80429                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               80470                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        80429                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              80470                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.353026                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.353344                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.352684                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.353001                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.352684                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.353001                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 897785.100000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 527816.126807                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528337.099803                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 897785.100000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 527816.126807                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528337.099803                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 897785.100000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 527816.126807                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528337.099803                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5194                       # number of writebacks
system.l26.writebacks::total                     5194                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        28366                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           28406                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        28366                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            28406                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        28366                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           28406                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     33038701                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12934128459                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12967167160                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     33038701                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12934128459                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12967167160                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     33038701                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12934128459                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12967167160                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.353026                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.353344                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.352684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.353001                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.352684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.353001                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 825967.525000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 455972.941514                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 456493.950574                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 825967.525000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 455972.941514                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 456493.950574                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 825967.525000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 455972.941514                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 456493.950574                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         23741                       # number of replacements
system.l27.tagsinuse                      4095.579749                       # Cycle average of tags in use
system.l27.total_refs                          380659                       # Total number of references to valid blocks.
system.l27.sampled_refs                         27837                       # Sample count of references to valid blocks.
system.l27.avg_refs                         13.674570                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.295541                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    10.458760                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2639.288836                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1408.536613                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009105                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002553                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.644358                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.343881                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        47702                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  47703                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           14359                       # number of Writeback hits
system.l27.Writeback_hits::total                14359                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          131                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        47833                       # number of demand (read+write) hits
system.l27.demand_hits::total                   47834                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        47833                       # number of overall hits
system.l27.overall_hits::total                  47834                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        23701                       # number of ReadReq misses
system.l27.ReadReq_misses::total                23738                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        23702                       # number of demand (read+write) misses
system.l27.demand_misses::total                 23739                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        23702                       # number of overall misses
system.l27.overall_misses::total                23739                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     36312494                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  12139421352                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    12175733846                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       621007                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       621007                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     36312494                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  12140042359                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     12176354853                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     36312494                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  12140042359                       # number of overall miss cycles
system.l27.overall_miss_latency::total    12176354853                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        71403                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              71441                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        14359                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            14359                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          132                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              132                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        71535                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               71573                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        71535                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              71573                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.331933                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.332274                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.007576                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.007576                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.331334                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.331675                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.331334                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.331675                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 981418.756757                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 512190.259989                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 512921.638133                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       621007                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       621007                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 981418.756757                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 512194.851025                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 512926.191204                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 981418.756757                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 512194.851025                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 512926.191204                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4300                       # number of writebacks
system.l27.writebacks::total                     4300                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        23701                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           23738                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        23702                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            23739                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        23702                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           23739                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     33654436                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  10437297162                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  10470951598                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       549207                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       549207                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     33654436                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  10437846369                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  10471500805                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     33654436                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  10437846369                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  10471500805                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.331933                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.332274                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.007576                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.331334                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.331675                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.331334                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.331675                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 909579.351351                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 440373.704148                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 441105.046676                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       549207                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       549207                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 909579.351351                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 440378.295882                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 441109.600447                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 909579.351351                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 440378.295882                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 441109.600447                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.322487                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012171611                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950234.317919                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.322487                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830645                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12163519                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12163519                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12163519                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12163519                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12163519                       # number of overall hits
system.cpu0.icache.overall_hits::total       12163519                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     35739358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35739358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12163567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12163567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12163567                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12163567                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12163567                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12163567                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56185                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172660614                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56441                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3059.134565                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.815946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.184054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8582658                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8582658                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259229                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259229                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15841887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15841887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15841887                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15841887                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191523                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5649                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5649                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197172                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197172                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197172                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45018088158                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45018088158                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2206883829                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2206883829                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47224971987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47224971987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47224971987                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47224971987                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8774181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8774181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16039059                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16039059                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16039059                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16039059                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000778                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000778                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 235053.169374                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 235053.169374                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 390668.052576                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 390668.052576                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 239511.553299                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 239511.553299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 239511.553299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 239511.553299                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     15051353                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 179182.773810                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23763                       # number of writebacks
system.cpu0.dcache.writebacks::total            23763                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5487                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5487                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140987                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56185                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56185                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9979519323                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9979519323                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13875300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13875300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9993394623                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9993394623                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9993394623                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9993394623                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178132.540617                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178132.540617                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        85650                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        85650                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177865.882762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177865.882762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177865.882762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177865.882762                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               526.831386                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016559194                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1925301.503788                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.831386                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059025                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.844281                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12101149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12101149                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12101149                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12101149                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12101149                       # number of overall hits
system.cpu1.icache.overall_hits::total       12101149                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42707762                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42707762                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42707762                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42707762                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42707762                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42707762                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12101201                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12101201                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12101201                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12101201                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12101201                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12101201                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 821303.115385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 821303.115385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 821303.115385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 821303.115385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 821303.115385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 821303.115385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35735748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35735748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35735748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35735748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35735748                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35735748                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 940414.421053                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 940414.421053                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 940414.421053                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 940414.421053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 940414.421053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 940414.421053                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71187                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181039807                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71443                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2534.045421                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.158315                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.841685                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914681                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085319                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8392108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8392108                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6952069                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6952069                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19344                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16221                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16221                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15344177                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15344177                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15344177                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15344177                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182064                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          801                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          801                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182865                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182865                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182865                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  42353312647                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42353312647                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     69691304                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     69691304                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  42423003951                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  42423003951                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  42423003951                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  42423003951                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8574172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8574172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6952870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6952870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16221                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16221                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15527042                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15527042                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15527042                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15527042                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021234                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011777                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011777                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011777                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011777                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232628.705549                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232628.705549                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87005.373283                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87005.373283                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231990.834501                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231990.834501                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231990.834501                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231990.834501                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14301                       # number of writebacks
system.cpu1.dcache.writebacks::total            14301                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111009                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111009                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          669                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          669                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111678                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111678                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71055                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71055                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71187                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71187                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71187                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71187                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  15905007187                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15905007187                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8861312                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8861312                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  15913868499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15913868499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15913868499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15913868499                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004585                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004585                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004585                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004585                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223840.787939                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223840.787939                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67131.151515                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67131.151515                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223550.205782                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223550.205782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223550.205782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223550.205782                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.250794                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011270755                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1956036.276596                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.250794                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066107                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827325                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12574920                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12574920                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12574920                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12574920                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12574920                       # number of overall hits
system.cpu2.icache.overall_hits::total       12574920                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     51605727                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     51605727                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     51605727                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     51605727                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     51605727                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     51605727                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12574977                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12574977                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12574977                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12574977                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12574977                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12574977                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 905363.631579                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 905363.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 905363.631579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     40505009                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     40505009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     40505009                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 964404.976190                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42227                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166881200                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42483                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3928.187746                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.705115                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.294885                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912911                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087089                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8661017                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8661017                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7288043                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7288043                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18964                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18964                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17550                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17550                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15949060                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15949060                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15949060                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15949060                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       135344                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       135344                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          931                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       136275                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        136275                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       136275                       # number of overall misses
system.cpu2.dcache.overall_misses::total       136275                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  24969748709                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  24969748709                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     78522627                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     78522627                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25048271336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25048271336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25048271336                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25048271336                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8796361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8796361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7288974                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7288974                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16085335                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16085335                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16085335                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16085335                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015386                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015386                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008472                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008472                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008472                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008472                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184490.991171                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184490.991171                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84342.241676                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84342.241676                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 183806.797549                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 183806.797549                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 183806.797549                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 183806.797549                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu2.dcache.writebacks::total            10353                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        93275                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        93275                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          773                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          773                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        94048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        94048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        94048                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        94048                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42069                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42069                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42227                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42227                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42227                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42227                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6161367312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6161367312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10182888                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10182888                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6171550200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6171550200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6171550200                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6171550200                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146458.611139                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146458.611139                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64448.658228                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64448.658228                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 146151.755986                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 146151.755986                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 146151.755986                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 146151.755986                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.734333                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1011263553                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1952246.241313                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.734333                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066882                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828100                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12567718                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12567718                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12567718                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12567718                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12567718                       # number of overall hits
system.cpu3.icache.overall_hits::total       12567718                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     43881298                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     43881298                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     43881298                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     43881298                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     43881298                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     43881298                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12567776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12567776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12567776                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12567776                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12567776                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12567776                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 756574.103448                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 756574.103448                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 756574.103448                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 756574.103448                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 756574.103448                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 756574.103448                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     35445567                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35445567                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     35445567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35445567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     35445567                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35445567                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 824315.511628                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 824315.511628                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 824315.511628                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 824315.511628                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 824315.511628                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 824315.511628                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 42208                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166871363                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 42464                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3929.713710                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.392306                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.607694                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911689                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088311                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8654413                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8654413                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7285024                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7285024                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18757                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17543                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17543                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15939437                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15939437                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15939437                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15939437                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135208                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135208                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          937                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136145                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136145                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136145                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136145                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  25148306686                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  25148306686                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     79014515                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     79014515                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  25227321201                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  25227321201                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  25227321201                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  25227321201                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8789621                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8789621                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7285961                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7285961                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17543                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17543                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16075582                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16075582                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16075582                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16075582                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015383                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015383                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008469                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008469                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008469                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008469                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 185997.179797                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 185997.179797                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84327.123799                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84327.123799                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185297.449051                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185297.449051                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185297.449051                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185297.449051                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10345                       # number of writebacks
system.cpu3.dcache.writebacks::total            10345                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        93159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        93159                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          778                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          778                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        93937                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        93937                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        93937                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        93937                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        42049                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42049                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        42208                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        42208                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        42208                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        42208                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6223113435                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6223113435                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10265018                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10265018                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6233378453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6233378453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6233378453                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6233378453                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002626                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002626                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147996.704678                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 147996.704678                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64559.861635                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64559.861635                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147682.393219                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147682.393219                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147682.393219                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147682.393219                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.028190                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011257032                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1952233.652510                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.028190                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067353                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828571                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12561197                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12561197                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12561197                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12561197                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12561197                       # number of overall hits
system.cpu4.icache.overall_hits::total       12561197                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     50240330                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     50240330                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     50240330                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     50240330                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     50240330                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     50240330                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12561255                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12561255                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12561255                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12561255                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12561255                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12561255                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 866212.586207                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 866212.586207                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 866212.586207                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     40416804                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     40416804                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     40416804                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 939925.674419                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 42166                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166858236                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 42422                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3933.294894                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.705358                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.294642                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912912                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087088                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8647528                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8647528                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7278767                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7278767                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18787                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18787                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17528                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17528                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15926295                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15926295                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15926295                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15926295                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       135084                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       135084                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          963                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          963                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       136047                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        136047                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       136047                       # number of overall misses
system.cpu4.dcache.overall_misses::total       136047                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  25340894596                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  25340894596                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     81293513                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     81293513                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  25422188109                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  25422188109                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  25422188109                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  25422188109                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8782612                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8782612                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7279730                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7279730                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17528                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17528                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16062342                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16062342                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16062342                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16062342                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015381                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015381                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000132                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008470                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008470                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008470                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008470                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 187593.605431                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 187593.605431                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84416.939772                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84416.939772                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186863.275993                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186863.275993                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186863.275993                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186863.275993                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10338                       # number of writebacks
system.cpu4.dcache.writebacks::total            10338                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        93080                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        93080                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          801                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          801                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        93881                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        93881                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        93881                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        93881                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        42004                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        42004                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          162                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        42166                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        42166                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        42166                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        42166                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6284514560                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6284514560                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10454769                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10454769                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6294969329                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6294969329                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6294969329                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6294969329                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 149617.049805                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 149617.049805                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64535.611111                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64535.611111                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 149290.170493                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 149290.170493                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 149290.170493                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 149290.170493                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               558.714237                       # Cycle average of tags in use
system.cpu5.icache.total_refs               931063650                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1653754.262877                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.486553                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.227684                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053664                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841711                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.895375                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12366467                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12366467                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12366467                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12366467                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12366467                       # number of overall hits
system.cpu5.icache.overall_hits::total       12366467                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     24679269                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     24679269                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     24679269                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     24679269                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     24679269                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     24679269                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12366518                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12366518                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12366518                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12366518                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12366518                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12366518                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 483907.235294                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 483907.235294                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 483907.235294                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 483907.235294                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 483907.235294                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 483907.235294                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     20113680                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     20113680                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     20113680                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     20113680                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     20113680                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     20113680                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 558713.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 558713.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 558713.333333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 558713.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 558713.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 558713.333333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 55319                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224752996                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 55575                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4044.138480                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.401709                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.598291                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.790632                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.209368                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18166372                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18166372                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3500589                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3500589                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8267                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8267                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8214                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8214                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     21666961                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21666961                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     21666961                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21666961                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       189916                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       189916                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          339                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       190255                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        190255                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       190255                       # number of overall misses
system.cpu5.dcache.overall_misses::total       190255                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  43235889496                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  43235889496                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29378180                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29378180                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  43265267676                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  43265267676                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  43265267676                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  43265267676                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18356288                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18356288                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3500928                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3500928                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21857216                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21857216                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21857216                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21857216                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010346                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010346                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000097                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008704                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008704                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008704                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008704                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227657.961920                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227657.961920                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86661.297935                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86661.297935                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 227406.731366                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 227406.731366                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 227406.731366                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 227406.731366                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7094                       # number of writebacks
system.cpu5.dcache.writebacks::total             7094                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       134668                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       134668                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          268                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       134936                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       134936                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       134936                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       134936                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        55248                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        55248                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           71                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        55319                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        55319                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        55319                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        55319                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9176232055                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9176232055                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4645064                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4645064                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9180877119                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9180877119                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9180877119                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9180877119                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002531                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002531                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 166091.660422                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 166091.660422                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65423.436620                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65423.436620                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 165962.456281                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 165962.456281                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 165962.456281                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 165962.456281                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               580.579044                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1041448307                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1783301.895548                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.503849                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.075196                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063307                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867108                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930415                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11865526                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11865526                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11865526                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11865526                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11865526                       # number of overall hits
system.cpu6.icache.overall_hits::total       11865526                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     47804678                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     47804678                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     47804678                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     47804678                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     47804678                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     47804678                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11865584                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11865584                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11865584                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11865584                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11865584                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11865584                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 824218.586207                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 824218.586207                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 824218.586207                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 824218.586207                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 824218.586207                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 824218.586207                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     36311126                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     36311126                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     36311126                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     36311126                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     36311126                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     36311126                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 885637.219512                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 885637.219512                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 885637.219512                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 885637.219512                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 885637.219512                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 885637.219512                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80429                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               449687371                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 80685                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5573.370156                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908454                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091546                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437142                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562858                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31095727                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31095727                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17030766                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17030766                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8324                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8324                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8310                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8310                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     48126493                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        48126493                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     48126493                       # number of overall hits
system.cpu6.dcache.overall_hits::total       48126493                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       289675                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       289675                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          279                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       289954                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        289954                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       289954                       # number of overall misses
system.cpu6.dcache.overall_misses::total       289954                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  72905075377                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  72905075377                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     26029849                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     26029849                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  72931105226                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  72931105226                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  72931105226                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  72931105226                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     31385402                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     31385402                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17031045                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17031045                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8310                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8310                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     48416447                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     48416447                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     48416447                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     48416447                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009230                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009230                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005989                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005989                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005989                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005989                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251678.865546                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251678.865546                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 93296.949821                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 93296.949821                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 251526.467046                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 251526.467046                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 251526.467046                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 251526.467046                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21228                       # number of writebacks
system.cpu6.dcache.writebacks::total            21228                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       209324                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       209324                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          201                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       209525                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       209525                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       209525                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       209525                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80351                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80351                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80429                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80429                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80429                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80429                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  18767101411                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  18767101411                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5333326                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5333326                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  18772434737                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  18772434737                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  18772434737                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  18772434737                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001661                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001661                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 233564.005563                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 233564.005563                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68375.974359                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68375.974359                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 233403.806301                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 233403.806301                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 233403.806301                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 233403.806301                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               526.951983                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1016599713                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1925378.244318                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.951983                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.844474                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12141668                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12141668                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12141668                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12141668                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12141668                       # number of overall hits
system.cpu7.icache.overall_hits::total       12141668                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     53861759                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     53861759                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     53861759                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     53861759                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     53861759                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     53861759                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12141724                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12141724                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12141724                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12141724                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12141724                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12141724                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 961817.125000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 961817.125000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 961817.125000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 961817.125000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 961817.125000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 961817.125000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           18                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           18                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     36700190                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     36700190                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     36700190                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     36700190                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     36700190                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     36700190                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 965794.473684                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 965794.473684                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 965794.473684                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 965794.473684                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 965794.473684                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 965794.473684                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 71535                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               181093086                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 71791                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2522.504019                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.158968                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.841032                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914683                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085317                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8420487                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8420487                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6976736                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6976736                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19520                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19520                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16278                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16278                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15397223                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15397223                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15397223                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15397223                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       182727                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       182727                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          803                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       183530                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        183530                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       183530                       # number of overall misses
system.cpu7.dcache.overall_misses::total       183530                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  41435604201                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  41435604201                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     72335524                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     72335524                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  41507939725                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  41507939725                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  41507939725                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  41507939725                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8603214                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8603214                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6977539                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6977539                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15580753                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15580753                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15580753                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15580753                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021239                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021239                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011779                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011779                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011779                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011779                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 226762.351492                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 226762.351492                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 90081.599004                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 90081.599004                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 226164.331308                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 226164.331308                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 226164.331308                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 226164.331308                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        14359                       # number of writebacks
system.cpu7.dcache.writebacks::total            14359                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       111324                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       111324                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          671                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          671                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       111995                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       111995                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       111995                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       111995                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        71403                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        71403                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          132                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        71535                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        71535                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        71535                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        71535                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  15470661299                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  15470661299                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9161733                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9161733                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  15479823032                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  15479823032                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  15479823032                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  15479823032                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004591                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004591                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 216666.824909                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 216666.824909                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69407.068182                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69407.068182                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 216395.093758                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 216395.093758                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 216395.093758                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 216395.093758                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
