Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/ISE/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/ISE/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc2v1000-4-fg456

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TOP.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/ISE/rawfifo511x14.vhd" in Library work.
Architecture rawfifo511x14_a of Entity rawfifo511x14 is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/ISE/outputfifo.vhd" in Library work.
Architecture outputfifo_a of Entity outputfifo is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/ISE/times360.vhd" in Library work.
Architecture times360_a of Entity times360 is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/mod_m_cter.vhd" in Library work.
Architecture behavioral of Entity mod_m_cter is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/UART_TX.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/led.vhd" in Library work.
Architecture rtl of Entity led_cntr is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd" in Library work.
Architecture rtl of Entity he_rwclk is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2ES_RWC.vhd" in Library work.
Architecture rtl of Entity es_rd_lf is up to date.
Architecture rtl of Entity es_rd_hf is up to date.
Architecture rtl of Entity es_wr_lf is up to date.
Architecture rtl of Entity es_wr_hf is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" in Library work.
Architecture rtl of Entity he_rd_6f is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" in Library work.
Architecture rtl of Entity he_wr_6f is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_USER.vhd" in Library work.
Architecture rtl of Entity he_user is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_SCLK.vhd" in Library work.
Architecture rtl of Entity he_sclk is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" in Library work.
Architecture rtl of Entity he_adc is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" in Library work.
Architecture rtl of Entity he_dac is up to date.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" in Library work.
Package <config> compiled.
Entity <user_ap> compiled.
WARNING:HDLParsers:1406 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" Line 1129. No sensitivity list and no wait in the process
Entity <user_ap> (Architecture <adc>) compiled.
Compiling vhdl file "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" in Library work.
Architecture rtl of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_RWCLK> in library <work> (architecture <rtl>) with generics.
	HFreq = true

Analyzing hierarchy for entity <HE_RD_6F> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_WR_6F> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_USER> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_SCLK> in library <work> (architecture <rtl>) with generics.
	DriveClock = true

Analyzing hierarchy for entity <HE_ADC> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <HE_DAC> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <USER_AP> in library <work> (architecture <adc>).

Analyzing hierarchy for entity <mod_m_cter> in library <work> (architecture <behavioral>) with generics.
	M = 54
	N = 10

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16

Analyzing hierarchy for entity <LED_CNTR> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 524: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 525: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 526: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 527: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 531: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 532: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 533: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 534: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 535: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 536: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 537: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 540: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 541: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 542: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 543: Instantiating black box module <IBUF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 548: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 549: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 554: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 555: Instantiating black box module <OBUF_F_24>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 557: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 558: Instantiating black box module <OBUF_F_24>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 756: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 757: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 756: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 757: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 756: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 757: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 756: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 757: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 756: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 757: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 756: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 757: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 777: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 777: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 777: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 777: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 777: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 777: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 812: Instantiating black box module <OBUFTDS>.
    Set user-defined property "IOSTANDARD =  LVPECL_33" for instance <iENC> in unit <TOP>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 847: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 848: Instantiating black box module <OBUF_F_12>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 859: Instantiating black box module <OBUF_F_8>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd" line 860: Instantiating black box module <OBUF_F_12>.
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing generic Entity <HE_RWCLK> in library <work> (Architecture <rtl>).
	HFreq = true
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd" line 136: Instantiating black box module <FDP>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd" line 142: Instantiating black box module <FDP>.
WARNING:Xst:753 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd" line 148: Unconnected output port 'CLK180' of component 'CLKDLLHF'.
WARNING:Xst:753 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd" line 148: Unconnected output port 'CLKDV' of component 'CLKDLLHF'.
WARNING:Xst:753 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd" line 148: Unconnected output port 'LOCKED' of component 'CLKDLLHF'.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd" line 148: Instantiating black box module <CLKDLLHF>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd" line 163: Instantiating black box module <BUFG>.
Entity <HE_RWCLK> analyzed. Unit <HE_RWCLK> generated.

Analyzing Entity <HE_RD_6F> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 612: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V9" for instance <iEF0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 613: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AB9" for instance <iEF1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 614: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V10" for instance <iEF2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 615: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA9" for instance <iEF3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 616: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W10" for instance <iEF4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 617: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iEF5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y10" for instance <iEF5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 620: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V11" for instance <iAE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 621: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W11" for instance <iAE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 622: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U11" for instance <iAE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 623: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y12" for instance <iAE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 624: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA12" for instance <iAE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 625: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAE5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W13" for instance <iAE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 628: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 629: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 630: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 631: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 632: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 633: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 644: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI0> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V8" for instance <iDI0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 645: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI1> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AA5" for instance <iDI1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 646: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI2> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  AB5" for instance <iDI2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 647: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI3> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y7" for instance <iDI3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 648: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI4> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W6" for instance <iDI4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 649: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI5> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y6" for instance <iDI5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 650: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI6> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V7" for instance <iDI6> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 651: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI7> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y2" for instance <iDI7> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 653: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI8> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W2" for instance <iDI8> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 654: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI9> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U4" for instance <iDI9> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 655: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI10> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  Y1" for instance <iDI10> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 656: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI11> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V2" for instance <iDI11> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 657: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI12> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  W1" for instance <iDI12> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 658: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI13> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T4" for instance <iDI13> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 659: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI14> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T3" for instance <iDI14> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 660: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI15> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U2" for instance <iDI15> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 662: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI16> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  V1" for instance <iDI16> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 663: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI17> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  U1" for instance <iDI17> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 664: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI18> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T2" for instance <iDI18> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 665: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI19> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  R4" for instance <iDI19> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 666: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI20> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  T1" for instance <iDI20> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 667: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI21> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P3" for instance <iDI21> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 668: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI22> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P5" for instance <iDI22> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 669: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI23> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  P4" for instance <iDI23> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 671: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI24> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N5" for instance <iDI24> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 672: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI25> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N4" for instance <iDI25> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 673: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI26> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N3" for instance <iDI26> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 674: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI27> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N2" for instance <iDI27> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 675: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI28> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M5" for instance <iDI28> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 676: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI29> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  N1" for instance <iDI29> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 677: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI30> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M6" for instance <iDI30> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 678: Instantiating black box module <FDCE>.
    Set user-defined property "IOB =  TRUE" for instance <iDI31> in unit <HE_RD_6F>.
    Set user-defined property "LOC =  M1" for instance <iDI31> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 686: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 687: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 688: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 689: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 690: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 691: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iRE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 693: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 694: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 695: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 696: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 697: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 698: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 707: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 718: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 729: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 740: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 751: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 762: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF02" for instance <iZ5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 775: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 786: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 797: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 808: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 819: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 830: Instantiating black box module <lut4>.
    Set user-defined property "init =  8000" for instance <iRENC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 845: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 856: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 867: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 878: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 889: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 900: Instantiating black box module <lut4>.
    Set user-defined property "init =  888A" for instance <iRD_OK5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 911: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 912: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 913: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 914: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 915: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 916: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 918: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 919: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 920: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 921: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 922: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 923: Instantiating black box module <FD>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 927: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 937: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 947: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 957: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 967: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 977: Instantiating black box module <lut3>.
    Set user-defined property "init =  AE" for instance <iRDWA5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 989: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 998: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1007: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1016: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1025: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1034: Instantiating black box module <lut2>.
    Set user-defined property "init =  4" for instance <iRDWB5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1048: Instantiating black box module <lut4>.
    Set user-defined property "init =  77F7" for instance <iDIVC> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1063: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1072: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1081: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1090: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1099: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1108: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iY5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1124: Instantiating black box module <lut2>.
    Set user-defined property "init =  2" for instance <iT0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1133: Instantiating black box module <lut2>.
    Set user-defined property "init =  2" for instance <iT1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1142: Instantiating black box module <lut2>.
    Set user-defined property "init =  2" for instance <iT2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1151: Instantiating black box module <lut2>.
    Set user-defined property "init =  2" for instance <iT3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1160: Instantiating black box module <lut2>.
    Set user-defined property "init =  2" for instance <iT4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1169: Instantiating black box module <lut2>.
    Set user-defined property "init =  2" for instance <iT5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1185: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1196: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1207: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1218: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1229: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1240: Instantiating black box module <lut4>.
    Set user-defined property "init =  0008" for instance <iX5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1258: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1269: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1280: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1291: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1302: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1313: Instantiating black box module <lut4>.
    Set user-defined property "init =  F5E0" for instance <iIRVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1326: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1335: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1344: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1353: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1362: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1371: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iS5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1450: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1461: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1472: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1483: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1494: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1505: Instantiating black box module <lut4>.
    Set user-defined property "init =  FF10" for instance <iDRBVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1516: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1518: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1519: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1520: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1521: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1522: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1523: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1525: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1526: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1527: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1528: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1529: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1530: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1532: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1533: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1534: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1535: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1536: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1537: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1539: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1540: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1541: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1542: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1543: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1544: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1553: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1564: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1575: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1586: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1597: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1608: Instantiating black box module <lut4>.
    Set user-defined property "init =  000E" for instance <iU5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1621: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1630: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1639: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1648: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1657: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1666: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iV5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1677: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1686: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1695: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1704: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1713: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1722: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iW5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1733: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1744: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1755: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1766: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1777: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1788: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFA8" for instance <iDVC5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1799: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1800: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1801: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1802: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1803: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1804: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1814: Instantiating black box module <lut4>.
    Set user-defined property "init =  22F2" for instance <iIR_E> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1828: Instantiating black box module <lut4>.
    Set user-defined property "init =  22F2" for instance <iIR_F> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1842: Instantiating black box module <lut4>.
    Set user-defined property "init =  22F2" for instance <iIR_G> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1856: Instantiating black box module <lut4>.
    Set user-defined property "init =  22F2" for instance <iIR_B> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1870: Instantiating black box module <lut4>.
    Set user-defined property "init =  22F2" for instance <iIR_C> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1884: Instantiating black box module <lut4>.
    Set user-defined property "init =  22F2" for instance <iIR_D> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1897: Instantiating black box module <lut3>.
    Set user-defined property "init =  FE" for instance <iIR_A> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1909: Instantiating black box module <lut4>.
    Set user-defined property "init =  FEFF" for instance <iIRCE> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1922: Instantiating black box module <lut4>.
    Set user-defined property "init =  FEFF" for instance <iIRCEB> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1933: Instantiating black box module <lut4>.
    Set user-defined property "init =  FEFF" for instance <iIRCEC> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1957: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1967: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1977: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1987: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 1997: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2007: Instantiating black box module <lut3>.
    Set user-defined property "init =  E2" for instance <iDRBCE5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2092: Instantiating black box module <lut3>.
    Set user-defined property "init =  FE" for instance <iRDY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2102: Instantiating black box module <lut3>.
    Set user-defined property "init =  FE" for instance <iRDY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2114: Instantiating black box module <lut4>.
    Set user-defined property "init =  E000" for instance <iCHNG> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2131: Instantiating black box module <lut3>.
    Set user-defined property "init =  01" for instance <iIDLE0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2141: Instantiating black box module <lut3>.
    Set user-defined property "init =  01" for instance <iIDLE1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2151: Instantiating black box module <lut4>.
    Set user-defined property "init =  0002" for instance <iIDLE2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2166: Instantiating black box module <lut3>.
    Set user-defined property "init =  A8" for instance <iREADY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2176: Instantiating black box module <lut3>.
    Set user-defined property "init =  A8" for instance <iREADY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2186: Instantiating black box module <lut3>.
    Set user-defined property "init =  A8" for instance <iREADY2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2196: Instantiating black box module <lut3>.
    Set user-defined property "init =  A8" for instance <iREADY3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2206: Instantiating black box module <lut3>.
    Set user-defined property "init =  A8" for instance <iREADY4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2216: Instantiating black box module <lut3>.
    Set user-defined property "init =  A8" for instance <iREADY5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2230: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2241: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2252: Instantiating black box module <lut4>.
    Set user-defined property "init =  FFFE" for instance <iRDY_F2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2270: Instantiating black box module <lut2>.
    Set user-defined property "init =  B" for instance <iRDY_F3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2279: Instantiating black box module <lut2>.
    Set user-defined property "init =  B" for instance <iRDY_F4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2288: Instantiating black box module <lut2>.
    Set user-defined property "init =  B" for instance <iRDY_F5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2297: Instantiating black box module <lut2>.
    Set user-defined property "init =  B" for instance <iRDY_F6> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2306: Instantiating black box module <lut2>.
    Set user-defined property "init =  B" for instance <iRDY_F7> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2315: Instantiating black box module <lut2>.
    Set user-defined property "init =  B" for instance <iRDY_F8> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2331: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iCRDY0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2341: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iCRDY1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2351: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iCRDY2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2361: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iCRDY3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2371: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iCRDY4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2381: Instantiating black box module <lut3>.
    Set user-defined property "init =  02" for instance <iCRDY5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2391: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2402: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2413: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2424: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2435: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2446: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMA5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2457: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2468: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2479: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2490: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2501: Instantiating black box module <lut4_l>.
    Set user-defined property "init =  1115" for instance <iCMB4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2516: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2517: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2518: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2519: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2520: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2522: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2523: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2524: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2525: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2526: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2527: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2531: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT0> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2540: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT1> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2549: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT2> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2558: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT3> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2567: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT4> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2576: Instantiating black box module <lut2>.
    Set user-defined property "init =  8" for instance <iNEXT5> in unit <HE_RD_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2585: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2586: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2587: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2588: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2589: Instantiating black box module <FDCE>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd" line 2590: Instantiating black box module <FDPE>.
Entity <HE_RD_6F> analyzed. Unit <HE_RD_6F> generated.

Analyzing Entity <HE_WR_6F> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 216: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB17" for instance <iFF0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 217: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  V15" for instance <iFF1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 218: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AA13" for instance <iFF2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 219: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  Y16" for instance <iFF3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 220: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AA17" for instance <iFF4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 221: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iFF5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W16" for instance <iFF5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 224: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB16" for instance <iAF0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 225: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  AB18" for instance <iAF1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 226: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  Y17" for instance <iAF2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 227: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  V16" for instance <iAF3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 228: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W21" for instance <iAF4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 229: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iAF5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U20" for instance <iAF5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 249: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 250: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 251: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 252: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 253: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 254: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iWE5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 259: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO0> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U19" for instance <iDO0> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 260: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO1> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T18" for instance <iDO1> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 261: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO2> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  W22" for instance <iDO2> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 262: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO3> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U21" for instance <iDO3> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 263: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO4> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T20" for instance <iDO4> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 264: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO5> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  T21" for instance <iDO5> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 265: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO6> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R18" for instance <iDO6> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 266: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO7> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  U22" for instance <iDO7> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 268: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO8> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R19" for instance <iDO8> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 269: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO9> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P18" for instance <iDO9> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 270: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO10> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  R22" for instance <iDO10> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 271: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO11> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P21" for instance <iDO11> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 272: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO12> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  P22" for instance <iDO12> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 273: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO13> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  N18" for instance <iDO13> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 274: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO14> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  N21" for instance <iDO14> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 275: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO15> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M17" for instance <iDO15> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 277: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO16> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M19" for instance <iDO16> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 278: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO17> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  M18" for instance <iDO17> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 279: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO18> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L20" for instance <iDO18> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 280: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO19> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L17" for instance <iDO19> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 281: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO20> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L21" for instance <iDO20> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 282: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO21> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  L22" for instance <iDO21> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 283: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO22> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  K21" for instance <iDO22> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 284: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO23> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  K22" for instance <iDO23> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 286: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO24> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J21" for instance <iDO24> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 287: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO25> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J18" for instance <iDO25> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 288: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO26> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  J22" for instance <iDO26> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 289: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO27> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  H19" for instance <iDO27> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 290: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO28> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  H18" for instance <iDO28> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 291: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO29> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G21" for instance <iDO29> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 292: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO30> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G18" for instance <iDO30> in unit <HE_WR_6F>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd" line 293: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <iDO31> in unit <HE_WR_6F>.
    Set user-defined property "LOC =  G20" for instance <iDO31> in unit <HE_WR_6F>.
Entity <HE_WR_6F> analyzed. Unit <HE_WR_6F> generated.

Analyzing Entity <HE_USER> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_USER.vhd" line 159: Instantiating black box module <FD>.
Entity <HE_USER> analyzed. Unit <HE_USER> generated.

Analyzing generic Entity <HE_SCLK> in library <work> (Architecture <rtl>).
	DriveClock = true
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_SCLK.vhd" line 85: Instantiating black box module <BUFG>.
Entity <HE_SCLK> analyzed. Unit <HE_SCLK> generated.

Analyzing Entity <HE_ADC> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 115: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i0> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i0> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 116: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i1> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i1> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 117: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i2> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i2> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 118: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i3> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i3> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 119: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i4> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i4> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 120: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i5> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i5> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 121: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i6> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i6> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 122: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i7> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i7> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 123: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i8> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i8> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 124: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i9> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i9> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 125: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i10> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i10> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 126: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i11> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i11> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 127: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i12> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i12> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 128: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i13> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i13> in unit <HE_ADC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd" line 130: Instantiating black box module <FDC>.
    Set user-defined property "IOB =  TRUE" for instance <i14> in unit <HE_ADC>.
    Set user-defined property "NODELAY =  " for instance <i14> in unit <HE_ADC>.
Entity <HE_ADC> analyzed. Unit <HE_ADC> generated.

Analyzing Entity <HE_DAC> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 106: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA0> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 107: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA1> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 108: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA2> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 109: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA3> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 110: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA4> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 111: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA5> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 112: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA6> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 113: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA7> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 114: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA8> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 115: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA9> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 116: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA10> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 117: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA11> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 118: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA12> in unit <HE_DAC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd" line 119: Instantiating black box module <FD>.
    Set user-defined property "IOB =  TRUE" for instance <iDA13> in unit <HE_DAC>.
Entity <HE_DAC> analyzed. Unit <HE_DAC> generated.

Analyzing Entity <USER_AP> in library <work> (Architecture <adc>).
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 753: Instantiating black box module <rawFIFO511x14>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 767: Instantiating black box module <outputfifo>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 779: Instantiating black box module <times360>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 805: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 829: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 836: Instantiating black box module <FDC>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 847: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 854: Instantiating black box module <BUFG>.
WARNING:Xst:819 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 1084: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PreTriggerLimit>
WARNING:Xst:819 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 1129: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PRFSetting>, <enable_Pre_Trigger1>, <enable_Pre_Trigger2>
WARNING:Xst:819 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 1195: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DataAngTime360>, <Pulse_Mark>
WARNING:Xst:819 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 1208: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DATA_Az>, <DATA_EL>
WARNING:Xst:819 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 1433: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RESET>
WARNING:Xst:819 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd" line 1533: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SSI_clk2>
INFO:Xst:2679 - Register <DDC_SAMPLE_LIMIT> in unit <USER_AP> has a constant value of 0001011100101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Count_TxSample> in unit <USER_AP> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <E5> in unit <USER_AP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <count3> in unit <USER_AP> has a constant value of 00000000000000000000 during circuit operation. The register is replaced by logic.
Entity <USER_AP> analyzed. Unit <USER_AP> generated.

Analyzing generic Entity <mod_m_cter> in library <work> (Architecture <behavioral>).
	M = 54
	N = 10
WARNING:Xst:1610 - "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/mod_m_cter.vhd" line 59: Width mismatch. <q> has a width of 4 bits but assigned expression is 10-bit wide.
Entity <mod_m_cter> analyzed. Unit <mod_m_cter> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing Entity <LED_CNTR> in library <work> (Architecture <rtl>).
Entity <LED_CNTR> analyzed. Unit <LED_CNTR> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mod_m_cter>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/mod_m_cter.vhd".
    Found 10-bit adder for signal <r_next$addsub0000> created at line 56.
    Found 10-bit register for signal <r_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_cter> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/UART_TX.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 114.
    Found 4-bit adder for signal <s_next$add0000> created at line 101.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <LED_CNTR>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/led.vhd".
    Found 1-bit register for signal <CLEAR>.
    Found 1-bit register for signal <COUNT>.
    Found 1-bit register for signal <FF_REG>.
    Found 24-bit up counter for signal <LEDcount>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <LED_CNTR> synthesized.


Synthesizing Unit <HE_RWCLK>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_RWCLK.vhd".
    Found 1-bit register for signal <RST_DLL>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <HE_RWCLK> synthesized.


Synthesizing Unit <HE_RD_6F>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/V2_RD_6F.vhd".
WARNING:Xst:1780 - Signal <SELc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IR_CEv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IDLEv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DIVv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CMUX_B<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <DRA_FA>.
    Found 32-bit register for signal <DRA_FB>.
    Found 32-bit register for signal <DRA_FC>.
    Found 32-bit register for signal <DRA_FD>.
    Found 32-bit register for signal <DRA_FE>.
    Found 32-bit register for signal <DRA_FF>.
    Found 32-bit register for signal <DRB_FA>.
    Found 32-bit register for signal <DRB_FB>.
    Found 32-bit register for signal <DRB_FC>.
    Found 32-bit register for signal <DRB_FD>.
    Found 32-bit register for signal <DRB_FE>.
    Found 32-bit register for signal <DRB_FF>.
    Found 6-bit register for signal <V_REG>.
    Summary:
	inferred 390 D-type flip-flop(s).
Unit <HE_RD_6F> synthesized.


Synthesizing Unit <HE_WR_6F>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_WR_6F.vhd".
WARNING:Xst:646 - Signal <FF_REG> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <READY>.
    Found 6-bit register for signal <WR_OK>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <HE_WR_6F> synthesized.


Synthesizing Unit <HE_USER>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_USER.vhd".
    Found 8-bit register for signal <ADDR>.
    Found 1-bit tristate buffer for signal <VINIT>.
    Found 1-bit tristate buffer for signal <VCS>.
    Found 1-bit tristate buffer for signal <VWRITE>.
    Found 1-bit register for signal <WEN>.
    Found 8-bit tristate buffer for signal <VPD>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <REN>.
    Found 1-bit tristate buffer for signal <VBUSY>.
    Found 1-bit register for signal <ADDR_EN>.
    Found 1-bit register for signal <BUS_FREE>.
    Found 1-bit register for signal <BY_RG>.
    Found 1-bit register for signal <CLEARi>.
    Found 1-bit register for signal <FF_REG>.
    Found 1-bit register for signal <LA_RG>.
    Found 1-bit register for signal <LB_REG>.
    Found 1-bit register for signal <LD_ADDR>.
    Found 1-bit register for signal <LD_DATA>.
    Found 1-bit register for signal <LD_RG>.
    Found 1-bit xor2 for signal <OE$xor0000> created at line 269.
    Found 8-bit register for signal <Q>.
    Found 2-bit register for signal <S>.
    Found 1-bit register for signal <SD_RG>.
    Found 1-bit register for signal <SEND>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  12 Tristate(s).
Unit <HE_USER> synthesized.


Synthesizing Unit <HE_SCLK>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_SCLK.vhd".
Unit <HE_SCLK> synthesized.


Synthesizing Unit <HE_ADC>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_ADC.vhd".
Unit <HE_ADC> synthesized.


Synthesizing Unit <HE_DAC>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/HE_DAC.vhd".
Unit <HE_DAC> synthesized.


Synthesizing Unit <USER_AP>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/ADC+/Src/USER_AP_ADC.vhd".
WARNING:Xst:1305 - Output <UMI_OUT<3>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLKI2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKI3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R1OUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_READY> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DIO_IN<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKIN0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKIN1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_DIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GCLK_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GCLK_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DIO_OUT<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <DIO_OUT<4:3>> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <FCLK_RD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SRC_GCLK_A> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MSG_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_CLEAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CONFIG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UMI_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO_SINGLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FCLK_WR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO4_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_LAST_BYTE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ADDR_FLAGSEL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_DOUT> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <OUTFIFO_WRITE<5:3>> is never assigned. Tied to value 000.
WARNING:Xst:647 - Input <R2OUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO5_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INFIFO_BURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_SEND_ID> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <OUTFIFO_READY<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_SEND_MSG> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <OVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OSC0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OSC1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OSC2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <QTTL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MSG_CE> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <INFIFO_READ_REQ<5:4>> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <INFIFO_DVALID<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSG_ADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LED<4:3>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <LED<1:0>> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <MSG_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tx_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stage3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stage2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stage1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sTopTx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sTopRx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sTop16> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <q_tick> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <frec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <enablemod> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <decontrol> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dds_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_ang> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <counter3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <countPRETRIGGER> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <count3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control_buf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <clk_D> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <clk_50Mhz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_20Mhz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_10Mhz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <baud_x_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <baud_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <adq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TxBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TESTCLK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Sw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Sum_word> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Stalo_word> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SetPRF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <STATUS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SP_PRF_LOW> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SP_PRF_HIGH> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHORT_PULSE_PRF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SData_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SData_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SAMPLEint> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SAMPLERawData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RxRDY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RxErr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RawSampleOut_Rx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RawFIFO_Rx_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RawFIFO_Rx_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RAWsamples> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Qsimul> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_RFD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_RDY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_ND> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_DOUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_DIN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_DATA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PreTriggerCounter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PSINCDEC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PSEN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PSDONE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PSCLK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRFin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRF_DELAY2_COUNT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRF_DELAY2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRF_DELAY1_COUNT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRF_DELAY1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRF_DELAY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PRFSettingvalue> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRFSELECT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PRF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRE_TRIGGER_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PRE_TRIGGER_1_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PRE_TRIGGER_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Out2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Out1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NFTS_trigger> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NFTS_Sampling_pulse> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NFTS_Sampling_ambient> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NFTS_Sampling> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NFTS_PULSE_LOW> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NFTS_PULSE_HIGH> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NFTS_LIMIT_LOW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NFTS_LIMIT_HIGH> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NFTS_AMBIENT_LOW> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NFTS_AMBIENT_HIGH> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MhzCount> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MHzCount1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LP_PRF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LOCKED> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LEDcount> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LD_Sdata> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Isimul> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <In2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <In1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_RFD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_RDY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_ND> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_DOUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_DIN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_DATA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IS_Turn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IQ_OUT_FULL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IQ_OUT_EMPTY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IQ_FIFO_WR_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IQ_FIFO_TxDATA_IN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IQ_FIFO_TX_CLKWR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IQ_FIFO_RD_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IQ_FIFO_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IQTX_RDY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EN_write_IQ_FIFO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EN_Write_RAWsamples_Rx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EN_Read_RAW_Rx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EN_ReadRAW> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EN_Read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <E7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <E6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <E5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <E3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <E2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <E1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAngTime360<22:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAngTime360<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataAng<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <D_A_word> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DUAL_PRF_MODE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDS_word2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDS_word> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDS_FREQ_IN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDCcount> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DDC_WE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DDC_SEL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_SAMPLE_LIMIT_SP> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_SAMPLE_LIMIT_LP> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DDC_SAMPLE_LIMIT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_RFD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_RDY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_Q_OUT_NULL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_Q_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_ND> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_I_OUT_NULL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_I_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDC_DATA_IN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA_Test_gray> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_IN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_EL_gray<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DATA_EL<14>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <DATA_Az_gray<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DATA_Az<14>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <CurrentAzEL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Count_TxSample> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK_TEST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK_KK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK_BUFG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLKIN_IBUFG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLKIN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLKFX180> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <CLKFX> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <CLKFB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLKDV> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK2X180> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK2X> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK180> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <CLK0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <CHANGE_PRF> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <AzimTimes360> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Acquisitionmode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <A> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <TxSAMPLINGsequence>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | SCLK (rising_edge)                             |
    | Reset              | PRFreset (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | waitforpulse                                   |
    | Power Up State     | waitforpulse                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <Serial_Tx_sequence>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | SSI_clk2 (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_to_tx                                     |
    | Power Up State     | wait_to_tx                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <write_NCO>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | FCLK_G (rising_edge)                           |
    | Power Up State     | write_from_pc                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <Packing_sequence>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | FCLK_G (rising_edge)                           |
    | Reset              | PRFreset (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | tagazel                                        |
    | Power Up State     | tagazel                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <OUTPUTsequence>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | FCLK_G (rising_edge)                           |
    | Power Up State     | output_setnco                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 24-bit latch for signal <PreTriggerLimit_value>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 24-bit latch for signal <PRFlimit_value>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit register for signal <OUTFIFO_D>.
    Found 3-bit register for signal <OUTFIFO_WRITE<2:0>>.
    Found 1-bit register for signal <AngMarkSelect>.
    Found 1-bit register for signal <control>.
    Found 20-bit register for signal <count1>.
    Found 20-bit adder for signal <count1$addsub0000>.
    Found 20-bit comparator greater for signal <count1$cmp_gt0000> created at line 1554.
    Found 20-bit register for signal <count2>.
    Found 20-bit adder for signal <count2$addsub0000>.
    Found 8-bit comparator greater for signal <Count_pulse$cmp_gt0000> created at line 1188.
    Found 14-bit register for signal <Count_RxSample>.
    Found 14-bit adder for signal <Count_RxSample$addsub0000>.
    Found 13-bit up counter for signal <counter1>.
    Found 13-bit comparator greater for signal <counter1$cmp_gt0000> created at line 1469.
    Found 13-bit up counter for signal <counter2>.
    Found 13-bit comparator greater for signal <counter2$cmp_gt0000> created at line 1483.
    Found 13-bit xor2 for signal <DATA_Az<12:0>>.
    Found 15-bit register for signal <DATA_Az_gray>.
    Found 13-bit xor2 for signal <DATA_EL<12:0>>.
    Found 15-bit register for signal <DATA_EL_gray>.
    Found 8-bit register for signal <DATA_TX>.
    Found 13-bit comparator greater for signal <DT$cmp_gt0000> created at line 1516.
    Found 1-bit register for signal <EN_Read_RAW_Tx>.
    Found 1-bit register for signal <EN_Write_RAWsamples_Tx>.
    Found 1-bit register for signal <enable_Pre_Trigger1>.
    Found 1-bit register for signal <enable_Pre_Trigger2>.
    Found 8-bit register for signal <N_Pulse>.
    Found 32-bit register for signal <NCO_Word>.
    Found 32-bit register for signal <OUTFIFO_DIN>.
    Found 1-bit register for signal <OUTFIFO_RD_EN>.
    Found 1-bit register for signal <OUTFIFO_WR_EN>.
    Found 14-bit comparator less for signal <Packing_sequence$cmp_lt0000> created at line 1378.
    Found 14-bit comparator less for signal <Packing_sequence$cmp_lt0001> created at line 1395.
    Found 24-bit adder for signal <PRE_TRIGGER_2_OUT$addsub0000> created at line 1086.
    Found 24-bit comparator greater for signal <PRE_TRIGGER_2_OUT$cmp_gt0000> created at line 1086.
    Found 24-bit comparator less for signal <PRE_TRIGGER_2_OUT$cmp_lt0000> created at line 1086.
    Found 24-bit register for signal <PreTriggerLimit>.
    Found 24-bit subtractor for signal <PreTriggerLimit_value$share0000> created at line 980.
    Found 20-bit up counter for signal <PRFcount>.
    Found 24-bit comparator greater for signal <PRFcount$cmp_gt0000> created at line 1043.
    Found 24-bit register for signal <PRFlimit>.
    Found 20-bit comparator less for signal <PRFout$cmp_lt0000> created at line 1056.
    Found 1-bit register for signal <PRFreset>.
    Found 6-bit register for signal <PRFSetting>.
    Found 1-bit register for signal <Pulse_Mark>.
    Found 8-bit up counter for signal <pulsecounter>.
    Found 8-bit subtractor for signal <pulsecounter$addsub0000> created at line 1224.
    Found 8-bit comparator equal for signal <pulsecounter$cmp_eq0000> created at line 1224.
    Found 14-bit register for signal <RawDataToFIFO>.
    Found 1-bit register for signal <rst_enable>.
    Found 2-bit comparator lessequal for signal <rst_enable$cmp_le0000> created at line 1116.
    Found 16-bit register for signal <SAMPLEcount>.
    Found 16-bit adder for signal <SAMPLEcount$addsub0000> created at line 1285.
    Found 20-bit comparator greater for signal <Serial_Tx_sequence$cmp_gt0000> created at line 1560.
    Found 14-bit register for signal <shift_reg_Az>.
    Found 14-bit register for signal <shift_reg_El>.
    Found 1-bit register for signal <SSI_clk>.
    Found 1-bit register for signal <SSI_clk1>.
    Found 13-bit up counter for signal <SSI_clk_counter>.
    Found 13-bit comparator greater for signal <SSI_clk_counter$cmp_gt0000> created at line 1423.
    Found 1-bit register for signal <SSI_clk_En>.
    Found 1-bit register for signal <SSI_mclk>.
    Found 1-bit register for signal <SSI_sequence<0>>.
    Found 20-bit comparator less for signal <Trigger$cmp_lt0000> created at line 1065.
    Found 2-bit up counter for signal <TRIGGER_COUNT>.
    Found 2-bit comparator greater for signal <TRIGGER_COUNT$cmp_gt0000> created at line 1116.
    Found 1-bit register for signal <tx_start>.
    Found 16-bit comparator less for signal <TxSAMPLINGsequence$cmp_lt0000> created at line 1283.
    Found 1-bit register for signal <UART_clk>.
    Found 1-bit register for signal <write_NCO_enable>.
    Summary:
	inferred   5 Finite State Machine(s).
	inferred   6 Counter(s).
	inferred 330 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <USER_AP> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Tx/Common/TOP.vhd".
WARNING:Xst:646 - Signal <xDOCLK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRC_FCLK_WR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRC_FCLK_RD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 20-bit adder                                          : 2
 24-bit adder                                          : 1
 24-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 7
 13-bit up counter                                     : 3
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 119
 1-bit register                                        : 83
 10-bit register                                       : 1
 14-bit register                                       : 4
 15-bit register                                       : 2
 16-bit register                                       : 1
 20-bit register                                       : 2
 24-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 14
 4-bit register                                        : 1
 6-bit register                                        : 4
 8-bit register                                        : 4
# Latches                                              : 2
 24-bit latch                                          : 2
# Comparators                                          : 18
 13-bit comparator greater                             : 4
 14-bit comparator less                                : 2
 16-bit comparator less                                : 1
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 1
 20-bit comparator greater                             : 2
 20-bit comparator less                                : 2
 24-bit comparator greater                             : 2
 24-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 4
 8-bit tristate buffer                                 : 1
# Xors                                                 : 27
 1-bit xor2                                            : 27

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <iUSER_AP/Packing_sequence/FSM> on signal <Packing_sequence[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 tagazel   | 00
 dosp      | 11
 dolp      | 01
 donothing | 10
-----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <iUSER_AP/Serial_Tx_sequence/FSM> on signal <Serial_Tx_sequence[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 wait_to_tx | 000
 az_low     | 001
 az_high    | 011
 el_low     | 010
 el_high    | 110
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <iUSER_AP/TxSAMPLINGsequence/FSM> on signal <TxSAMPLINGsequence[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 waitforpulse | 00
 sampledata   | 01
 waitforend   | 11
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <iUSER_AP/my_uart_tx/state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 10
 stop  | 11
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <iUSER_AP/write_NCO> on signal <write_NCO[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 write_from_pc | 00
 wait_for_prf  | 01
 finish        | 11
---------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <iUSER_AP/OUTPUTsequence> on signal <OUTPUTsequence[1:2]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 output_setnco  | 00
 output_txburst | 01
 output_iq      | 11
----------------------------
Loading device for application Rf_Device from file '2v1000.nph' in environment C:\Xilinx\10.1\ISE.
Reading core <rawFIFO511x14.ngc>.
Reading module "outputfifo.ngo" ( "outputfifo.ngo" unchanged since last run )...
Reading module "times360.ngo" ( "times360.ngo" unchanged since last run )...
Loading core <rawFIFO511x14> for timing and area information for instance <iRawFIFO511x14_Tx>.
Loading core <outputfifo> for timing and area information for instance <myOUTFIFO>.
Loading core <times360> for timing and area information for instance <AngPosBy360>.
WARNING:Xst:1710 - FF/Latch <enable_Pre_Trigger1> (without init value) has a constant value of 1 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_Pre_Trigger2> (without init value) has a constant value of 1 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PRFSetting_5> of sequential type is unconnected in block <USER_AP>.
WARNING:Xst:2677 - Node <DATA_EL_gray_14> of sequential type is unconnected in block <USER_AP>.
WARNING:Xst:2677 - Node <DATA_Az_gray_14> of sequential type is unconnected in block <USER_AP>.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_23> (without init value) has a constant value of 0 in block <iUSER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_22> (without init value) has a constant value of 0 in block <iUSER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_21> (without init value) has a constant value of 0 in block <iUSER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_20> (without init value) has a constant value of 0 in block <iUSER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_19> (without init value) has a constant value of 0 in block <iUSER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_1> (without init value) has a constant value of 0 in block <iUSER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CLEARi> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LD_ADDR> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LB_REG> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LD_DATA> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_1> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_0> (without init value) has a constant value of 0 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SEND> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LA_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LD_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DRA_FB_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FB_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FD_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FE_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRA_FF_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FB_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FD_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FE_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_0> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_1> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_2> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_3> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_4> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_5> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_6> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_7> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_8> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_9> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_10> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_11> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_12> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_13> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_14> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_15> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_16> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_17> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_18> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_19> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_20> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_21> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_22> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_23> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_24> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_25> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_26> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_27> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_28> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_29> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_30> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <DRB_FF_31> of sequential type is unconnected in block <iRD>.
WARNING:Xst:2677 - Node <WEN> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <DONE> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <REN> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_0> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_1> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_2> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_3> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_4> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_5> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_6> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:2677 - Node <ADDR_7> of sequential type is unconnected in block <iUSR>.
WARNING:Xst:1710 - FF/Latch <SD_RG> (without init value) has a constant value of 1 in block <iUSR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WR_OK_3> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_4> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <WR_OK_5> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_3> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_4> of sequential type is unconnected in block <iWR>.
WARNING:Xst:2677 - Node <READY_5> of sequential type is unconnected in block <iWR>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 20-bit adder                                          : 2
 24-bit adder                                          : 1
 24-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 6
 13-bit up counter                                     : 3
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 1010
 Flip-Flops                                            : 1010
# Latches                                              : 2
 24-bit latch                                          : 2
# Comparators                                          : 16
 13-bit comparator greater                             : 4
 14-bit comparator less                                : 2
 16-bit comparator less                                : 1
 20-bit comparator greater                             : 2
 20-bit comparator less                                : 2
 24-bit comparator greater                             : 2
 24-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Xors                                                 : 27
 1-bit xor2                                            : 27

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <23> in Unit <LPM_LATCH_3> is equivalent to the following 5 FFs/Latches, which will be removed : <22> <21> <20> <19> <1> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_LATCH_3> is equivalent to the following FF/Latch, which will be removed : <0> 
INFO:Xst:2261 - The FF/Latch <18> in Unit <LPM_LATCH_3> is equivalent to the following FF/Latch, which will be removed : <12> 
INFO:Xst:2261 - The FF/Latch <16> in Unit <LPM_LATCH_3> is equivalent to the following FF/Latch, which will be removed : <15> 
INFO:Xst:2261 - The FF/Latch <13> in Unit <LPM_LATCH_3> is equivalent to the following FF/Latch, which will be removed : <3> 
WARNING:Xst:1710 - FF/Latch <23> (without init value) has a constant value of 0 in block <LPM_LATCH_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_1> (without init value) has a constant value of 0 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_19> (without init value) has a constant value of 0 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_20> (without init value) has a constant value of 0 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_21> (without init value) has a constant value of 0 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_22> (without init value) has a constant value of 0 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PRFlimit_23> (without init value) has a constant value of 0 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PreTriggerLimit_value_1> (without init value) has a constant value of 0 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PreTriggerLimit_1> (without init value) has a constant value of 0 in block <USER_AP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <PRFlimit_12> in Unit <USER_AP> is equivalent to the following FF/Latch, which will be removed : <PRFlimit_18> 
INFO:Xst:2261 - The FF/Latch <PRFlimit_3> in Unit <USER_AP> is equivalent to the following FF/Latch, which will be removed : <PRFlimit_13> 
INFO:Xst:2261 - The FF/Latch <PRFlimit_0> in Unit <USER_AP> is equivalent to the following FF/Latch, which will be removed : <PRFlimit_2> 
INFO:Xst:2261 - The FF/Latch <PRFlimit_15> in Unit <USER_AP> is equivalent to the following FF/Latch, which will be removed : <PRFlimit_16> 

Optimizing unit <TOP> ...

Optimizing unit <mod_m_cter> ...

Optimizing unit <uart_tx> ...

Optimizing unit <HE_RD_6F> ...

Optimizing unit <HE_WR_6F> ...

Optimizing unit <USER_AP> ...
WARNING:Xst:1710 - FF/Latch <iUSR/SEND> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/S_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/CLEARi> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LD_ADDR> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LB_REG> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/LD_DATA> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/Q_7> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <iUSR/S_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_4> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_5> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/Q_6> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/LA_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iUSR/LD_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <iUSR/ADDR_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/ADDR_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/REN> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/DONE> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iUSR/WEN> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FF_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FE_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FD_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRB_FB_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FF_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FE_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FD_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iRD/DRA_FB_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:1710 - FF/Latch <iUSR/SD_RG> (without init value) has a constant value of 1 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <iWR/READY_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/READY_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <iWR/WR_OK_3> of sequential type is unconnected in block <TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 826
 Flip-Flops                                            : 826

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 224

Cell Usage :
# BELS                             : 2271
#      BUF                         : 23
#      GND                         : 4
#      INV                         : 58
#      LUT1                        : 182
#      LUT2                        : 144
#      LUT2_D                      : 2
#      LUT2_L                      : 6
#      LUT3                        : 215
#      LUT3_D                      : 6
#      LUT3_L                      : 2
#      LUT4                        : 732
#      LUT4_D                      : 2
#      LUT4_L                      : 21
#      MUXCY                       : 432
#      MUXCY_D                     : 4
#      MUXCY_L                     : 19
#      MUXF5                       : 114
#      MUXF6                       : 27
#      VCC                         : 4
#      XORCY                       : 274
# FlipFlops/Latches                : 1077
#      FD                          : 204
#      FDC                         : 182
#      FDCE                        : 366
#      FDE                         : 116
#      FDP                         : 4
#      FDPE                        : 23
#      FDR                         : 83
#      FDRE                        : 26
#      FDRS                        : 1
#      FDS                         : 35
#      LD                          : 23
#      LD_1                        : 14
# RAMS                             : 30
#      RAMB16_S18_S18              : 1
#      RAMB16_S1_S1                : 5
#      RAMB16_S9_S9                : 24
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 206
#      IBUF                        : 76
#      IBUFG                       : 5
#      IOBUF                       : 14
#      OBUF                        : 76
#      OBUF_F_12                   : 2
#      OBUF_F_24                   : 2
#      OBUF_F_8                    : 20
#      OBUFT                       : 10
#      OBUFTDS                     : 1
# DLLs                             : 1
#      CLKDLLHF                    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v1000fg456-4 

 Number of Slices:                      859  out of   5120    16%  
 Number of Slice Flip Flops:            934  out of  10240     9%  
 Number of 4 input LUTs:               1370  out of  10240    13%  
 Number of IOs:                         224
 Number of bonded IOBs:                 207  out of    324    63%  
    IOB Flip Flops:                     143
 Number of BRAMs:                        30  out of     40    75%  
 Number of GCLKs:                         8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                     | Load  |
-----------------------------------------------------------------------------------------+-------------------------------------------+-------+
osc3_pin                                                                                 | IBUF+BUFG                                 | 47    |
drdy                                                                                     | IBUFG+BUFG                                | 139   |
iUSER_AP/Mcompar_Trigger_cmp_lt0000_cy<5>1(iUSER_AP/Mcompar_Trigger_cmp_lt0000_cy<5>_0:O)| NONE(*)(iDACB/iDA13)                      | 15    |
diclk                                                                                    | gNV2ES_FIFO.gFCKG.iGCLK/gHFclk.iDLL:CLK0  | 680   |
iUSER_AP/PreTriggerLimit_value_not0001(iUSER_AP/PreTriggerLimit_value_not00011:O)        | NONE(*)(iUSER_AP/PreTriggerLimit_value_23)| 23    |
iUSER_AP/PRFlimit_value_and0000(iUSER_AP/PRFlimit_value_and00001:O)                      | NONE(*)(iUSER_AP/PRFlimit_value_18)       | 14    |
iUSER_AP/PRFreset1                                                                       | BUFG                                      | 47    |
iUSER_AP/SSI_clk21(iUSER_AP/SSI_clk21:O)                                                 | BUFG(*)(iUSER_AP/counter2_12)             | 80    |
iUSR/DATA<0>                                                                             | NONE(iUSER_AP/FDC2)                       | 1     |
iUSER_AP/SSI_mclk                                                                        | NONE(iUSER_AP/SSI_clk)                    | 1     |
iUSER_AP/SSI_clk_En                                                                      | NONE(iUSER_AP/DATA_Az_gray_13)            | 28    |
iUSER_AP/SSI_clk1                                                                        | NONE(iUSER_AP/SSI_mclk)                   | 1     |
iUSER_AP/SSI_clk_int(iUSER_AP/SSI_clk_int1:O)                                            | NONE(*)(iUSER_AP/shift_reg_El_13)         | 28    |
iUSER_AP/myOUTFIFO/N0                                                                    | NONE(iUSER_AP/myOUTFIFO/BU1327)           | 2     |
iUSER_AP/iRawFIFO511x14_Tx/N0                                                            | NONE(iUSER_AP/iRawFIFO511x14_Tx/BU157)    | 2     |
-----------------------------------------------------------------------------------------+-------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+---------------------------------------------+-------+
Control Signal                                                 | Buffer(FF name)                             | Load  |
---------------------------------------------------------------+---------------------------------------------+-------+
RESET(RESET1_INV_0:O)                                          | NONE(iUSER_AP/my_uart_tx/state_reg_FSM_FFd1)| 481   |
iUSR/DATA<0>(XST_GND:G)                                        | NONE(gNV2ES_FIFO.gFCKG.iGCLK/gHFclk.iFDP1)  | 66    |
iUSER_AP/LED2/CLEAR(iUSER_AP/LED2/CLEAR:Q)                     | NONE(iUSER_AP/LED2/LEDcount_6)              | 24    |
iUSER_AP/iRawFIFO511x14_Tx/N0(iUSER_AP/iRawFIFO511x14_Tx/GND:G)| NONE(iUSER_AP/iRawFIFO511x14_Tx/BU157)      | 2     |
iUSER_AP/myOUTFIFO/N0(iUSER_AP/myOUTFIFO/GND:G)                | NONE(iUSER_AP/myOUTFIFO/BU1327)             | 2     |
---------------------------------------------------------------+---------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.893ns (Maximum Frequency: 112.442MHz)
   Minimum input arrival time before clock: 4.773ns
   Maximum output required time after clock: 12.832ns
   Maximum combinational path delay: 7.282ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc3_pin'
  Clock period: 7.397ns (frequency: 135.190MHz)
  Total number of paths / destination ports: 949 / 59
-------------------------------------------------------------------------
Delay:               7.397ns (Levels of Logic = 6)
  Source:            iUSER_AP/my_baud_generator/r_reg_9 (FF)
  Destination:       iUSER_AP/my_uart_tx/b_reg_0 (FF)
  Source Clock:      osc3_pin rising
  Destination Clock: osc3_pin rising

  Data Path: iUSER_AP/my_baud_generator/r_reg_9 to iUSER_AP/my_uart_tx/b_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.568   0.987  iUSER_AP/my_baud_generator/r_reg_9 (iUSER_AP/my_baud_generator/r_reg_9)
     LUT4:I0->O            1   0.439   0.551  iUSER_AP/my_baud_generator/r_next_cmp_eq000011 (iUSER_AP/my_baud_generator/r_next_cmp_eq000011)
     LUT4:I2->O           12   0.439   1.140  iUSER_AP/my_baud_generator/r_next_cmp_eq000032 (iUSER_AP/max_tick)
     LUT2_D:I1->LO         1   0.439   0.134  iUSER_AP/my_uart_tx/state_reg_FSM_FFd2-In22 (N386)
     LUT4:I2->O            8   0.439   0.879  iUSER_AP/my_uart_tx/b_reg_mux0000<0>11 (iUSER_AP/my_uart_tx/N0)
     LUT4_L:I3->LO         1   0.439   0.134  iUSER_AP/my_uart_tx/b_reg_mux0000<6>_SW0 (N181)
     LUT3:I2->O            1   0.439   0.000  iUSER_AP/my_uart_tx/b_reg_mux0000<6> (iUSER_AP/my_uart_tx/b_reg_mux0000<6>)
     FDC:D                     0.370          iUSER_AP/my_uart_tx/b_reg_6
    ----------------------------------------
    Total                      7.397ns (3.572ns logic, 3.825ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'diclk'
  Clock period: 8.893ns (frequency: 112.442MHz)
  Total number of paths / destination ports: 19958 / 1966
-------------------------------------------------------------------------
Delay:               8.893ns (Levels of Logic = 21)
  Source:            iUSER_AP/AngPosBy360/BU28 (FF)
  Destination:       iUSER_AP/AngPosBy360/BU419 (FF)
  Source Clock:      diclk rising
  Destination Clock: diclk rising

  Data Path: iUSER_AP/AngPosBy360/BU28 to iUSER_AP/AngPosBy360/BU419
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.568   1.148  BU28 (N530)
     LUT4:I0->O            1   0.439   0.802  BU86 (N1245)
     LUT4:I0->O            1   0.439   0.000  BU167 (N4739)
     MUXCY:S->O            1   0.298   0.000  BU168 (N4742)
     MUXCY:CI->O           1   0.053   0.000  BU172 (N4747)
     MUXCY:CI->O           1   0.053   0.000  BU176 (N4752)
     MUXCY:CI->O           1   0.053   0.000  BU180 (N4757)
     MUXCY:CI->O           1   0.053   0.000  BU184 (N4762)
     MUXCY:CI->O           1   0.053   0.000  BU188 (N4767)
     MUXCY:CI->O           1   0.053   0.000  BU192 (N4772)
     MUXCY:CI->O           1   0.053   0.000  BU196 (N4777)
     MUXCY:CI->O           1   0.053   0.000  BU200 (N4782)
     XORCY:CI->O           1   1.274   0.803  BU205 (N719)
     LUT4:I0->O            1   0.439   0.000  BU373 (N5515)
     MUXCY:S->O            1   0.298   0.000  BU374 (N5518)
     MUXCY:CI->O           1   0.053   0.000  BU380 (N5524)
     MUXCY:CI->O           1   0.053   0.000  BU386 (N5530)
     MUXCY:CI->O           1   0.053   0.000  BU392 (N5536)
     MUXCY:CI->O           1   0.053   0.000  BU398 (N5542)
     MUXCY:CI->O           1   0.053   0.000  BU404 (N5548)
     MUXCY:CI->O           1   0.053   0.000  BU410 (N5554)
     XORCY:CI->O           1   1.274   0.000  BU417 (N5483)
     FDE:D                     0.370          BU419
    ----------------------------------------
    Total                      8.893ns (6.141ns logic, 2.752ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/PRFreset1'
  Clock period: 5.123ns (frequency: 195.198MHz)
  Total number of paths / destination ports: 110 / 19
-------------------------------------------------------------------------
Delay:               5.123ns (Levels of Logic = 3)
  Source:            iUSER_AP/pulsecounter_3 (FF)
  Destination:       iUSER_AP/pulsecounter_7 (FF)
  Source Clock:      iUSER_AP/PRFreset1 rising
  Destination Clock: iUSER_AP/PRFreset1 rising

  Data Path: iUSER_AP/pulsecounter_3 to iUSER_AP/pulsecounter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.568   0.987  iUSER_AP/pulsecounter_3 (iUSER_AP/pulsecounter_3)
     LUT4:I0->O            1   0.439   0.557  iUSER_AP/pulsecounter_cmp_eq00008149 (iUSER_AP/pulsecounter_cmp_eq00008149)
     LUT4:I3->O            1   0.439   0.551  iUSER_AP/pulsecounter_cmp_eq00008154 (iUSER_AP/pulsecounter_cmp_eq00008154)
     LUT3:I2->O            9   0.439   0.862  iUSER_AP/pulsecounter_cmp_eq00008178 (iUSER_AP/pulsecounter_cmp_eq0000)
     FDR:R                     0.280          iUSER_AP/pulsecounter_0
    ----------------------------------------
    Total                      5.123ns (2.165ns logic, 2.958ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'drdy'
  Clock period: 7.058ns (frequency: 141.678MHz)
  Total number of paths / destination ports: 2273 / 238
-------------------------------------------------------------------------
Delay:               7.058ns (Levels of Logic = 8)
  Source:            iUSER_AP/SAMPLEcount_0 (FF)
  Destination:       iUSER_AP/RawDataToFIFO_13 (FF)
  Source Clock:      drdy rising
  Destination Clock: drdy rising

  Data Path: iUSER_AP/SAMPLEcount_0 to iUSER_AP/RawDataToFIFO_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.568   1.010  iUSER_AP/SAMPLEcount_0 (iUSER_AP/SAMPLEcount_0)
     LUT4:I0->O            1   0.439   0.000  iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_lut<0> (iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<0> (iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<1> (iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<2> (iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<3> (iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<3>)
     MUXCY:CI->O           4   0.942   1.032  iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<4> (iUSER_AP/Mcompar_TxSAMPLINGsequence_cmp_lt0000_cy<4>)
     LUT3_D:I0->O         28   0.439   1.362  iUSER_AP/RawDataToFIFO_mux0000<0>11 (iUSER_AP/N6)
     LUT4:I0->O            1   0.439   0.000  iUSER_AP/RawDataToFIFO_mux0000<8>1 (iUSER_AP/RawDataToFIFO_mux0000<8>)
     FDE:D                     0.370          iUSER_AP/RawDataToFIFO_5
    ----------------------------------------
    Total                      7.058ns (3.654ns logic, 3.404ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/SSI_clk21'
  Clock period: 7.231ns (frequency: 138.300MHz)
  Total number of paths / destination ports: 3358 / 132
-------------------------------------------------------------------------
Delay:               7.231ns (Levels of Logic = 9)
  Source:            iUSER_AP/count2_0 (FF)
  Destination:       iUSER_AP/count1_19 (FF)
  Source Clock:      iUSER_AP/SSI_clk21 rising
  Destination Clock: iUSER_AP/SSI_clk21 rising

  Data Path: iUSER_AP/count2_0 to iUSER_AP/count1_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.568   1.010  iUSER_AP/count2_0 (iUSER_AP/count2_0)
     LUT3:I0->O            1   0.439   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_lut<0> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<0> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<1> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<2> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<3> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<4> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<4>)
     MUXCY:CI->O          27   0.942   1.283  iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<5> (iUSER_AP/Mcompar_Serial_Tx_sequence_cmp_gt0000_cy<5>)
     LUT3_D:I1->O         18   0.439   1.231  iUSER_AP/count1_mux0000<0>21 (iUSER_AP/N21)
     LUT4:I1->O            1   0.439   0.000  iUSER_AP/count1_mux0000<9>1 (iUSER_AP/count1_mux0000<9>)
     FDC:D                     0.370          iUSER_AP/count1_10
    ----------------------------------------
    Total                      7.231ns (3.707ns logic, 3.524ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSR/DATA<0>'
  Clock period: 2.412ns (frequency: 414.594MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.412ns (Levels of Logic = 1)
  Source:            iUSER_AP/FDC2 (FF)
  Destination:       iUSER_AP/FDC2 (FF)
  Source Clock:      iUSR/DATA<0> rising
  Destination Clock: iUSR/DATA<0> rising

  Data Path: iUSER_AP/FDC2 to iUSER_AP/FDC2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.568   0.517  iUSER_AP/FDC2 (iUSER_AP/LogClk)
     INV:I->O              1   0.439   0.517  iUSER_AP/FDC2_not00001_INV_0 (iUSER_AP/FDC2_not0000)
     FDC:D                     0.370          iUSER_AP/FDC2
    ----------------------------------------
    Total                      2.412ns (1.377ns logic, 1.035ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/Mcompar_Trigger_cmp_lt0000_cy<5>1'
  Clock period: 2.412ns (frequency: 414.594MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.412ns (Levels of Logic = 1)
  Source:            iUSER_AP/iFDC (FF)
  Destination:       iUSER_AP/iFDC (FF)
  Source Clock:      iUSER_AP/Mcompar_Trigger_cmp_lt0000_cy<5>1 falling
  Destination Clock: iUSER_AP/Mcompar_Trigger_cmp_lt0000_cy<5>1 falling

  Data Path: iUSER_AP/iFDC to iUSER_AP/iFDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.568   0.517  iUSER_AP/iFDC (iUSER_AP/outQ)
     INV:I->O              1   0.439   0.517  iUSER_AP/iFDC_not00001_INV_0 (iUSER_AP/iFDC_not0000)
     FDC:D                     0.370          iUSER_AP/iFDC
    ----------------------------------------
    Total                      2.412ns (1.377ns logic, 1.035ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/SSI_mclk'
  Clock period: 2.642ns (frequency: 378.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.642ns (Levels of Logic = 1)
  Source:            iUSER_AP/SSI_clk (FF)
  Destination:       iUSER_AP/SSI_clk (FF)
  Source Clock:      iUSER_AP/SSI_mclk rising
  Destination Clock: iUSER_AP/SSI_mclk rising

  Data Path: iUSER_AP/SSI_clk to iUSER_AP/SSI_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.568   0.747  iUSER_AP/SSI_clk (iUSER_AP/SSI_clk)
     INV:I->O              1   0.439   0.517  iUSER_AP/SSI_clk_not00011_INV_0 (iUSER_AP/SSI_clk_not0001)
     FDC:D                     0.370          iUSER_AP/SSI_clk
    ----------------------------------------
    Total                      2.642ns (1.377ns logic, 1.265ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/SSI_clk1'
  Clock period: 2.642ns (frequency: 378.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.642ns (Levels of Logic = 1)
  Source:            iUSER_AP/SSI_mclk (FF)
  Destination:       iUSER_AP/SSI_mclk (FF)
  Source Clock:      iUSER_AP/SSI_clk1 rising
  Destination Clock: iUSER_AP/SSI_clk1 rising

  Data Path: iUSER_AP/SSI_mclk to iUSER_AP/SSI_mclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.568   0.747  iUSER_AP/SSI_mclk (iUSER_AP/SSI_mclk)
     INV:I->O              1   0.439   0.517  iUSER_AP/SSI_mclk_not00011_INV_0 (iUSER_AP/SSI_mclk_not0001)
     FDC:D                     0.370          iUSER_AP/SSI_mclk
    ----------------------------------------
    Total                      2.642ns (1.377ns logic, 1.265ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iUSER_AP/SSI_clk_int'
  Clock period: 1.640ns (frequency: 609.942MHz)
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Delay:               1.640ns (Levels of Logic = 0)
  Source:            iUSER_AP/shift_reg_El_12 (FF)
  Destination:       iUSER_AP/shift_reg_El_13 (FF)
  Source Clock:      iUSER_AP/SSI_clk_int rising
  Destination Clock: iUSER_AP/SSI_clk_int rising

  Data Path: iUSER_AP/shift_reg_El_12 to iUSER_AP/shift_reg_El_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.568   0.702  iUSER_AP/shift_reg_El_12 (iUSER_AP/shift_reg_El_12)
     FD:D                      0.370          iUSER_AP/shift_reg_El_13
    ----------------------------------------
    Total                      1.640ns (0.938ns logic, 0.702ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc3_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.773ns (Levels of Logic = 2)
  Source:            reset_pin (PAD)
  Destination:       gNV2ES_FIFO.gFCKG.iGCLK/gHFclk.iFDP0 (FF)
  Destination Clock: osc3_pin rising

  Data Path: reset_pin to gNV2ES_FIFO.gFCKG.iGCLK/gHFclk.iFDP0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.825   0.885  reset_pin_IBUF (iUSER_AP/RESET_inv)
     INV:I->O            482   0.439   2.253  RESET1_INV_0 (RESET)
     FDP:D                     0.370          gNV2ES_FIFO.gFCKG.iGCLK/gHFclk.iFDP0
    ----------------------------------------
    Total                      4.773ns (1.634ns logic, 3.139ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'drdy'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              1.712ns (Levels of Logic = 1)
  Source:            adc_ovr (PAD)
  Destination:       iADC/i14 (FF)
  Destination Clock: drdy rising

  Data Path: adc_ovr to iADC/i14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.517  adc_ovr_IBUF (adc_ovr_IBUF)
     FDC:D                     0.370          iADC/i14
    ----------------------------------------
    Total                      1.712ns (1.195ns logic, 0.517ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diclk'
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Offset:              1.712ns (Levels of Logic = 1)
  Source:            di<31> (PAD)
  Destination:       iRD/iDI31 (FF)
  Destination Clock: diclk rising

  Data Path: di<31> to iRD/iDI31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.517  di_31_IBUF (di_31_IBUF)
     FDCE:D                    0.370          iRD/iDI31
    ----------------------------------------
    Total                      1.712ns (1.195ns logic, 0.517ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iUSER_AP/SSI_clk21'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.951ns (Levels of Logic = 1)
  Source:            reset_pin (PAD)
  Destination:       iUSER_AP/DATA_TX_5 (FF)
  Destination Clock: iUSER_AP/SSI_clk21 rising

  Data Path: reset_pin to iUSER_AP/DATA_TX_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.825   0.885  reset_pin_IBUF (iUSER_AP/RESET_inv)
     FDE:CE                    0.240          iUSER_AP/DATA_TX_6
    ----------------------------------------
    Total                      1.951ns (1.065ns logic, 0.885ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iUSER_AP/SSI_clk_int'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.712ns (Levels of Logic = 1)
  Source:            digital_io<7> (PAD)
  Destination:       iUSER_AP/shift_reg_El_0 (FF)
  Destination Clock: iUSER_AP/SSI_clk_int rising

  Data Path: digital_io<7> to iUSER_AP/shift_reg_El_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.825   0.517  iDIO7 (DIO_IN<7>)
     FD:D                      0.370          iUSER_AP/shift_reg_El_0
    ----------------------------------------
    Total                      1.712ns (1.195ns logic, 0.517ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc3_pin'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              6.749ns (Levels of Logic = 2)
  Source:            iUSR/iCONF (FF)
  Destination:       vbusy (PAD)
  Source Clock:      osc3_pin rising

  Data Path: iUSR/iCONF to vbusy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.568   0.932  iUSR/iCONF (iUSR/BUSY)
     LUT2:I1->O            1   0.439   0.517  iUSR/BY_OEN1 (iUSR/BY_OEN)
     OBUFT:T->O                4.292          vbusy_OBUFT (vbusy)
    ----------------------------------------
    Total                      6.749ns (5.299ns logic, 1.450ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'drdy'
  Total number of paths / destination ports: 144 / 21
-------------------------------------------------------------------------
Offset:              10.330ns (Levels of Logic = 24)
  Source:            iUSER_AP/PRFcount_0 (FF)
  Destination:       digital_io<1> (PAD)
  Source Clock:      drdy rising

  Data Path: iUSER_AP/PRFcount_0 to digital_io<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.568   1.033  iUSER_AP/PRFcount_0 (iUSER_AP/PRFcount_0)
     LUT2:I0->O            1   0.439   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_lut<0> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<0> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<1> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<2> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<3> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<4> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<5> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<6> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<7> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<8> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<9> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<10> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<11> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<12> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<13> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<14> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<15> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<16> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<17> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<18> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<19> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.942   0.726  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<20> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<20>)
     LUT3:I1->O            1   0.439   0.517  iUSER_AP/DIO_OUT_1_and00001 (DIO_OUT<1>)
     IOBUF:I->IO               4.361          iDIO1 (digital_io<1>)
    ----------------------------------------
    Total                     10.330ns (8.054ns logic, 2.276ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diclk'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              6.688ns (Levels of Logic = 2)
  Source:            iUSER_AP/PRFSetting_4 (FF)
  Destination:       digital_io<1> (PAD)
  Source Clock:      diclk rising

  Data Path: iUSER_AP/PRFSetting_4 to digital_io<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.568   0.802  iUSER_AP/PRFSetting_4 (iUSER_AP/PRFSetting_4)
     LUT3:I0->O            1   0.439   0.517  iUSER_AP/DIO_OUT_1_and00001 (DIO_OUT<1>)
     IOBUF:I->IO               4.361          iDIO1 (digital_io<1>)
    ----------------------------------------
    Total                      6.688ns (5.368ns logic, 1.320ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iUSER_AP/SSI_clk21'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.941ns (Levels of Logic = 2)
  Source:            iUSER_AP/SSI_clk_En (FF)
  Destination:       digital_io<5> (PAD)
  Source Clock:      iUSER_AP/SSI_clk21 rising

  Data Path: iUSER_AP/SSI_clk_En to digital_io<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.568   1.056  iUSER_AP/SSI_clk_En (iUSER_AP/SSI_clk_En)
     LUT2:I0->O            1   0.439   0.517  iUSER_AP/SSI_clk_ext1 (DIO_OUT<5>)
     IOBUF:I->IO               4.361          iDIO5 (digital_io<5>)
    ----------------------------------------
    Total                      6.941ns (5.368ns logic, 1.573ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iUSER_AP/SSI_mclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.841ns (Levels of Logic = 2)
  Source:            iUSER_AP/SSI_clk (FF)
  Destination:       digital_io<5> (PAD)
  Source Clock:      iUSER_AP/SSI_mclk rising

  Data Path: iUSER_AP/SSI_clk to digital_io<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.568   0.956  iUSER_AP/SSI_clk (iUSER_AP/SSI_clk)
     LUT2:I1->O            1   0.439   0.517  iUSER_AP/SSI_clk_ext1 (DIO_OUT<5>)
     IOBUF:I->IO               4.361          iDIO5 (digital_io<5>)
    ----------------------------------------
    Total                      6.841ns (5.368ns logic, 1.473ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iUSER_AP/PRFreset1'
  Total number of paths / destination ports: 275 / 1
-------------------------------------------------------------------------
Offset:              12.832ns (Levels of Logic = 22)
  Source:            iUSER_AP/PreTriggerLimit_4 (FF)
  Destination:       digital_io<1> (PAD)
  Source Clock:      iUSER_AP/PRFreset1 rising

  Data Path: iUSER_AP/PreTriggerLimit_4 to digital_io<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.568   0.986  iUSER_AP/PreTriggerLimit_4 (iUSER_AP/PreTriggerLimit_4)
     LUT1:I0->O            1   0.439   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<4>_rt (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<4>_rt)
     MUXCY:S->O            1   0.298   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<4> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<5> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<6> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<7> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<8> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<9> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<10> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<11> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<12> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<13> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<14> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<15> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<16> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<17> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<18> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.053   0.000  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<19> (iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_cy<19>)
     XORCY:CI->O           1   1.274   0.802  iUSER_AP/Madd_PRE_TRIGGER_2_OUT_addsub0000_xor<20> (iUSER_AP/PRE_TRIGGER_2_OUT_addsub0000<20>)
     LUT4:I0->O            1   0.439   0.000  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_lut<20> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_lut<20>)
     MUXCY:S->O            1   1.187   0.726  iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<20> (iUSER_AP/Mcompar_PRE_TRIGGER_2_OUT_cmp_lt0000_cy<20>)
     LUT3:I1->O            1   0.439   0.517  iUSER_AP/DIO_OUT_1_and00001 (DIO_OUT<1>)
     IOBUF:I->IO               4.361          iDIO1 (digital_io<1>)
    ----------------------------------------
    Total                     12.832ns (9.800ns logic, 3.032ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iUSER_AP/Mcompar_Trigger_cmp_lt0000_cy<5>1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              5.446ns (Levels of Logic = 1)
  Source:            iDACB/iDA13 (FF)
  Destination:       dab<13> (PAD)
  Source Clock:      iUSER_AP/Mcompar_Trigger_cmp_lt0000_cy<5>1 falling

  Data Path: iDACB/iDA13 to dab<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.568   0.517  iDACB/iDA13 (dab_13_OBUF)
     OBUF:I->O                 4.361          dab_13_OBUF (dab<13>)
    ----------------------------------------
    Total                      5.446ns (4.929ns logic, 0.517ns route)
                                       (90.5% logic, 9.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 16
-------------------------------------------------------------------------
Delay:               7.282ns (Levels of Logic = 4)
  Source:            drdy (PAD)
  Destination:       wrt0 (PAD)

  Data Path: drdy to wrt0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   1.414   0.517  drdy_IBUFG (drdy_IBUFG)
     BUFG:I->O           140   0.589   1.367  iSCLK/iSCLK (SCLK)
     INV:I->O              2   0.439   0.701  iDACA/nSCLK1_INV_0 (xCLK0)
     OBUF_F_8:I->O             2.254          oWRT0 (wrt0)
    ----------------------------------------
    Total                      7.282ns (4.696ns logic, 2.586ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.72 secs
 
--> 

Total memory usage is 204204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1203 (   0 filtered)
Number of infos    :   17 (   0 filtered)

