
---------- Begin Simulation Statistics ----------
final_tick                               136132141000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274027                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686316                       # Number of bytes of host memory used
host_op_rate                                   277049                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   364.93                       # Real time elapsed on the host
host_tick_rate                              373039107                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.136132                       # Number of seconds simulated
sim_ticks                                136132141000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.139502                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4077370                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4845964                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352173                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5089399                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102863                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676148                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573285                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6491476                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  314456                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37660                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.361321                       # CPI: cycles per instruction
system.cpu.discardedOps                        786443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48465516                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40560997                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6243424                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16526324                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.734580                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        136132141                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       119605817                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5512                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        27537                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       813842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1628683                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1809                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               36                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3666                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1809                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       350464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  350464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5475                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5475                       # Request fanout histogram
system.membus.respLayer1.occupancy           29232250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5516000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            727174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       230567                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       579781                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            87668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           87668                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        580270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       146904                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1740321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       703204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2443525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     74243264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29768832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              104012096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              42                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           814884                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033800                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.180714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 787341     96.62%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27543      3.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             814884                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3249377000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         703721994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1740873936                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               578979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               230381                       # number of demand (read+write) hits
system.l2.demand_hits::total                   809360                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              578979                       # number of overall hits
system.l2.overall_hits::.cpu.data              230381                       # number of overall hits
system.l2.overall_hits::total                  809360                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4191                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5482                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1291                       # number of overall misses
system.l2.overall_misses::.cpu.data              4191                       # number of overall misses
system.l2.overall_misses::total                  5482                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    125517000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    418442000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        543959000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    125517000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    418442000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       543959000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           580270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           234572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               814842                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          580270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          234572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              814842                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.017867                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006728                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.017867                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006728                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97224.632068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99842.996898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99226.377235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97224.632068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99842.996898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99226.377235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5475                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5475                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     99638000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    334291000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    433929000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     99638000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    334291000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    433929000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.017841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.017841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006719                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77238.759690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79878.375149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79256.438356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77238.759690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79878.375149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79256.438356                       # average overall mshr miss latency
system.l2.replacements                             42                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       230566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           230566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       230566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       230566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       553542                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           553542                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       553542                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       553542                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             84002                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 84002                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3666                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    366092000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     366092000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         87668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             87668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.041817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.041817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99861.429351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99861.429351                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    292772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    292772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.041817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.041817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79861.429351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79861.429351                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         578979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             578979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    125517000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    125517000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       580270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         580270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97224.632068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97224.632068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     99638000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     99638000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77238.759690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77238.759690                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        146379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            146379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     52350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     52350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       146904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        146904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99714.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99714.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     41519000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41519000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79998.073218                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79998.073218                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5229.929191                       # Cycle average of tags in use
system.l2.tags.total_refs                     1601139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5475                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    292.445479                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1250.534080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3979.395111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.152653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.485766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.638419                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5433                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.663208                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6410059                       # Number of tag accesses
system.l2.tags.data_accesses                  6410059                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          82560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         267840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             350400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        82560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            606470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1967500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2573970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       606470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           606470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks            470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks            470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           606470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1967500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2574440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45913                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     50159750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               152816000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9161.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27911.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3529                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.061665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.047451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.557604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1098     56.42%     56.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          525     26.98%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97      4.98%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      1.90%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      1.64%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.98%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      0.87%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.62%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          109      5.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1946                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 350400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  350400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36780473000                       # Total gap between requests
system.mem_ctrls.avgGap                    6716667.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        82560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       267840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 606469.562540708110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1967500.092428576201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33435500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    119380500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25918.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28525.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7090020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3768435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20013420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10745751120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3195609810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49583702400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        63555935205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.869431                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 128875954500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4545580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2710606500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6804420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3616635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19078080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10745751120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3100873530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49663480320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        63539604105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.749466                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 129084542750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4545580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2502018250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    136132141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16408880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16408880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16408880                       # number of overall hits
system.cpu.icache.overall_hits::total        16408880                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       580270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         580270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       580270                       # number of overall misses
system.cpu.icache.overall_misses::total        580270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  16951813000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16951813000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  16951813000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16951813000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16989150                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16989150                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16989150                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16989150                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29213.664329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29213.664329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29213.664329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29213.664329                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       579781                       # number of writebacks
system.cpu.icache.writebacks::total            579781                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       580270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       580270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       580270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       580270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15791273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15791273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15791273000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15791273000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27213.664329                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27213.664329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27213.664329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27213.664329                       # average overall mshr miss latency
system.cpu.icache.replacements                 579781                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16408880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16408880                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       580270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        580270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  16951813000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16951813000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16989150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16989150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29213.664329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29213.664329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       580270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       580270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15791273000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15791273000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27213.664329                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27213.664329                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.551789                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16989150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            580270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.278009                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.551789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17569420                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17569420                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43644493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43644493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43653014                       # number of overall hits
system.cpu.dcache.overall_hits::total        43653014                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       248999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         248999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       249193                       # number of overall misses
system.cpu.dcache.overall_misses::total        249193                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8357305000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8357305000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8357305000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8357305000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43893492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43893492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43902207                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43902207                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33563.608689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33563.608689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33537.478982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33537.478982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       230566                       # number of writebacks
system.cpu.dcache.writebacks::total            230566                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        14603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14603                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       234396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       234396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       234571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       234571                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7320967000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7320967000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7332625000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7332625000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005343                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31233.327361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31233.327361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31259.725200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31259.725200                       # average overall mshr miss latency
system.cpu.dcache.replacements                 234060                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37418967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37418967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5164158000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5164158000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37572641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37572641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33604.630582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33604.630582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       146728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       146728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4639284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4639284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31618.259637                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31618.259637                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6225526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6225526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        95325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        95325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3193147000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3193147000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33497.477052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33497.477052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        87668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        87668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2681683000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2681683000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013870                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013870                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30589.074691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30589.074691                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8521                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8521                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          194                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          194                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022260                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022260                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          175                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          175                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11658000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11658000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.020080                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.020080                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 66617.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 66617.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.081093                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43887917                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            234572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            187.097851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.081093                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44137111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44137111                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136132141000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
