INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/toure.o/Desktop/Lab1/Lab1/Lab1.srcs/sources_1/new/eightbit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/toure.o/Desktop/Lab1/Lab1/Lab1.srcs/sim_1/new/adder8.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate_tb
