m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2022.1 2022.01, Jan 29 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home1/BRN34/SuryaJB/VLSI_RN/UVM_LABS/router_verification/sim
T_opt
!s11d router_test_pkg /home1/BRN34/SuryaJB/VLSI_RN/UVM_LABS/router_verification/sim/work 1 src_if 1 /home1/BRN34/SuryaJB/VLSI_RN/UVM_LABS/router_verification/sim/work 
!s110 1707420370
VDlDCZ<WJI1?<Dk`OHRXiF2
Z2 04 3 4 work top fast 0
=1-000ae431a4f1-65c52ad1-9dcf3-22b77b
R0
Z3 !s124 OEM100
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OE;O;2022.1;75
R1
T_opt1
!s11d router_test_pkg /home1/BRN34/SuryaJB/VLSI_RN/UVM_LABS/router_ver_final/sim/work 2 src_if 1 /home1/BRN34/SuryaJB/VLSI_RN/UVM_LABS/router_ver_final/sim/work dst_if 1 /home1/BRN34/SuryaJB/VLSI_RN/UVM_LABS/router_ver_final/sim/work 
!s110 1708968373
VJmdGGn32:EEbX4mQ<5V_61
R2
=1-000ae431a4f1-65dcc9b4-4a717-243b1b
R0
R3
R4
R5
n@_opt1
R6
Ydst_if
Z7 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z8 !s110 1708968371
!i10b 1
!s100 ;zO=FGTnRO>5NG:<M7PA>1
IkSe5<dO7^GbFAZSR3k4_11
S1
Z9 d/home1/BRN34/SuryaJB/VLSI_RN/UVM_LABS/router_ver_final/sim
w1708159244
8../dst_top/dst_if.sv
F../dst_top/dst_if.sv
!i122 37
L0 12 0
Z10 VDg1SIo80bB@j0V0VzS_@n1
Z11 OE;L;2022.1;75
r1
!s85 0
31
Z12 !s108 1708968370.000000
Z13 !s107 ../tb/test_top.sv|../tb/router_tb.sv|../tb/scoreboard.sv|../tb/virtual_seq.sv|../tb/virtual_sequencer.sv|../dst_top/dst_top.sv|../dst_top/dst_agent.sv|../dst_top/dst_monitor.sv|../dst_top/dst_driver.sv|../dst_top/dst_seqs.sv|../dst_top/dst_sequencer.sv|../dst_top/dst_xtns.sv|../src_top/src_top.sv|../src_top/src_agent.sv|../src_top/src_monitor.sv|../src_top/src_sequencer.sv|../src_top/src_driver.sv|../tb/env_config.sv|../src_top/src_seq.sv|../dst_top/dst_agent_config.sv|../src_top/src_agent_config.sv|../src_top/src_xtns.sv|../tb/typedefs.sv|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../dst_top/dst_if.sv|../src_top/src_if.sv|../tb/top.sv|../tb/router_test_pkg.sv|../rtl/router_top.v|../rtl/router_sync.v|../rtl/router_reg.v|../rtl/router_fsm.v|../rtl/router_fifo.v|
Z14 !s90 -work|work|+incdir+../tb|+incdir+../rtl|+incdir+../test|+incdir+../src_top|+incdir+../dst_top|../rtl/router_fifo.v|../rtl/router_fsm.v|../rtl/router_reg.v|../rtl/router_sync.v|../rtl/router_top.v|../tb/router_test_pkg.sv|../tb/top.sv|../src_top/src_if.sv|../dst_top/dst_if.sv|
!i113 0
Z15 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z16 !s92 -work work +incdir+../tb +incdir+../rtl +incdir+../test +incdir+../src_top +incdir+../dst_top -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vrouter_fifo
Z17 !s110 1708968370
!i10b 1
!s100 X]A00ozSNVjC?P`bVNC932
I[F]_PQ@X:<Nz0a>RGceYZ2
R9
Z18 w1708242102
8../rtl/router_fifo.v
F../rtl/router_fifo.v
!i122 37
L0 1 87
R10
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R5
vrouter_fsm
R17
!i10b 1
!s100 ]PRBMjlhEf4@3;`;D_;780
IE]V<nNda7=kRLJa5D<Bl:2
R9
R18
8../rtl/router_fsm.v
F../rtl/router_fsm.v
!i122 37
L0 1 107
R10
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R5
vrouter_reg
R17
!i10b 1
!s100 b9942UOML<Q`Cfc4z=m3B3
I=YaH2Z][^GaVK0J7FM7Zb3
R9
R18
8../rtl/router_reg.v
F../rtl/router_reg.v
!i122 37
L0 1 89
R10
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R5
vrouter_sync
R17
!i10b 1
!s100 1HGkCmiTJ4__=iihU;>Em3
I0GY[K<0=FP<aDcEkhWY?W2
R9
R18
8../rtl/router_sync.v
F../rtl/router_sync.v
!i122 37
L0 1 238
R10
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R5
Xrouter_test_pkg
!s115 dst_if
!s115 src_if
R7
Z19 DXx6 mtiUvm 7 uvm_pkg 0 22 8V[`8]Q0W57le7Z>zYaAj1
R8
!i10b 1
!s100 PTmb80KRH9^DIH[PTlYkW0
ImfMYYLInL68nV0n`cEQf?2
S1
R9
w1708968215
8../tb/router_test_pkg.sv
F../tb/router_test_pkg.sv
Z20 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z21 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z22 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z23 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z24 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z25 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z26 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z27 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z28 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z29 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z30 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z31 F/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F../tb/typedefs.sv
F../src_top/src_xtns.sv
F../src_top/src_agent_config.sv
F../dst_top/dst_agent_config.sv
F../src_top/src_seq.sv
F../tb/env_config.sv
F../src_top/src_driver.sv
F../src_top/src_sequencer.sv
F../src_top/src_monitor.sv
F../src_top/src_agent.sv
F../src_top/src_top.sv
F../dst_top/dst_xtns.sv
F../dst_top/dst_sequencer.sv
F../dst_top/dst_seqs.sv
F../dst_top/dst_driver.sv
F../dst_top/dst_monitor.sv
F../dst_top/dst_agent.sv
F../dst_top/dst_top.sv
F../tb/virtual_sequencer.sv
F../tb/virtual_seq.sv
F../tb/scoreboard.sv
F../tb/router_tb.sv
F../tb/test_top.sv
!i122 37
L0 4 0
VmfMYYLInL68nV0n`cEQf?2
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R5
vrouter_top
R17
!i10b 1
!s100 o6EI7[DkLanHAWSZB;dgJ2
I=:;[J`hdZ3=?RTWJZCW870
R9
R18
8../rtl/router_top.v
F../rtl/router_top.v
!i122 37
L0 1 23
R10
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R5
Ysrc_if
R7
R8
!i10b 1
!s100 lW=H:ekzOk5`?8^hBX`I[2
IB@W=J017hM=>TP`19EH0R2
S1
R9
Z32 w1708069997
8../src_top/src_if.sv
F../src_top/src_if.sv
!i122 37
L0 13 0
R10
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R5
vtop
R7
R19
DXx4 work 15 router_test_pkg 0 22 mfMYYLInL68nV0n`cEQf?2
R8
!i10b 1
!s100 okMUhZ[I^??Po@XRln]0k1
IDaGDiCZ9Z3WegF_Y]k<jQ1
S1
R9
R32
8../tb/top.sv
F../tb/top.sv
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
!i122 37
L0 4 6529
R10
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R5
