
---------- Begin Simulation Statistics ----------
final_tick                                10350158500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93911                       # Simulator instruction rate (inst/s)
host_mem_usage                                8690936                       # Number of bytes of host memory used
host_op_rate                                   176671                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   117.13                       # Real time elapsed on the host
host_tick_rate                               79226437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20693944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009280                       # Number of seconds simulated
sim_ticks                                  9279988500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13608616                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8500472                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18867927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.855998                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.855998                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            368265                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           225591                       # number of floating regfile writes
system.switch_cpus.idleCycles                  924067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       708422                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3000471                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.679590                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6330273                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2229880                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2209172                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5096943                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1899                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        72482                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2847658                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37963634                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4100393                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1331778                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      31173158                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1729                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        536403                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         589792                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        538239                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4739                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       453397                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       255025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          33386831                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              30477756                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.649843                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21696188                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.642123                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               30843189                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         42441121                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24707741                       # number of integer regfile writes
system.switch_cpus.ipc                       0.538794                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.538794                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       796481      2.45%      2.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24867282     76.50%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        18290      0.06%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2207      0.01%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        13613      0.04%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          865      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        19553      0.06%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           14      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         8609      0.03%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35303      0.11%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           60      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            3      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           16      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4217922     12.98%     92.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2131791      6.56%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       156884      0.48%     99.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       236039      0.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32504936                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          530067                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1016979                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       455685                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       868488                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              603842                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018577                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          496601     82.24%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            893      0.15%     82.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            113      0.02%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            14      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           10      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          30287      5.02%     87.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         27979      4.63%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        38204      6.33%     98.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         9741      1.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31782230                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     82399625                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30022071                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56195278                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37956789                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32504936                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         6845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     19095707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       166980                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4621                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     23224681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17635910                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.843111                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.416118                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9377510     53.17%     53.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1222512      6.93%     60.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1247770      7.08%     67.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1220122      6.92%     74.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1332116      7.55%     81.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1067324      6.05%     87.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1093998      6.20%     93.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       699018      3.96%     97.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       375540      2.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17635910                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.751346                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       201045                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       253733                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5096943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2847658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13912497                       # number of misc regfile reads
system.switch_cpus.numCycles                 18559977                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   72078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1055                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       260772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       521949                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1020                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      5130875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5130875                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5159339                       # number of overall hits
system.cpu.dcache.overall_hits::total         5159339                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        66804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        68702                       # number of overall misses
system.cpu.dcache.overall_misses::total         68702                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1783130498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1783130498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1783130498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1783130498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5197679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5197679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5228041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5228041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.013141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26691.972008                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26691.972008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25954.564612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25954.564612                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2904                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               131                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.167939                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37870                       # number of writebacks
system.cpu.dcache.writebacks::total             37870                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        17259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        17259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17259                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        49545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        50225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50225                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1437121998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1437121998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1478343998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1478343998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009532                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009532                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009607                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009607                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29006.398183                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29006.398183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29434.425047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29434.425047                       # average overall mshr miss latency
system.cpu.dcache.replacements                  49881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3768133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3768133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    931679500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    931679500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3819065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3819065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18292.615644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18292.615644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16585                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16585                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        34347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    611665000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    611665000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17808.396658                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17808.396658                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1362742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1362742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15872                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15872                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    851450998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    851450998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53644.846144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53644.846144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          674                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          674                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    825456998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    825456998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54313.527964                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54313.527964                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        28464                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         28464                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1898                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1898                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        30362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        30362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.062512                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062512                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          680                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          680                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     41222000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     41222000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.022396                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022396                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 60620.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60620.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5367737                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.446164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    40.000064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   983.999936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.039063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.960937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10505963                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10505963                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3725251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3725251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3725251                       # number of overall hits
system.cpu.icache.overall_hits::total         3725251                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst       238842                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         238842                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst       238842                       # number of overall misses
system.cpu.icache.overall_misses::total        238842                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3507786485                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3507786485                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3507786485                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3507786485                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3964093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3964093                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3964093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3964093                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.060251                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060251                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.060251                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060251                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14686.640059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14686.640059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14686.640059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14686.640059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5658                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               215                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.316279                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       210788                       # number of writebacks
system.cpu.icache.writebacks::total            210788                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        27787                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        27787                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        27787                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        27787                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       211055                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       211055                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       211055                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       211055                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3045479985                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3045479985                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3045479985                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3045479985                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.053242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.053242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14429.793111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14429.793111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14429.793111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14429.793111                       # average overall mshr miss latency
system.cpu.icache.replacements                 210788                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3725251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3725251                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       238842                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        238842                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3507786485                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3507786485                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3964093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3964093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.060251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14686.640059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14686.640059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        27787                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        27787                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       211055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       211055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3045479985                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3045479985                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.053242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14429.793111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14429.793111                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1023.312497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4235061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            212069                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.970203                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    37.617739                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   985.694759                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.036736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.962593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8139240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8139240                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   9279988500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       203759                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        37340                       # number of demand (read+write) hits
system.l2.demand_hits::total                   241099                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       203759                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        37340                       # number of overall hits
system.l2.overall_hits::total                  241099                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6906                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12541                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19447                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6906                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12541                       # number of overall misses
system.l2.overall_misses::total                 19447                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    576103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1002705500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1578809000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    576103500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1002705500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1578809000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       210665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        49881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               260546                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       210665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        49881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              260546                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.032782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.251418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074639                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.032782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.251418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074639                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83420.721112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79954.190256                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81185.221371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83420.721112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79954.190256                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81185.221371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10022                       # number of writebacks
system.l2.writebacks::total                     10022                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19446                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19446                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    506975500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    877295500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1384271000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    506975500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    877295500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1384271000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.032777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.251418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074636                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.032777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.251418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074636                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73421.506155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69954.190256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71185.385169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73421.506155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69954.190256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71185.385169                       # average overall mshr miss latency
system.l2.replacements                          20042                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       210605                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           210605                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       210605                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       210605                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          205                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           205                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          335                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  335                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.026163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.026163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  3277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       174500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       174500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.026163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.026163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19388.888889                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5371                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9506                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    742015500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     742015500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.638973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.638973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78057.595203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78057.595203                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    646955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    646955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.638973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68057.595203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68057.595203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       203759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             203759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6906                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6906                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    576103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    576103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       210665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         210665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.032782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83420.721112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83420.721112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    506975500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    506975500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.032777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73421.506155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73421.506155                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         3035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    260690000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    260690000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        35004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.086704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85894.563427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85894.563427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    230340000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    230340000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.086704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75894.563427                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75894.563427                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8187.435150                       # Cycle average of tags in use
system.l2.tags.total_refs                      541895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28234                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.192994                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     194.780172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1188.271443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       971.022071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2504.966592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3328.394872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.145053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.118533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.305782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.406298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999443                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4191134                       # Number of tag accesses
system.l2.tags.data_accesses                  4191134                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000496928500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          596                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               50548                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19446                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10022                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19446                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10022                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     60                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.489933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.169954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.964765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              2      0.34%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           366     61.41%     61.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           169     28.36%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            37      6.21%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            16      2.68%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           596                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.761745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.731072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              378     63.42%     63.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.01%     64.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              189     31.71%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      3.69%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           596                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1244544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               641408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    134.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    9279349500                       # Total gap between requests
system.mem_ctrls.avgGap                     314895.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       441920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       798784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       639360                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 47620748.667953632772                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 86075968.736383676529                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 68896637.102513656020                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6905                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12541                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10022                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    222697750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    364119750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 221968173500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32251.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29034.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22148091.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       441920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       802624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1244544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       441920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       441920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       641408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       641408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6905                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12541                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19446                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10022                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10022                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     47620749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     86489762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        134110511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     47620749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     47620749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     69117327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        69117327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     69117327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     47620749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     86489762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       203227838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19386                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9990                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          787                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               223330000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              96930000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          586817500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11520.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30270.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13236                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6308                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   191.231740                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.223643                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.236841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4963     50.49%     50.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2613     26.58%     77.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          876      8.91%     85.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          437      4.45%     90.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          272      2.77%     93.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          165      1.68%     94.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           86      0.87%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           72      0.73%     96.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          346      3.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1240704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             639360                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              133.696717                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               68.896637                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        33993540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18060405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       67865700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26084340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 732036240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2551710450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1414700160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4844450835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.031987                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3651375500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    309660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5318953000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        36206940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        19244445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       70550340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      26063460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 732036240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2516019330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1444730880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4844851635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.075177                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3729275500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    309660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5241053000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9940                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10022                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9223                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9506                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9940                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        58146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        58146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  58146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1885952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1885952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1885952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19455                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19455    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19455                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            82130500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103783250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5486237                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3956433                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       639690                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2971612                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1959587                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     65.943569                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          251859                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          375                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       506594                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        69174                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       437420                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        47768                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     18989844                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       580207                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     14891872                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.266995                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.174102                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      9185889     61.68%     61.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1722648     11.57%     73.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       877239      5.89%     79.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1138339      7.64%     86.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       620862      4.17%     90.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       262267      1.76%     92.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       176160      1.18%     93.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       143703      0.96%     94.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       764765      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     14891872                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18867927                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3765847                       # Number of memory references committed
system.switch_cpus.commit.loads               2387393                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1420                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2106050                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             189328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18647055                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        116790                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       164992      0.87%      0.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14859429     78.75%     79.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17082      0.09%     79.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2065      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8582      0.05%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          822      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        12526      0.07%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           14      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6358      0.03%     79.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        30171      0.16%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift           30      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            3      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            4      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2358859     12.50%     92.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1283780      6.80%     99.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28534      0.15%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        94674      0.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18867927                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       764765                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          6589175                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3772508                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           6197877                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        486553                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         589792                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1875502                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         65997                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       44487041                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        262849                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             4101696                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             2230910                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 24635                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  2523                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      7528053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               25370158                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5486237                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2280620                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               9410550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         1306648                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         4315                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        38846                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          822                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           3964099                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        256292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     17635910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.716902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.469823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10069301     57.10%     57.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           385906      2.19%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           382932      2.17%     61.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           409336      2.32%     63.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           571434      3.24%     67.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           622571      3.53%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           520089      2.95%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           378591      2.15%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4295750     24.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     17635910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.295595                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.366928                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             3971973                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 43943                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              228478                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2709550                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         5138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4739                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1469204                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         7820                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  10350158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         589792                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          6983183                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2885416                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            3                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           6248082                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        929429                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       42225481                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          7974                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          48414                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           5782                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         836105                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     45764259                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           102661982                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         61093745                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            464237                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21340992                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         24423266                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            2                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            562836                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 51910518                       # The number of ROB reads
system.switch_cpus.rob.writes                78475365                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18867927                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            246058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       210788                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22031                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14877                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14877                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        211055                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35004                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       632507                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       150331                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                782838                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     26972928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5616064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               32588992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           20432                       # Total snoops (count)
system.tol2bus.snoopTraffic                    666368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           281322                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007454                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 279233     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2081      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             281322                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10350158500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          509632500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         316603954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75013460                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
