#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000011894308500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001189434d490_0 .net "PC", 31 0, v0000011894347500_0;  1 drivers
v000001189434e750_0 .var "clk", 0 0;
v000001189434e7f0_0 .net "clkout", 0 0, L_00000118943a3060;  1 drivers
v000001189434e930_0 .net "cycles_consumed", 31 0, v000001189434dd50_0;  1 drivers
v000001189434ea70_0 .var "rst", 0 0;
S_00000118942b3560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000011894308500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000011894322680 .param/l "RType" 0 4 2, C4<000000>;
P_00000118943226b8 .param/l "add" 0 4 5, C4<100000>;
P_00000118943226f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000011894322728 .param/l "addu" 0 4 5, C4<100001>;
P_0000011894322760 .param/l "and_" 0 4 5, C4<100100>;
P_0000011894322798 .param/l "andi" 0 4 8, C4<001100>;
P_00000118943227d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011894322808 .param/l "bne" 0 4 10, C4<000101>;
P_0000011894322840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011894322878 .param/l "j" 0 4 12, C4<000010>;
P_00000118943228b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000118943228e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011894322920 .param/l "lw" 0 4 8, C4<100011>;
P_0000011894322958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011894322990 .param/l "or_" 0 4 5, C4<100101>;
P_00000118943229c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011894322a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011894322a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000011894322a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000011894322aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000011894322ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011894322b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000011894322b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000011894322b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000011894322bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011894322bf8 .param/l "xori" 0 4 8, C4<001110>;
L_00000118943a2b20 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a2b90 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a35a0 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a2ff0 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a3300 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a3610 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a3680 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a3220 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a3060 .functor OR 1, v000001189434e750_0, v0000011894312f40_0, C4<0>, C4<0>;
L_00000118943a31b0 .functor OR 1, L_00000118943f0090, L_00000118943efe10, C4<0>, C4<0>;
L_00000118943a2c00 .functor AND 1, L_00000118943efeb0, L_00000118943f0810, C4<1>, C4<1>;
L_00000118943a34c0 .functor NOT 1, v000001189434ea70_0, C4<0>, C4<0>, C4<0>;
L_00000118943a3140 .functor OR 1, L_00000118943f1530, L_00000118943f1350, C4<0>, C4<0>;
L_00000118943a2c70 .functor OR 1, L_00000118943a3140, L_00000118943f1030, C4<0>, C4<0>;
L_00000118943a27a0 .functor OR 1, L_00000118943ef9b0, L_0000011894402fb0, C4<0>, C4<0>;
L_00000118943a2810 .functor AND 1, L_00000118943ef910, L_00000118943a27a0, C4<1>, C4<1>;
L_00000118943a28f0 .functor OR 1, L_0000011894402510, L_0000011894402970, C4<0>, C4<0>;
L_00000118943a2960 .functor AND 1, L_00000118944026f0, L_00000118943a28f0, C4<1>, C4<1>;
L_00000118943a2ce0 .functor NOT 1, L_00000118943a3060, C4<0>, C4<0>, C4<0>;
v00000118943478c0_0 .net "ALUOp", 3 0, v00000118943116e0_0;  1 drivers
v0000011894347960_0 .net "ALUResult", 31 0, v0000011894347e60_0;  1 drivers
v0000011894347a00_0 .net "ALUSrc", 0 0, v0000011894312900_0;  1 drivers
v000001189434ab90_0 .net "ALUin2", 31 0, L_00000118944023d0;  1 drivers
v000001189434ad70_0 .net "MemReadEn", 0 0, v0000011894313080_0;  1 drivers
v0000011894349470_0 .net "MemWriteEn", 0 0, v0000011894313440_0;  1 drivers
v00000118943493d0_0 .net "MemtoReg", 0 0, v0000011894311960_0;  1 drivers
v000001189434a5f0_0 .net "PC", 31 0, v0000011894347500_0;  alias, 1 drivers
v000001189434a690_0 .net "PCPlus1", 31 0, L_00000118943f0270;  1 drivers
v0000011894349010_0 .net "PCsrc", 0 0, v00000118943471e0_0;  1 drivers
v00000118943490b0_0 .net "RegDst", 0 0, v00000118943129a0_0;  1 drivers
v000001189434a230_0 .net "RegWriteEn", 0 0, v0000011894311aa0_0;  1 drivers
v000001189434a9b0_0 .net "WriteRegister", 4 0, L_00000118943f0d10;  1 drivers
v000001189434a050_0 .net *"_ivl_0", 0 0, L_00000118943a2b20;  1 drivers
L_00000118943a37b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011894349150_0 .net/2u *"_ivl_10", 4 0, L_00000118943a37b0;  1 drivers
L_00000118943a3ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434a730_0 .net *"_ivl_101", 15 0, L_00000118943a3ba0;  1 drivers
v0000011894348f70_0 .net *"_ivl_102", 31 0, L_00000118943f0b30;  1 drivers
L_00000118943a3be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011894349ab0_0 .net *"_ivl_105", 25 0, L_00000118943a3be8;  1 drivers
L_00000118943a3c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434a870_0 .net/2u *"_ivl_106", 31 0, L_00000118943a3c30;  1 drivers
v000001189434acd0_0 .net *"_ivl_108", 0 0, L_00000118943efeb0;  1 drivers
L_00000118943a3c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000118943491f0_0 .net/2u *"_ivl_110", 5 0, L_00000118943a3c78;  1 drivers
v0000011894349dd0_0 .net *"_ivl_112", 0 0, L_00000118943f0810;  1 drivers
v0000011894349290_0 .net *"_ivl_115", 0 0, L_00000118943a2c00;  1 drivers
v0000011894348ed0_0 .net *"_ivl_116", 47 0, L_00000118943f01d0;  1 drivers
L_00000118943a3cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434a7d0_0 .net *"_ivl_119", 15 0, L_00000118943a3cc0;  1 drivers
L_00000118943a37f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001189434aa50_0 .net/2u *"_ivl_12", 5 0, L_00000118943a37f8;  1 drivers
v000001189434ac30_0 .net *"_ivl_120", 47 0, L_00000118943efcd0;  1 drivers
L_00000118943a3d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011894349f10_0 .net *"_ivl_123", 15 0, L_00000118943a3d08;  1 drivers
v0000011894349330_0 .net *"_ivl_125", 0 0, L_00000118943f08b0;  1 drivers
v0000011894349970_0 .net *"_ivl_126", 31 0, L_00000118943f0130;  1 drivers
v0000011894349510_0 .net *"_ivl_128", 47 0, L_00000118943f0310;  1 drivers
v000001189434aaf0_0 .net *"_ivl_130", 47 0, L_00000118943f03b0;  1 drivers
v00000118943495b0_0 .net *"_ivl_132", 47 0, L_00000118943f0450;  1 drivers
v000001189434a190_0 .net *"_ivl_134", 47 0, L_00000118943efa50;  1 drivers
v0000011894349650_0 .net *"_ivl_14", 0 0, L_000001189434d8f0;  1 drivers
v00000118943496f0_0 .net *"_ivl_140", 0 0, L_00000118943a34c0;  1 drivers
L_00000118943a3d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011894349e70_0 .net/2u *"_ivl_142", 31 0, L_00000118943a3d98;  1 drivers
L_00000118943a3e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000011894349fb0_0 .net/2u *"_ivl_146", 5 0, L_00000118943a3e70;  1 drivers
v0000011894349790_0 .net *"_ivl_148", 0 0, L_00000118943f1530;  1 drivers
L_00000118943a3eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000011894349830_0 .net/2u *"_ivl_150", 5 0, L_00000118943a3eb8;  1 drivers
v00000118943498d0_0 .net *"_ivl_152", 0 0, L_00000118943f1350;  1 drivers
v000001189434a910_0 .net *"_ivl_155", 0 0, L_00000118943a3140;  1 drivers
L_00000118943a3f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001189434a0f0_0 .net/2u *"_ivl_156", 5 0, L_00000118943a3f00;  1 drivers
v0000011894349bf0_0 .net *"_ivl_158", 0 0, L_00000118943f1030;  1 drivers
L_00000118943a3840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000011894349a10_0 .net/2u *"_ivl_16", 4 0, L_00000118943a3840;  1 drivers
v0000011894349b50_0 .net *"_ivl_161", 0 0, L_00000118943a2c70;  1 drivers
L_00000118943a3f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011894349c90_0 .net/2u *"_ivl_162", 15 0, L_00000118943a3f48;  1 drivers
v0000011894349d30_0 .net *"_ivl_164", 31 0, L_00000118943f1210;  1 drivers
v000001189434a2d0_0 .net *"_ivl_167", 0 0, L_00000118943f12b0;  1 drivers
v000001189434a370_0 .net *"_ivl_168", 15 0, L_00000118943f13f0;  1 drivers
v000001189434a410_0 .net *"_ivl_170", 31 0, L_00000118943f15d0;  1 drivers
v000001189434a4b0_0 .net *"_ivl_174", 31 0, L_00000118943ef870;  1 drivers
L_00000118943a3f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434a550_0 .net *"_ivl_177", 25 0, L_00000118943a3f90;  1 drivers
L_00000118943a3fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434c240_0 .net/2u *"_ivl_178", 31 0, L_00000118943a3fd8;  1 drivers
v000001189434b7a0_0 .net *"_ivl_180", 0 0, L_00000118943ef910;  1 drivers
L_00000118943a4020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001189434b840_0 .net/2u *"_ivl_182", 5 0, L_00000118943a4020;  1 drivers
v000001189434b020_0 .net *"_ivl_184", 0 0, L_00000118943ef9b0;  1 drivers
L_00000118943a4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001189434b480_0 .net/2u *"_ivl_186", 5 0, L_00000118943a4068;  1 drivers
v000001189434c880_0 .net *"_ivl_188", 0 0, L_0000011894402fb0;  1 drivers
v000001189434bf20_0 .net *"_ivl_19", 4 0, L_000001189434eb10;  1 drivers
v000001189434cc40_0 .net *"_ivl_191", 0 0, L_00000118943a27a0;  1 drivers
v000001189434bb60_0 .net *"_ivl_193", 0 0, L_00000118943a2810;  1 drivers
L_00000118943a40b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001189434b8e0_0 .net/2u *"_ivl_194", 5 0, L_00000118943a40b0;  1 drivers
v000001189434b2a0_0 .net *"_ivl_196", 0 0, L_0000011894401930;  1 drivers
L_00000118943a40f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001189434c100_0 .net/2u *"_ivl_198", 31 0, L_00000118943a40f8;  1 drivers
L_00000118943a3768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001189434b700_0 .net/2u *"_ivl_2", 5 0, L_00000118943a3768;  1 drivers
v000001189434af80_0 .net *"_ivl_20", 4 0, L_000001189434cef0;  1 drivers
v000001189434bca0_0 .net *"_ivl_200", 31 0, L_00000118944032d0;  1 drivers
v000001189434bc00_0 .net *"_ivl_204", 31 0, L_0000011894402010;  1 drivers
L_00000118943a4140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434b520_0 .net *"_ivl_207", 25 0, L_00000118943a4140;  1 drivers
L_00000118943a4188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434c1a0_0 .net/2u *"_ivl_208", 31 0, L_00000118943a4188;  1 drivers
v000001189434b200_0 .net *"_ivl_210", 0 0, L_00000118944026f0;  1 drivers
L_00000118943a41d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001189434b980_0 .net/2u *"_ivl_212", 5 0, L_00000118943a41d0;  1 drivers
v000001189434cce0_0 .net *"_ivl_214", 0 0, L_0000011894402510;  1 drivers
L_00000118943a4218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001189434bde0_0 .net/2u *"_ivl_216", 5 0, L_00000118943a4218;  1 drivers
v000001189434bd40_0 .net *"_ivl_218", 0 0, L_0000011894402970;  1 drivers
v000001189434ba20_0 .net *"_ivl_221", 0 0, L_00000118943a28f0;  1 drivers
v000001189434be80_0 .net *"_ivl_223", 0 0, L_00000118943a2960;  1 drivers
L_00000118943a4260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001189434c060_0 .net/2u *"_ivl_224", 5 0, L_00000118943a4260;  1 drivers
v000001189434cba0_0 .net *"_ivl_226", 0 0, L_0000011894402bf0;  1 drivers
v000001189434ca60_0 .net *"_ivl_228", 31 0, L_0000011894403410;  1 drivers
v000001189434b0c0_0 .net *"_ivl_24", 0 0, L_00000118943a35a0;  1 drivers
L_00000118943a3888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001189434c2e0_0 .net/2u *"_ivl_26", 4 0, L_00000118943a3888;  1 drivers
v000001189434b160_0 .net *"_ivl_29", 4 0, L_000001189434da30;  1 drivers
v000001189434c920_0 .net *"_ivl_32", 0 0, L_00000118943a2ff0;  1 drivers
L_00000118943a38d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001189434bac0_0 .net/2u *"_ivl_34", 4 0, L_00000118943a38d0;  1 drivers
v000001189434c6a0_0 .net *"_ivl_37", 4 0, L_000001189434d990;  1 drivers
v000001189434b340_0 .net *"_ivl_40", 0 0, L_00000118943a3300;  1 drivers
L_00000118943a3918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434b5c0_0 .net/2u *"_ivl_42", 15 0, L_00000118943a3918;  1 drivers
v000001189434c380_0 .net *"_ivl_45", 15 0, L_00000118943efd70;  1 drivers
v000001189434c9c0_0 .net *"_ivl_48", 0 0, L_00000118943a3610;  1 drivers
v000001189434bfc0_0 .net *"_ivl_5", 5 0, L_000001189434d3f0;  1 drivers
L_00000118943a3960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434b3e0_0 .net/2u *"_ivl_50", 36 0, L_00000118943a3960;  1 drivers
L_00000118943a39a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434c420_0 .net/2u *"_ivl_52", 31 0, L_00000118943a39a8;  1 drivers
v000001189434b660_0 .net *"_ivl_55", 4 0, L_00000118943f0770;  1 drivers
v000001189434cb00_0 .net *"_ivl_56", 36 0, L_00000118943efaf0;  1 drivers
v000001189434c4c0_0 .net *"_ivl_58", 36 0, L_00000118943eff50;  1 drivers
v000001189434c740_0 .net *"_ivl_62", 0 0, L_00000118943a3680;  1 drivers
L_00000118943a39f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001189434c560_0 .net/2u *"_ivl_64", 5 0, L_00000118943a39f0;  1 drivers
v000001189434c600_0 .net *"_ivl_67", 5 0, L_00000118943f0db0;  1 drivers
v000001189434c7e0_0 .net *"_ivl_70", 0 0, L_00000118943a3220;  1 drivers
L_00000118943a3a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434cd80_0 .net/2u *"_ivl_72", 57 0, L_00000118943a3a38;  1 drivers
L_00000118943a3a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001189434aee0_0 .net/2u *"_ivl_74", 31 0, L_00000118943a3a80;  1 drivers
v000001189434e070_0 .net *"_ivl_77", 25 0, L_00000118943f10d0;  1 drivers
v000001189434e570_0 .net *"_ivl_78", 57 0, L_00000118943efb90;  1 drivers
v000001189434d850_0 .net *"_ivl_8", 0 0, L_00000118943a2b90;  1 drivers
v000001189434e250_0 .net *"_ivl_80", 57 0, L_00000118943f0c70;  1 drivers
L_00000118943a3ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001189434ebb0_0 .net/2u *"_ivl_84", 31 0, L_00000118943a3ac8;  1 drivers
L_00000118943a3b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001189434e110_0 .net/2u *"_ivl_88", 5 0, L_00000118943a3b10;  1 drivers
v000001189434db70_0 .net *"_ivl_90", 0 0, L_00000118943f0090;  1 drivers
L_00000118943a3b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001189434e430_0 .net/2u *"_ivl_92", 5 0, L_00000118943a3b58;  1 drivers
v000001189434ec50_0 .net *"_ivl_94", 0 0, L_00000118943efe10;  1 drivers
v000001189434d710_0 .net *"_ivl_97", 0 0, L_00000118943a31b0;  1 drivers
v000001189434de90_0 .net *"_ivl_98", 47 0, L_00000118943f1490;  1 drivers
v000001189434d030_0 .net "adderResult", 31 0, L_00000118943f04f0;  1 drivers
v000001189434ed90_0 .net "address", 31 0, L_00000118943efc30;  1 drivers
v000001189434e9d0_0 .net "clk", 0 0, L_00000118943a3060;  alias, 1 drivers
v000001189434dd50_0 .var "cycles_consumed", 31 0;
v000001189434e1b0_0 .net "extImm", 31 0, L_00000118943ef7d0;  1 drivers
v000001189434dcb0_0 .net "funct", 5 0, L_00000118943f0630;  1 drivers
v000001189434ecf0_0 .net "hlt", 0 0, v0000011894312f40_0;  1 drivers
v000001189434dad0_0 .net "imm", 15 0, L_00000118943efff0;  1 drivers
v000001189434e2f0_0 .net "immediate", 31 0, L_00000118944019d0;  1 drivers
v000001189434d7b0_0 .net "input_clk", 0 0, v000001189434e750_0;  1 drivers
v000001189434dc10_0 .net "instruction", 31 0, L_00000118943f0a90;  1 drivers
v000001189434cf90_0 .net "memoryReadData", 31 0, v0000011894346ec0_0;  1 drivers
v000001189434d0d0_0 .net "nextPC", 31 0, L_00000118943f0950;  1 drivers
v000001189434ddf0_0 .net "opcode", 5 0, L_000001189434d530;  1 drivers
v000001189434d170_0 .net "rd", 4 0, L_000001189434d5d0;  1 drivers
v000001189434df30_0 .net "readData1", 31 0, L_00000118943a30d0;  1 drivers
v000001189434e390_0 .net "readData1_w", 31 0, L_0000011894402470;  1 drivers
v000001189434e4d0_0 .net "readData2", 31 0, L_00000118943a2f80;  1 drivers
v000001189434e890_0 .net "rs", 4 0, L_000001189434d670;  1 drivers
v000001189434d350_0 .net "rst", 0 0, v000001189434ea70_0;  1 drivers
v000001189434e610_0 .net "rt", 4 0, L_00000118943f06d0;  1 drivers
v000001189434d210_0 .net "shamt", 31 0, L_00000118943f0590;  1 drivers
v000001189434d2b0_0 .net "wire_instruction", 31 0, L_00000118943a3530;  1 drivers
v000001189434dfd0_0 .net "writeData", 31 0, L_0000011894402a10;  1 drivers
v000001189434e6b0_0 .net "zero", 0 0, L_0000011894402d30;  1 drivers
L_000001189434d3f0 .part L_00000118943f0a90, 26, 6;
L_000001189434d530 .functor MUXZ 6, L_000001189434d3f0, L_00000118943a3768, L_00000118943a2b20, C4<>;
L_000001189434d8f0 .cmp/eq 6, L_000001189434d530, L_00000118943a37f8;
L_000001189434eb10 .part L_00000118943f0a90, 11, 5;
L_000001189434cef0 .functor MUXZ 5, L_000001189434eb10, L_00000118943a3840, L_000001189434d8f0, C4<>;
L_000001189434d5d0 .functor MUXZ 5, L_000001189434cef0, L_00000118943a37b0, L_00000118943a2b90, C4<>;
L_000001189434da30 .part L_00000118943f0a90, 21, 5;
L_000001189434d670 .functor MUXZ 5, L_000001189434da30, L_00000118943a3888, L_00000118943a35a0, C4<>;
L_000001189434d990 .part L_00000118943f0a90, 16, 5;
L_00000118943f06d0 .functor MUXZ 5, L_000001189434d990, L_00000118943a38d0, L_00000118943a2ff0, C4<>;
L_00000118943efd70 .part L_00000118943f0a90, 0, 16;
L_00000118943efff0 .functor MUXZ 16, L_00000118943efd70, L_00000118943a3918, L_00000118943a3300, C4<>;
L_00000118943f0770 .part L_00000118943f0a90, 6, 5;
L_00000118943efaf0 .concat [ 5 32 0 0], L_00000118943f0770, L_00000118943a39a8;
L_00000118943eff50 .functor MUXZ 37, L_00000118943efaf0, L_00000118943a3960, L_00000118943a3610, C4<>;
L_00000118943f0590 .part L_00000118943eff50, 0, 32;
L_00000118943f0db0 .part L_00000118943f0a90, 0, 6;
L_00000118943f0630 .functor MUXZ 6, L_00000118943f0db0, L_00000118943a39f0, L_00000118943a3680, C4<>;
L_00000118943f10d0 .part L_00000118943f0a90, 0, 26;
L_00000118943efb90 .concat [ 26 32 0 0], L_00000118943f10d0, L_00000118943a3a80;
L_00000118943f0c70 .functor MUXZ 58, L_00000118943efb90, L_00000118943a3a38, L_00000118943a3220, C4<>;
L_00000118943efc30 .part L_00000118943f0c70, 0, 32;
L_00000118943f0270 .arith/sum 32, v0000011894347500_0, L_00000118943a3ac8;
L_00000118943f0090 .cmp/eq 6, L_000001189434d530, L_00000118943a3b10;
L_00000118943efe10 .cmp/eq 6, L_000001189434d530, L_00000118943a3b58;
L_00000118943f1490 .concat [ 32 16 0 0], L_00000118943efc30, L_00000118943a3ba0;
L_00000118943f0b30 .concat [ 6 26 0 0], L_000001189434d530, L_00000118943a3be8;
L_00000118943efeb0 .cmp/eq 32, L_00000118943f0b30, L_00000118943a3c30;
L_00000118943f0810 .cmp/eq 6, L_00000118943f0630, L_00000118943a3c78;
L_00000118943f01d0 .concat [ 32 16 0 0], L_00000118943a30d0, L_00000118943a3cc0;
L_00000118943efcd0 .concat [ 32 16 0 0], v0000011894347500_0, L_00000118943a3d08;
L_00000118943f08b0 .part L_00000118943efff0, 15, 1;
LS_00000118943f0130_0_0 .concat [ 1 1 1 1], L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0;
LS_00000118943f0130_0_4 .concat [ 1 1 1 1], L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0;
LS_00000118943f0130_0_8 .concat [ 1 1 1 1], L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0;
LS_00000118943f0130_0_12 .concat [ 1 1 1 1], L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0;
LS_00000118943f0130_0_16 .concat [ 1 1 1 1], L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0;
LS_00000118943f0130_0_20 .concat [ 1 1 1 1], L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0;
LS_00000118943f0130_0_24 .concat [ 1 1 1 1], L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0;
LS_00000118943f0130_0_28 .concat [ 1 1 1 1], L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0, L_00000118943f08b0;
LS_00000118943f0130_1_0 .concat [ 4 4 4 4], LS_00000118943f0130_0_0, LS_00000118943f0130_0_4, LS_00000118943f0130_0_8, LS_00000118943f0130_0_12;
LS_00000118943f0130_1_4 .concat [ 4 4 4 4], LS_00000118943f0130_0_16, LS_00000118943f0130_0_20, LS_00000118943f0130_0_24, LS_00000118943f0130_0_28;
L_00000118943f0130 .concat [ 16 16 0 0], LS_00000118943f0130_1_0, LS_00000118943f0130_1_4;
L_00000118943f0310 .concat [ 16 32 0 0], L_00000118943efff0, L_00000118943f0130;
L_00000118943f03b0 .arith/sum 48, L_00000118943efcd0, L_00000118943f0310;
L_00000118943f0450 .functor MUXZ 48, L_00000118943f03b0, L_00000118943f01d0, L_00000118943a2c00, C4<>;
L_00000118943efa50 .functor MUXZ 48, L_00000118943f0450, L_00000118943f1490, L_00000118943a31b0, C4<>;
L_00000118943f04f0 .part L_00000118943efa50, 0, 32;
L_00000118943f0950 .functor MUXZ 32, L_00000118943f0270, L_00000118943f04f0, v00000118943471e0_0, C4<>;
L_00000118943f0a90 .functor MUXZ 32, L_00000118943a3530, L_00000118943a3d98, L_00000118943a34c0, C4<>;
L_00000118943f1530 .cmp/eq 6, L_000001189434d530, L_00000118943a3e70;
L_00000118943f1350 .cmp/eq 6, L_000001189434d530, L_00000118943a3eb8;
L_00000118943f1030 .cmp/eq 6, L_000001189434d530, L_00000118943a3f00;
L_00000118943f1210 .concat [ 16 16 0 0], L_00000118943efff0, L_00000118943a3f48;
L_00000118943f12b0 .part L_00000118943efff0, 15, 1;
LS_00000118943f13f0_0_0 .concat [ 1 1 1 1], L_00000118943f12b0, L_00000118943f12b0, L_00000118943f12b0, L_00000118943f12b0;
LS_00000118943f13f0_0_4 .concat [ 1 1 1 1], L_00000118943f12b0, L_00000118943f12b0, L_00000118943f12b0, L_00000118943f12b0;
LS_00000118943f13f0_0_8 .concat [ 1 1 1 1], L_00000118943f12b0, L_00000118943f12b0, L_00000118943f12b0, L_00000118943f12b0;
LS_00000118943f13f0_0_12 .concat [ 1 1 1 1], L_00000118943f12b0, L_00000118943f12b0, L_00000118943f12b0, L_00000118943f12b0;
L_00000118943f13f0 .concat [ 4 4 4 4], LS_00000118943f13f0_0_0, LS_00000118943f13f0_0_4, LS_00000118943f13f0_0_8, LS_00000118943f13f0_0_12;
L_00000118943f15d0 .concat [ 16 16 0 0], L_00000118943efff0, L_00000118943f13f0;
L_00000118943ef7d0 .functor MUXZ 32, L_00000118943f15d0, L_00000118943f1210, L_00000118943a2c70, C4<>;
L_00000118943ef870 .concat [ 6 26 0 0], L_000001189434d530, L_00000118943a3f90;
L_00000118943ef910 .cmp/eq 32, L_00000118943ef870, L_00000118943a3fd8;
L_00000118943ef9b0 .cmp/eq 6, L_00000118943f0630, L_00000118943a4020;
L_0000011894402fb0 .cmp/eq 6, L_00000118943f0630, L_00000118943a4068;
L_0000011894401930 .cmp/eq 6, L_000001189434d530, L_00000118943a40b0;
L_00000118944032d0 .functor MUXZ 32, L_00000118943ef7d0, L_00000118943a40f8, L_0000011894401930, C4<>;
L_00000118944019d0 .functor MUXZ 32, L_00000118944032d0, L_00000118943f0590, L_00000118943a2810, C4<>;
L_0000011894402010 .concat [ 6 26 0 0], L_000001189434d530, L_00000118943a4140;
L_00000118944026f0 .cmp/eq 32, L_0000011894402010, L_00000118943a4188;
L_0000011894402510 .cmp/eq 6, L_00000118943f0630, L_00000118943a41d0;
L_0000011894402970 .cmp/eq 6, L_00000118943f0630, L_00000118943a4218;
L_0000011894402bf0 .cmp/eq 6, L_000001189434d530, L_00000118943a4260;
L_0000011894403410 .functor MUXZ 32, L_00000118943a30d0, v0000011894347500_0, L_0000011894402bf0, C4<>;
L_0000011894402470 .functor MUXZ 32, L_0000011894403410, L_00000118943a2f80, L_00000118943a2960, C4<>;
S_00000118942b36f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001189431e7f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000118943a2880 .functor NOT 1, v0000011894312900_0, C4<0>, C4<0>, C4<0>;
v0000011894312680_0 .net *"_ivl_0", 0 0, L_00000118943a2880;  1 drivers
v0000011894312720_0 .net "in1", 31 0, L_00000118943a2f80;  alias, 1 drivers
v00000118943127c0_0 .net "in2", 31 0, L_00000118944019d0;  alias, 1 drivers
v0000011894312860_0 .net "out", 31 0, L_00000118944023d0;  alias, 1 drivers
v0000011894313300_0 .net "s", 0 0, v0000011894312900_0;  alias, 1 drivers
L_00000118944023d0 .functor MUXZ 32, L_00000118944019d0, L_00000118943a2f80, L_00000118943a2880, C4<>;
S_00000118943669c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000118943a0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000118943a00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000118943a0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000118943a0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000118943a0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000118943a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000118943a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000118943a0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000118943a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000118943a0288 .param/l "j" 0 4 12, C4<000010>;
P_00000118943a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000118943a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000118943a0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000118943a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000118943a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000118943a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000118943a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000118943a0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000118943a0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000118943a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000118943a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000118943a0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000118943a0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000118943a0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000118943a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000118943a0608 .param/l "xori" 0 4 8, C4<001110>;
v00000118943116e0_0 .var "ALUOp", 3 0;
v0000011894312900_0 .var "ALUSrc", 0 0;
v0000011894313080_0 .var "MemReadEn", 0 0;
v0000011894313440_0 .var "MemWriteEn", 0 0;
v0000011894311960_0 .var "MemtoReg", 0 0;
v00000118943129a0_0 .var "RegDst", 0 0;
v0000011894311aa0_0 .var "RegWriteEn", 0 0;
v0000011894311640_0 .net "funct", 5 0, L_00000118943f0630;  alias, 1 drivers
v0000011894312f40_0 .var "hlt", 0 0;
v00000118943133a0_0 .net "opcode", 5 0, L_000001189434d530;  alias, 1 drivers
v00000118943134e0_0 .net "rst", 0 0, v000001189434ea70_0;  alias, 1 drivers
E_000001189431f330 .event anyedge, v00000118943134e0_0, v00000118943133a0_0, v0000011894311640_0;
S_0000011894346ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001189431f530 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000118943a3530 .functor BUFZ 32, L_00000118943f09f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011894311dc0_0 .net "Data_Out", 31 0, L_00000118943a3530;  alias, 1 drivers
v0000011894313120 .array "InstMem", 0 1023, 31 0;
v0000011894312a40_0 .net *"_ivl_0", 31 0, L_00000118943f09f0;  1 drivers
v0000011894311b40_0 .net *"_ivl_3", 9 0, L_00000118943f1670;  1 drivers
v0000011894311e60_0 .net *"_ivl_4", 11 0, L_00000118943f0bd0;  1 drivers
L_00000118943a3d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011894311fa0_0 .net *"_ivl_7", 1 0, L_00000118943a3d50;  1 drivers
v0000011894312180_0 .net "addr", 31 0, v0000011894347500_0;  alias, 1 drivers
v0000011894312ae0_0 .var/i "i", 31 0;
L_00000118943f09f0 .array/port v0000011894313120, L_00000118943f0bd0;
L_00000118943f1670 .part v0000011894347500_0, 0, 10;
L_00000118943f0bd0 .concat [ 10 2 0 0], L_00000118943f1670, L_00000118943a3d50;
S_0000011894366b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000118943a30d0 .functor BUFZ 32, L_00000118943f0e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000118943a2f80 .functor BUFZ 32, L_00000118943f0f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011894312d60_0 .net *"_ivl_0", 31 0, L_00000118943f0e50;  1 drivers
v0000011894312ea0_0 .net *"_ivl_10", 6 0, L_00000118943f1170;  1 drivers
L_00000118943a3e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000118942f3e30_0 .net *"_ivl_13", 1 0, L_00000118943a3e28;  1 drivers
v00000118942f4ab0_0 .net *"_ivl_2", 6 0, L_00000118943f0ef0;  1 drivers
L_00000118943a3de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000118943480e0_0 .net *"_ivl_5", 1 0, L_00000118943a3de0;  1 drivers
v0000011894347000_0 .net *"_ivl_8", 31 0, L_00000118943f0f90;  1 drivers
v0000011894348b80_0 .net "clk", 0 0, L_00000118943a3060;  alias, 1 drivers
v0000011894348860_0 .var/i "i", 31 0;
v0000011894348ae0_0 .net "readData1", 31 0, L_00000118943a30d0;  alias, 1 drivers
v0000011894347b40_0 .net "readData2", 31 0, L_00000118943a2f80;  alias, 1 drivers
v0000011894348180_0 .net "readRegister1", 4 0, L_000001189434d670;  alias, 1 drivers
v0000011894348a40_0 .net "readRegister2", 4 0, L_00000118943f06d0;  alias, 1 drivers
v0000011894348220 .array "registers", 31 0, 31 0;
v0000011894348c20_0 .net "rst", 0 0, v000001189434ea70_0;  alias, 1 drivers
v0000011894346f60_0 .net "we", 0 0, v0000011894311aa0_0;  alias, 1 drivers
v0000011894347fa0_0 .net "writeData", 31 0, L_0000011894402a10;  alias, 1 drivers
v0000011894347460_0 .net "writeRegister", 4 0, L_00000118943f0d10;  alias, 1 drivers
E_000001189431e9b0/0 .event negedge, v00000118943134e0_0;
E_000001189431e9b0/1 .event posedge, v0000011894348b80_0;
E_000001189431e9b0 .event/or E_000001189431e9b0/0, E_000001189431e9b0/1;
L_00000118943f0e50 .array/port v0000011894348220, L_00000118943f0ef0;
L_00000118943f0ef0 .concat [ 5 2 0 0], L_000001189434d670, L_00000118943a3de0;
L_00000118943f0f90 .array/port v0000011894348220, L_00000118943f1170;
L_00000118943f1170 .concat [ 5 2 0 0], L_00000118943f06d0, L_00000118943a3e28;
S_00000118942b1390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000011894366b50;
 .timescale 0 0;
v0000011894312cc0_0 .var/i "i", 31 0;
S_00000118942b1520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001189431eaf0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000118943a2dc0 .functor NOT 1, v00000118943129a0_0, C4<0>, C4<0>, C4<0>;
v00000118943476e0_0 .net *"_ivl_0", 0 0, L_00000118943a2dc0;  1 drivers
v0000011894348040_0 .net "in1", 4 0, L_00000118943f06d0;  alias, 1 drivers
v00000118943485e0_0 .net "in2", 4 0, L_000001189434d5d0;  alias, 1 drivers
v00000118943470a0_0 .net "out", 4 0, L_00000118943f0d10;  alias, 1 drivers
v00000118943482c0_0 .net "s", 0 0, v00000118943129a0_0;  alias, 1 drivers
L_00000118943f0d10 .functor MUXZ 5, L_000001189434d5d0, L_00000118943f06d0, L_00000118943a2dc0, C4<>;
S_000001189429b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001189431ed70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000118943a33e0 .functor NOT 1, v0000011894311960_0, C4<0>, C4<0>, C4<0>;
v0000011894347280_0 .net *"_ivl_0", 0 0, L_00000118943a33e0;  1 drivers
v0000011894347be0_0 .net "in1", 31 0, v0000011894347e60_0;  alias, 1 drivers
v0000011894348680_0 .net "in2", 31 0, v0000011894346ec0_0;  alias, 1 drivers
v0000011894347d20_0 .net "out", 31 0, L_0000011894402a10;  alias, 1 drivers
v0000011894347140_0 .net "s", 0 0, v0000011894311960_0;  alias, 1 drivers
L_0000011894402a10 .functor MUXZ 32, v0000011894346ec0_0, v0000011894347e60_0, L_00000118943a33e0, C4<>;
S_000001189429b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000118942de950 .param/l "ADD" 0 9 12, C4<0000>;
P_00000118942de988 .param/l "AND" 0 9 12, C4<0010>;
P_00000118942de9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000118942de9f8 .param/l "OR" 0 9 12, C4<0011>;
P_00000118942dea30 .param/l "SGT" 0 9 12, C4<0111>;
P_00000118942dea68 .param/l "SLL" 0 9 12, C4<1000>;
P_00000118942deaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000118942dead8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000118942deb10 .param/l "SUB" 0 9 12, C4<0001>;
P_00000118942deb48 .param/l "XOR" 0 9 12, C4<0100>;
P_00000118942deb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000118942debb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000118943a42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011894347c80_0 .net/2u *"_ivl_0", 31 0, L_00000118943a42a8;  1 drivers
v0000011894347dc0_0 .net "opSel", 3 0, v00000118943116e0_0;  alias, 1 drivers
v00000118943484a0_0 .net "operand1", 31 0, L_0000011894402470;  alias, 1 drivers
v0000011894348540_0 .net "operand2", 31 0, L_00000118944023d0;  alias, 1 drivers
v0000011894347e60_0 .var "result", 31 0;
v00000118943475a0_0 .net "zero", 0 0, L_0000011894402d30;  alias, 1 drivers
E_000001189431eeb0 .event anyedge, v00000118943116e0_0, v00000118943484a0_0, v0000011894312860_0;
L_0000011894402d30 .cmp/eq 32, v0000011894347e60_0, L_00000118943a42a8;
S_00000118942dec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000118943a1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000118943a1698 .param/l "add" 0 4 5, C4<100000>;
P_00000118943a16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000118943a1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000118943a1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000118943a1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000118943a17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000118943a17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000118943a1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000118943a1858 .param/l "j" 0 4 12, C4<000010>;
P_00000118943a1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000118943a18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000118943a1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000118943a1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000118943a1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000118943a19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000118943a19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000118943a1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000118943a1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000118943a1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000118943a1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000118943a1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000118943a1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000118943a1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000118943a1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000118943a1bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000118943471e0_0 .var "PCsrc", 0 0;
v0000011894347f00_0 .net "funct", 5 0, L_00000118943f0630;  alias, 1 drivers
v0000011894348360_0 .net "opcode", 5 0, L_000001189434d530;  alias, 1 drivers
v00000118943487c0_0 .net "operand1", 31 0, L_00000118943a30d0;  alias, 1 drivers
v0000011894347aa0_0 .net "operand2", 31 0, L_00000118944023d0;  alias, 1 drivers
v0000011894348400_0 .net "rst", 0 0, v000001189434ea70_0;  alias, 1 drivers
E_000001189431e870/0 .event anyedge, v00000118943134e0_0, v00000118943133a0_0, v0000011894348ae0_0, v0000011894312860_0;
E_000001189431e870/1 .event anyedge, v0000011894311640_0;
E_000001189431e870 .event/or E_000001189431e870/0, E_000001189431e870/1;
S_00000118943a1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000011894348720 .array "DataMem", 0 1023, 31 0;
v0000011894348900_0 .net "address", 31 0, v0000011894347e60_0;  alias, 1 drivers
v00000118943489a0_0 .net "clock", 0 0, L_00000118943a2ce0;  1 drivers
v0000011894348d60_0 .net "data", 31 0, L_00000118943a2f80;  alias, 1 drivers
v0000011894348cc0_0 .var/i "i", 31 0;
v0000011894346ec0_0 .var "q", 31 0;
v0000011894347320_0 .net "rden", 0 0, v0000011894313080_0;  alias, 1 drivers
v00000118943473c0_0 .net "wren", 0 0, v0000011894313440_0;  alias, 1 drivers
E_000001189431ee30 .event posedge, v00000118943489a0_0;
S_00000118943a1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000118942b3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001189431eab0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000011894347640_0 .net "PCin", 31 0, L_00000118943f0950;  alias, 1 drivers
v0000011894347500_0 .var "PCout", 31 0;
v0000011894347780_0 .net "clk", 0 0, L_00000118943a3060;  alias, 1 drivers
v0000011894347820_0 .net "rst", 0 0, v000001189434ea70_0;  alias, 1 drivers
    .scope S_00000118942dec00;
T_0 ;
    %wait E_000001189431e870;
    %load/vec4 v0000011894348400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000118943471e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011894348360_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000118943487c0_0;
    %load/vec4 v0000011894347aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000011894348360_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000118943487c0_0;
    %load/vec4 v0000011894347aa0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000011894348360_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000011894348360_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000011894348360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000011894347f00_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000118943471e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000118943a1db0;
T_1 ;
    %wait E_000001189431e9b0;
    %load/vec4 v0000011894347820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000011894347500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000011894347640_0;
    %assign/vec4 v0000011894347500_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000011894346ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011894312ae0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000011894312ae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011894312ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %load/vec4 v0000011894312ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011894312ae0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894313120, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000118943669c0;
T_3 ;
    %wait E_000001189431f330;
    %load/vec4 v00000118943134e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000011894312f40_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011894312900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011894313440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011894311960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011894313080_0, 0;
    %assign/vec4 v00000118943129a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000011894312f40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000118943116e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000011894312900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011894311aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011894313440_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011894311960_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011894313080_0, 0, 1;
    %store/vec4 v00000118943129a0_0, 0, 1;
    %load/vec4 v00000118943133a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312f40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000118943129a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %load/vec4 v0000011894311640_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000118943129a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000118943129a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894313080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894311960_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894313440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011894312900_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000118943116e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000011894366b50;
T_4 ;
    %wait E_000001189431e9b0;
    %fork t_1, S_00000118942b1390;
    %jmp t_0;
    .scope S_00000118942b1390;
t_1 ;
    %load/vec4 v0000011894348c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011894312cc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000011894312cc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011894312cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894348220, 0, 4;
    %load/vec4 v0000011894312cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011894312cc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000011894346f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000011894347fa0_0;
    %load/vec4 v0000011894347460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894348220, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894348220, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000011894366b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000011894366b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011894348860_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000011894348860_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000011894348860_0;
    %ix/getv/s 4, v0000011894348860_0;
    %load/vec4a v0000011894348220, 4;
    %ix/getv/s 4, v0000011894348860_0;
    %load/vec4a v0000011894348220, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000011894348860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011894348860_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001189429b2b0;
T_6 ;
    %wait E_000001189431eeb0;
    %load/vec4 v0000011894347dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000118943484a0_0;
    %load/vec4 v0000011894348540_0;
    %add;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000118943484a0_0;
    %load/vec4 v0000011894348540_0;
    %sub;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000118943484a0_0;
    %load/vec4 v0000011894348540_0;
    %and;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000118943484a0_0;
    %load/vec4 v0000011894348540_0;
    %or;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000118943484a0_0;
    %load/vec4 v0000011894348540_0;
    %xor;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000118943484a0_0;
    %load/vec4 v0000011894348540_0;
    %or;
    %inv;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000118943484a0_0;
    %load/vec4 v0000011894348540_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000011894348540_0;
    %load/vec4 v00000118943484a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000118943484a0_0;
    %ix/getv 4, v0000011894348540_0;
    %shiftl 4;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000118943484a0_0;
    %ix/getv 4, v0000011894348540_0;
    %shiftr 4;
    %assign/vec4 v0000011894347e60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000118943a1c20;
T_7 ;
    %wait E_000001189431ee30;
    %load/vec4 v0000011894347320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000011894348900_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000011894348720, 4;
    %assign/vec4 v0000011894346ec0_0, 0;
T_7.0 ;
    %load/vec4 v00000118943473c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000011894348d60_0;
    %ix/getv 3, v0000011894348900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894348720, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000118943a1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011894348cc0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000011894348cc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011894348cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894348720, 0, 4;
    %load/vec4 v0000011894348cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011894348cc0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011894348720, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000118943a1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011894348cc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000011894348cc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000011894348cc0_0;
    %load/vec4a v0000011894348720, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000011894348cc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000011894348cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011894348cc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000118942b3560;
T_10 ;
    %wait E_000001189431e9b0;
    %load/vec4 v000001189434d350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001189434dd50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001189434dd50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001189434dd50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000011894308500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001189434e750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001189434ea70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000011894308500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001189434e750_0;
    %inv;
    %assign/vec4 v000001189434e750_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000011894308500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001189434ea70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001189434ea70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001189434e930_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
