<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="utf-8" />
        <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
        <title>Usman Siddique's Personal Webpage</title>
        <meta name="viewport" content="width=device-width, initial-scale=1" />
        <link rel="stylesheet" href="css/lit_adapted.css" />
    </head>

    <body class="c">
        <!-- profile picture -->
        <div class="2 col card">
            <img id="face_image" src="images/profile_picture_1x1.jpg" />
        </div>

        <div class="2 col card">
            <!-- Full name and position -->
            <h1 class="add_margin_bottom_negative">Usman Siddique</h1>
            <h3 class="add_margin_bottom_positive">Computer Engineer</h3>
            <!-- current workplace name and link -->
            <h4>
                <a href="https://www.ziti.uni-heidelberg.de/ziti/en/" target="_blank">Heidelberg University (ZITI)</a>
            </h4>
            <!-- current workplace address -->
            <h5 class="add_margin_bottom_negative">Im Neuenheimer Feld 368, Heidelberg University</h5>
            <!-- city, country -->
            <h5 class="add_margin_bottom_positive">Heidelberg, Germany</h5>
            <!-- email address -->
            <h6 class="add_margin_bottom_positive">usman (dot) siddique (at) ziti (dot) uni-heidelberg (dot) de</h6>
            <!-- twitter handle -->
            <a href="https://twitter.com/usman_s1515" target="_blank"
                ><img src="images/twitter.png" alt="Twitter Account" class="image_small_size"
            /></a>
            <!-- linkedin handle -->
            <a href="https://www.linkedin.com/in/usmansiddique1515/" target="_blank"
                ><img src="images/linked_in.png" alt="LinkedIn Account" class="image_small_size"
            /></a>
            <!-- research gate handle -->
            <!-- <a href="https://www.researchgate.net/profile/Charlotte-Frenkel" target="_blank"
                ><img
                    src="images/researchgate.png"
                    alt="ResearchGate Account"
                    class="image_small_size"
            /></a> -->
            <!-- github account -->
            <a href="https://github.com/usman1515" target="_blank"><img src="images/github.png" alt="Github Account" class="image_small_size" /></a>
            <!-- google scholar -->
            <!-- <a href="https://scholar.google.com/citations?user=Lf6_Zl0AAAAJ&hl=en" target="_blank"
                ><img
                    src="images/google_scholar.png"
                    alt="Google Scholar Account"
                    class="image_small_size"
            /></a> -->
        </div>

        <!-- CV sections -->
        <div class="row card">
            <div class="col">
                <a href="#section_work_experience"><h4 class="btn_menu">Work Experience</h4></a>
            </div>
            <div class="col">
                <a href="#section_education"><h4 class="btn_menu">Education</h4></a>
            </div>
            <div class="col">
                <a href="#section_projects"><h4 class="btn_menu">Projects</h4></a>
            </div>
            <!-- <div class="col">
                <a href="#section_publications"><h4 class="btn_menu">Publications</h4></a>
            </div> -->
            <div class="col">
                <a href="#section_skills"><h4 class="btn_menu">Skills</h4></a>
            </div>
            <div class="col">
                <a href="#section_certifications"><h4 class="btn_menu">Certifications</h4></a>
            </div>
            <div class="col">
                <a href="#section_hobbies"><h4 class="btn_menu">Hobbies</h4></a>
            </div>
        </div>

        <!-- Introduction paragraph -->
        <div class="card">
            <p style="text-align: justify">
                An inquisitive <span class="text_italic">Computer Engineer</span> with a passion for developing innovative and novel computing
                technologies catered towards the semiconductor industry. <span class="text_italic">Dedicated </span>, and enthusiastic, and thorough
                engineer with experience in <span class="text_italic">conducting projects</span> and meeting deadlines. An articulate and
                <span class="text_italic">confident presenter</span> capable of explaining complex topics in simplified terms to all audiences.
                Committed <span class="text_italic">team member</span> with <span class="text_italic">strong problem-solving</span>, managerial and
                organizational skills acquired through professional and academic experience and collaborative voluntary work. Capable of
                <span class="text_italic">organizing events</span> at different scales for a variety of audiences. Proficient in a considerable
                <span class="text_italic">number of tools and technologies</span> associated with the semiconductor industry.
            </p>
            My Research Areas of Interest include:
            <ul>
                <li>Digital Design</li>
                <li>FPGAs</li>
                <li>MicroControllers and MicroProcessors</li>
                <li>Embedded Systems</li>
            </ul>
        </div>

        <!-- Work Experience section -->
        <div class="card" id="section_work_experience">
            <h3>Work Experience</h3>
            <!-- 9. Heidelberg Univesity -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">Lab Technician:</span>
                        <a class="text_bold" href="https://www.ziti.uni-heidelberg.de/ziti/en/institute/research/ag-nct" target="_blank">NCT Group</a
                        >, <a class="text_bold" href="https://www.ziti.uni-heidelberg.de/ziti/en/" target="_blank">ZITI</a>,
                        <a class="text_bold" href="https://www.uni-heidelberg.de/en" target="_blank">Heidelberg University, Germany</a>
                        <span class="hfill">Oct 2023 — Present</span>
                    </h5>
                    <ul>
                        <li>Working at the Novel Computing Technologies Group (NCT) at the Institute of Computer Engineering (ZITI).</li>
                    </ul>
                </li>
            </ul>
            <!-- 8. ICTP -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">Research Intern:</span>
                        <a class="text_bold" href="https://indico.ictp.it/event/10225" target="_blank">SMR 3891 - School on SoC Based FPGAs</a>,
                        <a class="text_bold" href="https://www.ictp.it/" target="_blank">ICTP, Trieste, Italy</a>
                        <span class="hfill">Nov 2023</span>
                    </h5>
                    <ul>
                        <li>
                            Participated in the two-week joint ICTP-IAEA School on Systems-on-Chip Based on FPGA for Scientific Instrumentation and
                            Reconfigurable Computing (SMR 3891) focusing on FPGA-based SoCs and their applications within scientific instrumentation
                            and reconfigurable computing, with a specific emphasis on nuclear and particle physics experiments.
                        </li>
                        <li>Acquired hands-on expertise in SoC architecture, hardware/software interface, VHDL for FPGA design, and embedded C.</li>
                        <li>
                            Successfully completed a project involving the development of embedded instruments for nuclear applications and particle
                            physics experiments.
                        </li>
                        <li>Gained proficiency in real-time data acquisition, detector signal processing, and event reconstruction.</li>
                        <li>Explored FPGA's role in accelerating AI algorithms and its application in high-performance computing architectures.</li>
                        <li>
                            Engaged in tutorials and activities, fostering familiarity with professional software design tools and hardware platforms.
                        </li>
                    </ul>
                </li>
            </ul>
            <!-- 7. Rapid Silicon - Embedded Engineer -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">Embedded Software Engineer:</span>
                        <a class="text_bold" href="https://rapidsilicon.com/" target="_blank">RapidSilicon</a>,
                        <a class="text_bold" target="_blank">Lahore, Pakistan</a>
                        <span class="hfill">Feb 2023 — Aug 2023</span>
                    </h5>
                    <ul>
                        <li>
                            Designed a testing infrastructure in python using pytest to automate SoC prototype test cases making regression and
                            testing much more straightforward.
                        </li>
                        <li>
                            Setup and ran various testcases for BootROM, flash, SRAM and other IPs for multiple versions of the SoC prototype on an
                            FPGA.
                        </li>
                        <li>Underwent basic training and learned various on how to write embedded software.</li>
                    </ul>
                </li>
            </ul>
            <!-- 6. Google Summer of Code -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">Contributor:</span>
                        <a class="text_bold" href="https://summerofcode.withgoogle.com/programs/2022/projects/hUU6NiA5" target="_blank"
                            >OpenTCAM, Google Summer of Code</a
                        >
                        <span class="hfill">Jun 2022 — Nov 2022</span>
                    </h5>
                    <ul>
                        <li>Development of a Python compiler for a resource efficient SRAM based TCAM memory.</li>
                    </ul>
                </li>
            </ul>
            <!-- 5. Rapid Silicon - Verification Engineer -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">Associate Design Verification Engineer:</span>
                        <a class="text_bold" href="https://rapidsilicon.com/" target="_blank">RapidSilicon</a>,
                        <a class="text_bold" target="_blank">Lahore, Pakistan</a>
                        <span class="hfill">Dec 2021 — Jan 2023</span>
                    </h5>
                    <ul>
                        <li><span class="text_bold">Developed the GPIO PADs and GPIO Controller Verification IP</span></li>
                        <ul>
                            <li>Developed from scratch to verify GPIO functionality and IO-Muxing.</li>
                            <li>Worked on the integration and development of a GPIO PADs VIP of an FPGA-based SoC.</li>
                            <li>Completed code and functional coverage closure.</li>
                        </ul>
                        <li><span class="text_bold">Additional Tasks</span></li>
                        <ul>
                            <li>Wrote Python script to generate exclusion reports and files using coverage reports.</li>
                            <li>Did regression reporting and coverage status for various IP blocks.</li>
                            <li>Wrote exclusion file for GPIO and QSPI IP blocks.</li>
                        </ul>
                        <li><span class="text_bold">Designed a SystemVerilog UVM environment</span></li>
                        <ul>
                            <li>At the unit level for a GPIO PAD IP.</li>
                        </ul>
                        <li><span class="text_bold">Training</span></li>
                        <ul>
                            <li>Hands-on training of "SystemVerilog Accelerated Verification with UVM" from Cadence training.</li>
                            <li>Hands-on training of "SystemVerilog for Design and Verification" from Cadence training.</li>
                        </ul>
                    </ul>
                </li>
            </ul>
            <!-- 4. Lampro Mellon - Design Verification Engineer -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">Associate Design Verification Engineer:</span>
                        <a class="text_bold" href="http://lampromellon.com/" target="_blank">Lampro Mellon</a>,
                        <a class="text_bold" target="_blank">Lahore, Pakistan</a>
                        <span class="hfill">Oct 2020 — Nov 2021</span>
                    </h5>
                    <ul>
                        <li><span class="text_bold">Onboarding of APB UART IP and Verification IP (VIP) with Block-PIO-SiFive</span></li>
                        <ul>
                            <li>Hands-on training of FOSS IP onboarding tools provided by SiFive.</li>
                            <li>Flow flush of Block-Pio-SiFive pre-onboarded flow.</li>
                            <li>Writing a test plan for the APB UART IP functionality testing.</li>
                            <li>Creating and simulating C tests for onboarded in-house UART.</li>
                            <li>Generate coverage using loopback verification IP (VIP) via C tests.</li>
                        </ul>
                        <li><span class="text_bold">Linting and Clock Domain Crossing (CDC)</span></li>
                        <ul>
                            <li>Hands-on learning of STA, Linting, and Clock Domain Crossing (CDC).</li>
                            <li>Understanding simulation flow of Synopsys SpyGlass.</li>
                            <li>Static verification including linting and Clock Domain Crossing (CDC) checks of:</li>
                            <ul>
                                <li>in-house FIFOs</li>
                                <li>in-house UART</li>
                                <li>in-house UART integrated into RocketChip SoC</li>
                            </ul>
                        </ul>
                        <li><span class="text_bold">Designed a verification plan for all possible test case scenarios for an I2S IP.</span></li>
                        <li>
                            <span class="text_bold">IP Onboarding Automation:</span>
                            <ul>
                                <li>
                                    Designed a Python-based parser for reading the XML file specifications of various IPs including clocks, resets,
                                    ports, bus-interface/s, interrupt/s, memory map; update their value and generate an updated XML and JSON configs.
                                </li>
                                <li>The parser can also be used to generate a top wrapper for any IP in Verilog and SystemVerilog.</li>
                            </ul>
                        </li>
                    </ul>
                </li>
            </ul>
            <!-- 3. Lampro Mellon - SoC Trainee Engineer -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">SoC Trainee Engineer:</span>
                        <a class="text_bold" href="http://lampromellon.com/" target="_blank">Lampro Mellon</a>,
                        <a class="text_bold" target="_blank">Lahore, Pakistan</a>
                        <span class="hfill">Jan 2020 — Oct 2020</span>
                    </h5>
                    <ul>
                        <li><span class="text_bold">Received a 100% scholarship for the Lampro Mellon Michanikos program.</span></li>
                        <li>
                            <span class="text_bold">Learned various concepts overt the training such as:</span>
                            <ul>
                                <li>Verilog</li>
                                <li>System Verilog</li>
                                <li>Layered test benches using System Verilog</li>
                                <li>Familiarity with RISC-V ISA</li>
                            </ul>
                        </li>
                        <li>
                            <span class="text_bold">Worked on various projects including:</span>
                            <ul>
                                <li>Design of an 8-bit 10x10 matrix multiplier via an FSMD approach in SystemVerilog using Vedic multiplication.</li>
                                <li>Design of a single cycle RISC-V processor in Verilog.</li>
                                <li>Design of a 5-stage RISC-V processor in System Verilog.</li>
                                <li>Design of a layered testbench for the verification of the AHB-Lite Master module.</li>
                                <li>Verification of SweRV-EH1 core using Google DV and RISC-V environment.</li>
                                <li>Design of AMBA based AHB to APB bridge.</li>
                            </ul>
                        </li>
                    </ul>
                </li>
            </ul>
            <!-- 2. Anzen Pvt Ltd -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">Embedded Design Engineer:</span>
                        <a class="text_bold" href="https://pk.linkedin.com/company/anzenpakistan" target="_blank">Anzen Pvt Ltd</a>,
                        <a class="text_bold" target="_blank">Islamabad, Pakistan</a>
                        <span class="hfill">Aug 2019 — Dec 2019</span>
                    </h5>
                    <ul>
                        <li>
                            <span class="text_bold"
                                >Worked on the design and development of IoT based products for the consumer market including:</span
                            >
                            <ul>
                                <li>
                                    Designed a 3-switch module that can be fitted in a wall socket and can be used to control a total of 3 AC lights
                                    or fans.
                                </li>
                                <li>Improved upon an existing design of a single switch module for high-powered loads e.g., Air conditioner.</li>
                                <li>
                                    Worked on design and development of a smart geyser thermostat module that can control a geyser via mobile app and
                                    indoor control unit.
                                </li>
                            </ul>
                        </li>
                    </ul>
                </li>
            </ul>
            <!-- 1. AKSA-SDS -->
            <ul>
                <li>
                    <h5>
                        <span class="text_bold">Embedded Systems Engineer (Internee):</span>
                        <a class="text_bold" href="https://www.aksa-sds.com/" target="_blank">AKSA-SDS</a>,
                        <a class="text_bold" target="_blank">Islamabad, Pakistan</a>
                        <span class="hfill">May 2019 — July 2019</span>
                    </h5>
                    <ul>
                        <li>
                            <span class="text_bold">Learned and implemented various concepts including:</span>
                            <ul>
                                <li>Used Arduino and Nextion TFT Touch panels to design an interactive heads-up display.</li>
                                <li>Learned how to use Altium Designer and implemented design and PCB changes in various schematics.</li>
                                <li>Designed an IO shield for the ESP32 MCU using Altium Designer.</li>
                            </ul>
                        </li>
                    </ul>
                </li>
            </ul>
        </div>

        <!-- Education section -->
        <div class="card" id="section_education">
            <h3>Education</h3>
            <ul>
                <li>
                    <span class="text_bold"> B.Sc.:</span>
                    <a class="text_bold" href="http://isb.nu.edu.pk/" target="_blank"
                        >National Univeristy of Computer and Emerging Sciences (FAST-NUCES)</a
                    >
                    <span class="hfill">2014–2018</span>
                </li>
            </ul>
        </div>

        <!-- ! base - everything above this -->
    </body>
</html>
