-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond461_i_reg_2605 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond461_i_reg_2605_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2614 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2614_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_2533 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal or_cond_i_reg_2637 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2637_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_2_reg_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_541_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_s_fu_553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_2491 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_558_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_2496 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg466_i_fu_563_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg466_i_reg_2501 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_reg_2508 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_578_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_2513 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_2_fu_589_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_2_reg_2520 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_fu_600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_2528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_4_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond462_i_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2543 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_0_1_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_0_1_reg_2547 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_2551 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_fu_841_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_reg_2564 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_0_1_fu_857_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_0_1_reg_2569 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_0_2_fu_873_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_0_2_reg_2574 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_0_0_not_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_0_0_not_reg_2579 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_24_fu_890_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_reg_2584 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_898_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_reg_2591 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_906_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_2598 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond461_i_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op226_read_state7 : BOOLEAN;
    signal ap_predicate_op238_read_state7 : BOOLEAN;
    signal ap_predicate_op268_read_state7 : BOOLEAN;
    signal ap_predicate_op280_read_state7 : BOOLEAN;
    signal ap_predicate_op307_read_state7 : BOOLEAN;
    signal ap_predicate_op316_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond461_i_reg_2605_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_915_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1008_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_2618 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2624 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2624_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2637_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2637_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2641 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_45_fu_1042_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_reg_2647 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_2660 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2666 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_addr_reg_2672 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2678 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2684 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2690 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2696 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2702 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_6_fu_1177_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_2708 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1195_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_2715 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1213_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_2722 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1342_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_2728 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1360_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_2735 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1378_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_2742 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1489_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_2748 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1507_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1525_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_2762 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_2768 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_1678_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_2774 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_reg_2779 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_1_reg_2784 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_fu_1840_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_reg_2790 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_reg_2795 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_reg_2800 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_2002_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_reg_2806 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_reg_2811 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state7 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_508 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_519 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_26_fu_1030_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1084_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1102_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1441_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1120_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1249_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1267_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1405_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_573_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_584_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_611_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_13_fu_644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_650_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_683_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i498_i_fu_689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_1_fu_707_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_0_1_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_738_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_1_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i498_i_0_1_fu_752_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_2_fu_770_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_0_2_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_801_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_2_fu_809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i498_i_0_2_fu_815_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_fu_702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i497_i_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i498_i_0_p_assig_fu_833_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_148_0_1_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_1_fu_765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i497_i_0_1_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i498_i_0_1_p_ass_fu_849_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_148_0_2_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_2_fu_828_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i497_i_0_2_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i498_i_0_2_p_ass_fu_865_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_fu_886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_0_1_fu_894_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_0_2_fu_902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_921_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_968_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_976_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_fu_982_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_995_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_p_assign_2_fu_1000_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_2_fu_1026_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_1073_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1091_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1109_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1166_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1184_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1202_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_1238_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_1256_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1274_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1331_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_1349_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_1367_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_1394_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1412_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1430_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_1478_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_1496_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1514_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_155_0_0_2_cast_fu_1545_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_0_cast_fu_1541_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_0_0_2_fu_1548_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1558_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_1566_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_0_1_fu_1570_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_0_1_2_fu_1588_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_2_cast_fu_1604_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_0_2_fu_1608_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_155_0_2_cast_fu_1614_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_155_0_1_cast_fu_1576_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_155_0_2_2_cast_c_fu_1622_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_0_0_2_cast_cas_fu_1554_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp23_fu_1631_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_155_0_1_cast_57_fu_1595_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp23_cast_fu_1637_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp21_fu_1625_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp22_fu_1641_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1647_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_fu_1584_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_1580_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1618_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1599_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp26_fu_1667_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp24_fu_1661_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp25_fu_1672_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_155_1_0_2_cast_fu_1707_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_0_cast_fu_1703_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_1_0_2_fu_1710_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_1720_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_1728_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_1_1_fu_1732_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_1_1_2_fu_1750_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_2_cast_fu_1766_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_1_2_fu_1770_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_155_1_2_cast_fu_1776_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_155_1_1_cast_fu_1738_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_155_1_2_2_cast_c_fu_1784_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_1_0_2_cast_cas_fu_1716_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp31_fu_1793_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_155_1_1_cast_58_fu_1757_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp31_cast_fu_1799_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp29_fu_1787_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp30_fu_1803_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_fu_1809_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_65_fu_1746_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1742_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_1780_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1761_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp34_fu_1829_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp32_fu_1823_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp33_fu_1834_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_155_2_0_2_cast_fu_1869_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_213_0_cast_fu_1865_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_2_0_2_fu_1872_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_1882_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_1890_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_2_1_fu_1894_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_2_1_2_fu_1912_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_213_2_cast_fu_1928_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_2_2_fu_1932_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_155_2_2_cast_fu_1938_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_155_2_1_cast_fu_1900_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_155_2_2_2_cast_c_fu_1946_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_2_0_2_cast_cas_fu_1878_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp39_fu_1955_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_155_2_1_cast_59_fu_1919_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp39_cast_fu_1961_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp37_fu_1949_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp38_fu_1965_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_6_fu_1971_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_fu_1908_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1904_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_1942_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_1923_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp42_fu_1991_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp40_fu_1985_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp41_fu_1996_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_2142_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i1_fu_2168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i1_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i30_cast_fu_2179_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i2_fu_2205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i2_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i39_cast_fu_2216_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_186 : BOOLEAN;
    signal ap_enable_state6_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_217 : BOOLEAN;
    signal ap_enable_state7_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op231_store_state7 : BOOLEAN;
    signal ap_enable_operation_231 : BOOLEAN;
    signal ap_predicate_op239_store_state7 : BOOLEAN;
    signal ap_enable_operation_239 : BOOLEAN;
    signal ap_enable_operation_189 : BOOLEAN;
    signal ap_enable_operation_220 : BOOLEAN;
    signal ap_predicate_op229_store_state7 : BOOLEAN;
    signal ap_enable_operation_229 : BOOLEAN;
    signal ap_predicate_op237_store_state7 : BOOLEAN;
    signal ap_enable_operation_237 : BOOLEAN;
    signal ap_predicate_op191_load_state6 : BOOLEAN;
    signal ap_enable_operation_191 : BOOLEAN;
    signal ap_predicate_op223_load_state7 : BOOLEAN;
    signal ap_enable_operation_223 : BOOLEAN;
    signal ap_predicate_op227_store_state7 : BOOLEAN;
    signal ap_enable_operation_227 : BOOLEAN;
    signal ap_predicate_op236_store_state7 : BOOLEAN;
    signal ap_enable_operation_236 : BOOLEAN;
    signal ap_enable_operation_193 : BOOLEAN;
    signal ap_enable_operation_259 : BOOLEAN;
    signal ap_predicate_op273_store_state7 : BOOLEAN;
    signal ap_enable_operation_273 : BOOLEAN;
    signal ap_predicate_op281_store_state7 : BOOLEAN;
    signal ap_enable_operation_281 : BOOLEAN;
    signal ap_enable_operation_195 : BOOLEAN;
    signal ap_enable_operation_262 : BOOLEAN;
    signal ap_predicate_op271_store_state7 : BOOLEAN;
    signal ap_enable_operation_271 : BOOLEAN;
    signal ap_predicate_op279_store_state7 : BOOLEAN;
    signal ap_enable_operation_279 : BOOLEAN;
    signal ap_predicate_op197_load_state6 : BOOLEAN;
    signal ap_enable_operation_197 : BOOLEAN;
    signal ap_predicate_op265_load_state7 : BOOLEAN;
    signal ap_enable_operation_265 : BOOLEAN;
    signal ap_predicate_op269_store_state7 : BOOLEAN;
    signal ap_enable_operation_269 : BOOLEAN;
    signal ap_predicate_op278_store_state7 : BOOLEAN;
    signal ap_enable_operation_278 : BOOLEAN;
    signal ap_enable_operation_199 : BOOLEAN;
    signal ap_enable_operation_298 : BOOLEAN;
    signal ap_predicate_op312_store_state7 : BOOLEAN;
    signal ap_enable_operation_312 : BOOLEAN;
    signal ap_predicate_op317_store_state7 : BOOLEAN;
    signal ap_enable_operation_317 : BOOLEAN;
    signal ap_enable_operation_201 : BOOLEAN;
    signal ap_enable_operation_301 : BOOLEAN;
    signal ap_predicate_op310_store_state7 : BOOLEAN;
    signal ap_enable_operation_310 : BOOLEAN;
    signal ap_predicate_op315_store_state7 : BOOLEAN;
    signal ap_enable_operation_315 : BOOLEAN;
    signal ap_predicate_op203_load_state6 : BOOLEAN;
    signal ap_enable_operation_203 : BOOLEAN;
    signal ap_predicate_op304_load_state7 : BOOLEAN;
    signal ap_enable_operation_304 : BOOLEAN;
    signal ap_predicate_op308_store_state7 : BOOLEAN;
    signal ap_enable_operation_308 : BOOLEAN;
    signal ap_predicate_op314_store_state7 : BOOLEAN;
    signal ap_enable_operation_314 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1657 : BOOLEAN;

    component hls_sobel_mux_32_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_address1,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_address1,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_address1,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_address1,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_address1,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_address1,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    hls_sobel_mux_32_kbM_U21 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_226,
        din1 => right_border_buf_0_1_fu_230,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_27_fu_1073_p5);

    hls_sobel_mux_32_kbM_U22 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_238,
        din1 => right_border_buf_0_3_fu_242,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_28_fu_1091_p5);

    hls_sobel_mux_32_kbM_U23 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_250,
        din1 => right_border_buf_0_5_fu_254,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_29_fu_1109_p5);

    hls_sobel_mux_32_kbM_U24 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1084_p3,
        din1 => col_buf_0_val_1_0_fu_1102_p3,
        din2 => col_buf_0_val_2_0_fu_1120_p3,
        din3 => tmp_24_reg_2584,
        dout => tmp_30_fu_1166_p5);

    hls_sobel_mux_32_kbM_U25 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1084_p3,
        din1 => col_buf_0_val_1_0_fu_1102_p3,
        din2 => col_buf_0_val_2_0_fu_1120_p3,
        din3 => tmp_33_reg_2591,
        dout => tmp_31_fu_1184_p5);

    hls_sobel_mux_32_kbM_U26 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1084_p3,
        din1 => col_buf_0_val_1_0_fu_1102_p3,
        din2 => col_buf_0_val_2_0_fu_1120_p3,
        din3 => tmp_34_reg_2598,
        dout => tmp_32_fu_1202_p5);

    hls_sobel_mux_32_kbM_U27 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_262,
        din1 => right_border_buf_1_1_fu_266,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_39_fu_1238_p5);

    hls_sobel_mux_32_kbM_U28 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_274,
        din1 => right_border_buf_1_3_fu_278,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_40_fu_1256_p5);

    hls_sobel_mux_32_kbM_U29 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_286,
        din1 => right_border_buf_1_5_fu_290,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_41_fu_1274_p5);

    hls_sobel_mux_32_kbM_U30 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1249_p3,
        din1 => col_buf_1_val_1_0_fu_1267_p3,
        din2 => col_buf_1_val_2_0_fu_1285_p3,
        din3 => tmp_24_reg_2584,
        dout => tmp_42_fu_1331_p5);

    hls_sobel_mux_32_kbM_U31 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1249_p3,
        din1 => col_buf_1_val_1_0_fu_1267_p3,
        din2 => col_buf_1_val_2_0_fu_1285_p3,
        din3 => tmp_33_reg_2591,
        dout => tmp_43_fu_1349_p5);

    hls_sobel_mux_32_kbM_U32 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1249_p3,
        din1 => col_buf_1_val_1_0_fu_1267_p3,
        din2 => col_buf_1_val_2_0_fu_1285_p3,
        din3 => tmp_34_reg_2598,
        dout => tmp_44_fu_1367_p5);

    hls_sobel_mux_32_kbM_U33 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_294,
        din1 => right_border_buf_2_4_fu_282,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_51_fu_1394_p5);

    hls_sobel_mux_32_kbM_U34 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_270,
        din1 => right_border_buf_2_2_fu_258,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_52_fu_1412_p5);

    hls_sobel_mux_32_kbM_U35 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_246,
        din1 => right_border_buf_2_s_fu_234,
        din2 => ap_const_lv8_0,
        din3 => tmp_45_reg_2647,
        dout => tmp_53_fu_1430_p5);

    hls_sobel_mux_32_kbM_U36 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1405_p3,
        din1 => col_buf_2_val_1_0_fu_1423_p3,
        din2 => col_buf_2_val_2_0_fu_1441_p3,
        din3 => tmp_24_reg_2584,
        dout => tmp_54_fu_1478_p5);

    hls_sobel_mux_32_kbM_U37 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1405_p3,
        din1 => col_buf_2_val_1_0_fu_1423_p3,
        din2 => col_buf_2_val_2_0_fu_1441_p3,
        din3 => tmp_33_reg_2591,
        dout => tmp_55_fu_1496_p5);

    hls_sobel_mux_32_kbM_U38 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1405_p3,
        din1 => col_buf_2_val_1_0_fu_1423_p3,
        din2 => col_buf_2_val_2_0_fu_1441_p3,
        din3 => tmp_34_reg_2598,
        dout => tmp_56_fu_1514_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond461_i_fu_910_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state7)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_910_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_2_reg_530 <= j_V_fu_915_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                t_V_2_reg_530 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t_V_reg_519 <= i_V_reg_2528;
            elsif (((tmp_7_fu_547_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_519 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_5_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_5_reg_508 <= ap_const_lv2_0;
            elsif (((tmp_7_fu_547_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_5_reg_508 <= tmp_6_fu_541_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_910_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_2624 <= brmerge_fu_1016_p2;
                or_cond_i_i_reg_2614 <= or_cond_i_i_fu_962_p2;
                or_cond_i_reg_2637 <= or_cond_i_fu_1021_p2;
                x_reg_2618 <= x_fu_1008_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_2624_pp0_iter1_reg <= brmerge_reg_2624;
                exitcond461_i_reg_2605 <= exitcond461_i_fu_910_p2;
                exitcond461_i_reg_2605_pp0_iter1_reg <= exitcond461_i_reg_2605;
                or_cond_i_i_reg_2614_pp0_iter1_reg <= or_cond_i_i_reg_2614;
                or_cond_i_reg_2637_pp0_iter1_reg <= or_cond_i_reg_2637;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond461_i_reg_2605_pp0_iter2_reg <= exitcond461_i_reg_2605_pp0_iter1_reg;
                or_cond_i_reg_2637_pp0_iter2_reg <= or_cond_i_reg_2637_pp0_iter1_reg;
                or_cond_i_reg_2637_pp0_iter3_reg <= or_cond_i_reg_2637_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2528 <= i_V_fu_600_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond462_i_fu_595_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2538 <= icmp_fu_621_p2;
                tmp_113_0_1_reg_2547 <= tmp_113_0_1_fu_633_p2;
                tmp_11_reg_2543 <= tmp_11_fu_627_p2;
                tmp_12_reg_2551 <= tmp_12_fu_639_p2;
                tmp_4_reg_2533 <= tmp_4_fu_606_p2;
                y_0_1_reg_2569 <= y_0_1_fu_857_p3;
                y_0_2_reg_2574 <= y_0_2_fu_873_p3;
                y_reg_2564 <= y_fu_841_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_reg_2605 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_buf_0_val_3_addr_reg_2641 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2660 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2666 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2672 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2678 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2684 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2690 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2696 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2702 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
                tmp_45_reg_2647 <= tmp_45_fu_1042_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2637_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_1_reg_2784 <= p_Val2_3_fu_1809_p2(10 downto 10);
                p_Result_2_reg_2800 <= p_Val2_6_fu_1971_p2(10 downto 10);
                p_Result_s_reg_2768 <= p_Val2_s_fu_1647_p2(10 downto 10);
                p_Val2_1_reg_2774 <= p_Val2_1_fu_1678_p2;
                p_Val2_4_reg_2790 <= p_Val2_4_fu_1840_p2;
                p_Val2_7_reg_2806 <= p_Val2_7_fu_2002_p2;
                tmp_37_reg_2779 <= p_Val2_s_fu_1647_p2(10 downto 8);
                tmp_49_reg_2795 <= p_Val2_3_fu_1809_p2(10 downto 8);
                tmp_59_reg_2811 <= p_Val2_6_fu_1971_p2(10 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_fu_547_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                p_neg466_i_reg_2501 <= p_neg466_i_fu_563_p2;
                tmp_1_reg_2496 <= tmp_1_fu_558_p2;
                    tmp_65_2_reg_2520(31 downto 1) <= tmp_65_2_fu_589_p2(31 downto 1);
                tmp_8_reg_2508 <= tmp_8_fu_568_p2;
                    tmp_9_reg_2513(31 downto 1) <= tmp_9_fu_578_p2(31 downto 1);
                tmp_s_reg_2491 <= tmp_s_fu_553_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                right_border_buf_0_1_fu_230 <= right_border_buf_0_s_fu_226;
                right_border_buf_0_2_fu_238 <= col_buf_0_val_1_0_fu_1102_p3;
                right_border_buf_0_3_fu_242 <= right_border_buf_0_2_fu_238;
                right_border_buf_0_4_fu_250 <= col_buf_0_val_2_0_fu_1120_p3;
                right_border_buf_0_5_fu_254 <= right_border_buf_0_4_fu_250;
                right_border_buf_0_s_fu_226 <= col_buf_0_val_0_0_fu_1084_p3;
                right_border_buf_1_1_fu_266 <= right_border_buf_1_s_fu_262;
                right_border_buf_1_2_fu_274 <= col_buf_1_val_1_0_fu_1267_p3;
                right_border_buf_1_3_fu_278 <= right_border_buf_1_2_fu_274;
                right_border_buf_1_4_fu_286 <= col_buf_1_val_2_0_fu_1285_p3;
                right_border_buf_1_5_fu_290 <= right_border_buf_1_4_fu_286;
                right_border_buf_1_s_fu_262 <= col_buf_1_val_0_0_fu_1249_p3;
                right_border_buf_2_1_fu_246 <= col_buf_2_val_2_0_fu_1441_p3;
                right_border_buf_2_2_fu_258 <= right_border_buf_2_3_fu_270;
                right_border_buf_2_3_fu_270 <= col_buf_2_val_1_0_fu_1423_p3;
                right_border_buf_2_4_fu_282 <= right_border_buf_2_5_fu_294;
                right_border_buf_2_5_fu_294 <= col_buf_2_val_0_0_fu_1405_p3;
                right_border_buf_2_s_fu_234 <= right_border_buf_2_1_fu_246;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_reg_2605_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                src_kernel_win_0_va_1_fu_158 <= src_kernel_win_0_va_fu_154;
                src_kernel_win_0_va_2_fu_162 <= src_kernel_win_0_va_7_reg_2715;
                src_kernel_win_0_va_3_fu_166 <= src_kernel_win_0_va_2_fu_162;
                src_kernel_win_0_va_4_fu_170 <= src_kernel_win_0_va_8_reg_2722;
                src_kernel_win_0_va_5_fu_174 <= src_kernel_win_0_va_4_fu_170;
                src_kernel_win_0_va_fu_154 <= src_kernel_win_0_va_6_reg_2708;
                src_kernel_win_1_va_1_fu_182 <= src_kernel_win_1_va_fu_178;
                src_kernel_win_1_va_2_fu_186 <= src_kernel_win_1_va_7_reg_2735;
                src_kernel_win_1_va_3_fu_190 <= src_kernel_win_1_va_2_fu_186;
                src_kernel_win_1_va_4_fu_194 <= src_kernel_win_1_va_8_reg_2742;
                src_kernel_win_1_va_5_fu_198 <= src_kernel_win_1_va_4_fu_194;
                src_kernel_win_1_va_fu_178 <= src_kernel_win_1_va_6_reg_2728;
                src_kernel_win_2_va_1_fu_206 <= src_kernel_win_2_va_fu_202;
                src_kernel_win_2_va_2_fu_210 <= src_kernel_win_2_va_10_reg_2755;
                src_kernel_win_2_va_3_fu_214 <= src_kernel_win_2_va_2_fu_210;
                src_kernel_win_2_va_4_fu_218 <= src_kernel_win_2_va_11_reg_2762;
                src_kernel_win_2_va_5_fu_222 <= src_kernel_win_2_va_4_fu_218;
                src_kernel_win_2_va_fu_202 <= src_kernel_win_2_va_9_reg_2748;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_6_reg_2708 <= src_kernel_win_0_va_6_fu_1177_p3;
                src_kernel_win_0_va_7_reg_2715 <= src_kernel_win_0_va_7_fu_1195_p3;
                src_kernel_win_0_va_8_reg_2722 <= src_kernel_win_0_va_8_fu_1213_p3;
                src_kernel_win_1_va_6_reg_2728 <= src_kernel_win_1_va_6_fu_1342_p3;
                src_kernel_win_1_va_7_reg_2735 <= src_kernel_win_1_va_7_fu_1360_p3;
                src_kernel_win_1_va_8_reg_2742 <= src_kernel_win_1_va_8_fu_1378_p3;
                src_kernel_win_2_va_10_reg_2755 <= src_kernel_win_2_va_10_fu_1507_p3;
                src_kernel_win_2_va_11_reg_2762 <= src_kernel_win_2_va_11_fu_1525_p3;
                src_kernel_win_2_va_9_reg_2748 <= src_kernel_win_2_va_9_fu_1489_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_24_reg_2584 <= tmp_24_fu_890_p1;
                tmp_33_reg_2591 <= tmp_33_fu_898_p1;
                tmp_34_reg_2598 <= tmp_34_fu_906_p1;
                tmp_69_0_0_not_reg_2579 <= tmp_69_0_0_not_fu_881_p2;
            end if;
        end if;
    end process;
    tmp_9_reg_2513(0) <= '0';
    tmp_65_2_reg_2520(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_CS_fsm_state2, tmp_7_fu_547_p2, ap_CS_fsm_state3, exitcond462_i_fu_595_p2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_7_fu_547_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond462_i_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ImagLoc_x_fu_937_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_2_reg_530));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg, ap_predicate_op226_read_state7, ap_predicate_op238_read_state7, ap_predicate_op268_read_state7, ap_predicate_op280_read_state7, ap_predicate_op307_read_state7, ap_predicate_op316_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op316_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op307_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op280_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op268_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op238_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op226_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg, ap_predicate_op226_read_state7, ap_predicate_op238_read_state7, ap_predicate_op268_read_state7, ap_predicate_op280_read_state7, ap_predicate_op307_read_state7, ap_predicate_op316_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op316_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op307_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op280_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op268_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op238_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op226_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg, ap_predicate_op226_read_state7, ap_predicate_op238_read_state7, ap_predicate_op268_read_state7, ap_predicate_op280_read_state7, ap_predicate_op307_read_state7, ap_predicate_op316_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op316_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op307_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op280_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op268_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op238_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op226_read_state7 = ap_const_boolean_1)))));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op226_read_state7, ap_predicate_op238_read_state7, ap_predicate_op268_read_state7, ap_predicate_op280_read_state7, ap_predicate_op307_read_state7, ap_predicate_op316_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op316_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op307_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op280_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op268_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op238_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op226_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter4_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_2637_pp0_iter3_reg)
    begin
                ap_block_state9_pp0_stage0_iter4 <= (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1657_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg)
    begin
                ap_condition_1657 <= ((or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter2_state7_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, exitcond462_i_fu_595_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond462_i_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_186_assign_proc : process(exitcond461_i_reg_2605)
    begin
                ap_enable_operation_186 <= (exitcond461_i_reg_2605 = ap_const_lv1_0);
    end process;


    ap_enable_operation_189_assign_proc : process(exitcond461_i_reg_2605)
    begin
                ap_enable_operation_189 <= (exitcond461_i_reg_2605 = ap_const_lv1_0);
    end process;


    ap_enable_operation_191_assign_proc : process(ap_predicate_op191_load_state6)
    begin
                ap_enable_operation_191 <= (ap_predicate_op191_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_193_assign_proc : process(exitcond461_i_reg_2605)
    begin
                ap_enable_operation_193 <= (exitcond461_i_reg_2605 = ap_const_lv1_0);
    end process;


    ap_enable_operation_195_assign_proc : process(exitcond461_i_reg_2605)
    begin
                ap_enable_operation_195 <= (exitcond461_i_reg_2605 = ap_const_lv1_0);
    end process;


    ap_enable_operation_197_assign_proc : process(ap_predicate_op197_load_state6)
    begin
                ap_enable_operation_197 <= (ap_predicate_op197_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_199_assign_proc : process(exitcond461_i_reg_2605)
    begin
                ap_enable_operation_199 <= (exitcond461_i_reg_2605 = ap_const_lv1_0);
    end process;


    ap_enable_operation_201_assign_proc : process(exitcond461_i_reg_2605)
    begin
                ap_enable_operation_201 <= (exitcond461_i_reg_2605 = ap_const_lv1_0);
    end process;


    ap_enable_operation_203_assign_proc : process(ap_predicate_op203_load_state6)
    begin
                ap_enable_operation_203 <= (ap_predicate_op203_load_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_217_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg)
    begin
                ap_enable_operation_217 <= (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_220_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg)
    begin
                ap_enable_operation_220 <= (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_223_assign_proc : process(ap_predicate_op223_load_state7)
    begin
                ap_enable_operation_223 <= (ap_predicate_op223_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_227_assign_proc : process(ap_predicate_op227_store_state7)
    begin
                ap_enable_operation_227 <= (ap_predicate_op227_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_229_assign_proc : process(ap_predicate_op229_store_state7)
    begin
                ap_enable_operation_229 <= (ap_predicate_op229_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_231_assign_proc : process(ap_predicate_op231_store_state7)
    begin
                ap_enable_operation_231 <= (ap_predicate_op231_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_236_assign_proc : process(ap_predicate_op236_store_state7)
    begin
                ap_enable_operation_236 <= (ap_predicate_op236_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_237_assign_proc : process(ap_predicate_op237_store_state7)
    begin
                ap_enable_operation_237 <= (ap_predicate_op237_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_239_assign_proc : process(ap_predicate_op239_store_state7)
    begin
                ap_enable_operation_239 <= (ap_predicate_op239_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_259_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg)
    begin
                ap_enable_operation_259 <= (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_262_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg)
    begin
                ap_enable_operation_262 <= (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_265_assign_proc : process(ap_predicate_op265_load_state7)
    begin
                ap_enable_operation_265 <= (ap_predicate_op265_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_269_assign_proc : process(ap_predicate_op269_store_state7)
    begin
                ap_enable_operation_269 <= (ap_predicate_op269_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_271_assign_proc : process(ap_predicate_op271_store_state7)
    begin
                ap_enable_operation_271 <= (ap_predicate_op271_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_273_assign_proc : process(ap_predicate_op273_store_state7)
    begin
                ap_enable_operation_273 <= (ap_predicate_op273_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_278_assign_proc : process(ap_predicate_op278_store_state7)
    begin
                ap_enable_operation_278 <= (ap_predicate_op278_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_279_assign_proc : process(ap_predicate_op279_store_state7)
    begin
                ap_enable_operation_279 <= (ap_predicate_op279_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_281_assign_proc : process(ap_predicate_op281_store_state7)
    begin
                ap_enable_operation_281 <= (ap_predicate_op281_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_298_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg)
    begin
                ap_enable_operation_298 <= (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_301_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg)
    begin
                ap_enable_operation_301 <= (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_304_assign_proc : process(ap_predicate_op304_load_state7)
    begin
                ap_enable_operation_304 <= (ap_predicate_op304_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_308_assign_proc : process(ap_predicate_op308_store_state7)
    begin
                ap_enable_operation_308 <= (ap_predicate_op308_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_310_assign_proc : process(ap_predicate_op310_store_state7)
    begin
                ap_enable_operation_310 <= (ap_predicate_op310_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_312_assign_proc : process(ap_predicate_op312_store_state7)
    begin
                ap_enable_operation_312 <= (ap_predicate_op312_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_314_assign_proc : process(ap_predicate_op314_store_state7)
    begin
                ap_enable_operation_314 <= (ap_predicate_op314_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_315_assign_proc : process(ap_predicate_op315_store_state7)
    begin
                ap_enable_operation_315 <= (ap_predicate_op315_store_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_317_assign_proc : process(ap_predicate_op317_store_state7)
    begin
                ap_enable_operation_317 <= (ap_predicate_op317_store_state7 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state6_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state6_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state7_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state7_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op191_load_state6_assign_proc : process(exitcond461_i_reg_2605, brmerge_reg_2624)
    begin
                ap_predicate_op191_load_state6 <= ((brmerge_reg_2624 = ap_const_lv1_1) and (exitcond461_i_reg_2605 = ap_const_lv1_0));
    end process;


    ap_predicate_op197_load_state6_assign_proc : process(exitcond461_i_reg_2605, brmerge_reg_2624)
    begin
                ap_predicate_op197_load_state6 <= ((brmerge_reg_2624 = ap_const_lv1_1) and (exitcond461_i_reg_2605 = ap_const_lv1_0));
    end process;


    ap_predicate_op203_load_state6_assign_proc : process(exitcond461_i_reg_2605, brmerge_reg_2624)
    begin
                ap_predicate_op203_load_state6 <= ((brmerge_reg_2624 = ap_const_lv1_1) and (exitcond461_i_reg_2605 = ap_const_lv1_0));
    end process;


    ap_predicate_op223_load_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, brmerge_reg_2624_pp0_iter1_reg)
    begin
                ap_predicate_op223_load_state7 <= ((brmerge_reg_2624_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op226_read_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538)
    begin
                ap_predicate_op226_read_state7 <= ((or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op227_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_11_reg_2543)
    begin
                ap_predicate_op227_store_state7 <= ((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op229_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_113_0_1_reg_2547)
    begin
                ap_predicate_op229_store_state7 <= ((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op231_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_11_reg_2543)
    begin
                ap_predicate_op231_store_state7 <= ((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op236_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op236_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op237_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op237_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op238_read_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op238_read_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op239_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op239_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op265_load_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, brmerge_reg_2624_pp0_iter1_reg)
    begin
                ap_predicate_op265_load_state7 <= ((brmerge_reg_2624_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op268_read_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538)
    begin
                ap_predicate_op268_read_state7 <= ((or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op269_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_11_reg_2543)
    begin
                ap_predicate_op269_store_state7 <= ((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op271_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_113_0_1_reg_2547)
    begin
                ap_predicate_op271_store_state7 <= ((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op273_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_11_reg_2543)
    begin
                ap_predicate_op273_store_state7 <= ((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op278_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op278_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op279_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op279_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op280_read_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op280_read_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op281_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op281_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op304_load_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, brmerge_reg_2624_pp0_iter1_reg)
    begin
                ap_predicate_op304_load_state7 <= ((brmerge_reg_2624_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op307_read_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538)
    begin
                ap_predicate_op307_read_state7 <= ((or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op308_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_11_reg_2543)
    begin
                ap_predicate_op308_store_state7 <= ((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op310_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_113_0_1_reg_2547)
    begin
                ap_predicate_op310_store_state7 <= ((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op312_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_11_reg_2543)
    begin
                ap_predicate_op312_store_state7 <= ((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op314_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op314_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op315_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op315_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op316_read_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op316_read_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op317_store_state7_assign_proc : process(exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
                ap_predicate_op317_store_state7 <= ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, exitcond462_i_fu_595_p2)
    begin
        if (((exitcond462_i_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1016_p2 <= (tmp_69_0_0_not_reg_2579 or tmp_18_fu_957_p2);
    col_assign_2_fu_1026_p2 <= std_logic_vector(unsigned(tmp_8_reg_2508) - unsigned(x_reg_2618));
    col_buf_0_val_0_0_fu_1084_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_27_fu_1073_p5;
    col_buf_0_val_1_0_fu_1102_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_28_fu_1091_p5;
    col_buf_0_val_2_0_fu_1120_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_29_fu_1109_p5;
    col_buf_1_val_0_0_fu_1249_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_39_fu_1238_p5;
    col_buf_1_val_1_0_fu_1267_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_40_fu_1256_p5;
    col_buf_1_val_2_0_fu_1285_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_41_fu_1274_p5;
    col_buf_2_val_0_0_fu_1405_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_51_fu_1394_p5;
    col_buf_2_val_1_0_fu_1423_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_52_fu_1412_p5;
    col_buf_2_val_2_0_fu_1441_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2624_pp0_iter1_reg(0) = '1') else 
        tmp_53_fu_1430_p5;
    exitcond461_i_fu_910_p2 <= "1" when (t_V_2_reg_530 = tmp_s_reg_2491) else "0";
    exitcond462_i_fu_595_p2 <= "1" when (t_V_reg_519 = tmp_1_reg_2496) else "0";
    i_V_fu_600_p2 <= std_logic_vector(unsigned(t_V_reg_519) + unsigned(ap_const_lv32_1));
    icmp1_fu_931_p2 <= "0" when (tmp_35_fu_921_p4 = ap_const_lv31_0) else "1";
    icmp_fu_621_p2 <= "0" when (tmp_10_fu_611_p4 = ap_const_lv31_0) else "1";
    j_V_fu_915_p2 <= std_logic_vector(unsigned(t_V_2_reg_530) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_2641;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_2660;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, k_buf_0_val_3_q0, ap_condition_1657)
    begin
        if ((ap_const_boolean_1 = ap_condition_1657)) then
            if (((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_2666;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, k_buf_0_val_4_q0, ap_condition_1657)
    begin
        if ((ap_const_boolean_1 = ap_condition_1657)) then
            if (((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((tmp_11_reg_2543 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_1_val_3_address1 <= k_buf_1_val_3_addr_reg_2672;

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_1_val_4_address1 <= k_buf_1_val_4_addr_reg_2678;

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, k_buf_1_val_3_q0, ap_condition_1657)
    begin
        if ((ap_const_boolean_1 = ap_condition_1657)) then
            if (((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1))) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif (((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0))) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_1_val_5_address1 <= k_buf_1_val_5_addr_reg_2684;

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, k_buf_1_val_4_q0, ap_condition_1657)
    begin
        if ((ap_const_boolean_1 = ap_condition_1657)) then
            if (((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1))) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif (((tmp_11_reg_2543 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0))) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_2_val_3_address1 <= k_buf_2_val_3_addr_reg_2690;

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_2_val_4_address1 <= k_buf_2_val_4_addr_reg_2696;

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, k_buf_2_val_3_q0, ap_condition_1657)
    begin
        if ((ap_const_boolean_1 = ap_condition_1657)) then
            if (((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1))) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif (((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0))) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_113_0_1_reg_2547, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_113_0_1_reg_2547 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_26_fu_1030_p1(11 - 1 downto 0);
    k_buf_2_val_5_address1 <= k_buf_2_val_5_addr_reg_2702;

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, k_buf_2_val_4_q0, ap_condition_1657)
    begin
        if ((ap_const_boolean_1 = ap_condition_1657)) then
            if (((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1))) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif (((tmp_11_reg_2543 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0))) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533, tmp_11_reg_2543, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_2543 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i1_fu_2168_p2 <= "0" when (tmp_49_reg_2795 = ap_const_lv3_0) else "1";
    not_i_i2_fu_2205_p2 <= "0" when (tmp_59_reg_2811 = ap_const_lv3_0) else "1";
    not_i_i_fu_2131_p2 <= "0" when (tmp_37_reg_2779 = ap_const_lv3_0) else "1";
    or_cond_i497_i_0_1_fu_732_p2 <= (tmp_139_0_1_fu_727_p2 and rev1_fu_721_p2);
    or_cond_i497_i_0_2_fu_795_p2 <= (tmp_139_0_2_fu_790_p2 and rev2_fu_784_p2);
    or_cond_i497_i_fu_669_p2 <= (tmp_16_fu_664_p2 and rev_fu_658_p2);
    or_cond_i_fu_1021_p2 <= (icmp_reg_2538 and icmp1_fu_931_p2);
    or_cond_i_i_fu_962_p2 <= (tmp_18_fu_957_p2 and rev3_fu_951_p2);
    overflow_1_fu_2173_p2 <= (tmp_i_i1_fu_2163_p2 and not_i_i1_fu_2168_p2);
    overflow_2_fu_2210_p2 <= (tmp_i_i2_fu_2200_p2 and not_i_i2_fu_2205_p2);
    overflow_fu_2136_p2 <= (tmp_i_i_fu_2126_p2 and not_i_i_fu_2131_p2);
    p_Val2_1_fu_1678_p2 <= std_logic_vector(unsigned(tmp24_fu_1661_p2) + unsigned(tmp25_fu_1672_p2));
    p_Val2_3_fu_1809_p2 <= std_logic_vector(unsigned(tmp29_fu_1787_p2) + unsigned(tmp30_fu_1803_p2));
    p_Val2_4_fu_1840_p2 <= std_logic_vector(unsigned(tmp32_fu_1823_p2) + unsigned(tmp33_fu_1834_p2));
    p_Val2_6_fu_1971_p2 <= std_logic_vector(unsigned(tmp37_fu_1949_p2) + unsigned(tmp38_fu_1965_p2));
    p_Val2_7_fu_2002_p2 <= std_logic_vector(unsigned(tmp40_fu_1985_p2) + unsigned(tmp41_fu_1996_p2));
    p_Val2_s_fu_1647_p2 <= std_logic_vector(unsigned(tmp21_fu_1625_p2) + unsigned(tmp22_fu_1641_p2));
    p_assign_1_fu_976_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_2_reg_530));
    p_assign_2_fu_995_p2 <= std_logic_vector(unsigned(tmp_65_2_reg_2520) - unsigned(p_p2_i_i_fu_982_p3));
    p_assign_6_0_1_fu_707_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_519));
    p_assign_6_0_2_fu_770_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_519));
    p_assign_7_0_1_fu_746_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_519));
    p_assign_7_0_2_fu_809_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_519));
    p_assign_7_fu_683_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_519));
    p_assign_8_0_1_fu_765_p2 <= std_logic_vector(unsigned(tmp_9_reg_2513) - unsigned(p_p2_i498_i_0_1_fu_752_p3));
    p_assign_8_0_2_fu_828_p2 <= std_logic_vector(unsigned(tmp_9_reg_2513) - unsigned(p_p2_i498_i_0_2_fu_815_p3));
    p_assign_8_fu_702_p2 <= std_logic_vector(unsigned(tmp_9_reg_2513) - unsigned(p_p2_i498_i_fu_689_p3));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_cast_fu_2142_p3 when (tmp_1_i_i_fu_2150_p2(0) = '1') else 
        p_Val2_1_reg_2774;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i30_cast_fu_2179_p3 when (tmp_1_i_i1_fu_2187_p2(0) = '1') else 
        p_Val2_4_reg_2790;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_mux_i_i39_cast_fu_2216_p3 when (tmp_1_i_i2_fu_2224_p2(0) = '1') else 
        p_Val2_7_reg_2806;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2637_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2637_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i30_cast_fu_2179_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_fu_2163_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i39_cast_fu_2216_p3 <= 
        ap_const_lv8_FF when (tmp_i_i2_fu_2200_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_2142_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_2126_p2(0) = '1') else 
        ap_const_lv8_0;
    p_neg466_i_fu_563_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(p_src_rows_V_read));
    p_p2_i498_i_0_1_fu_752_p3 <= 
        p_assign_7_0_1_fu_746_p2 when (tmp_21_fu_738_p3(0) = '1') else 
        p_assign_6_0_1_fu_707_p2;
    p_p2_i498_i_0_1_p_ass_fu_849_p3 <= 
        p_p2_i498_i_0_1_fu_752_p3 when (tmp_148_0_1_fu_760_p2(0) = '1') else 
        p_assign_8_0_1_fu_765_p2;
    p_p2_i498_i_0_2_fu_815_p3 <= 
        p_assign_7_0_2_fu_809_p2 when (tmp_23_fu_801_p3(0) = '1') else 
        p_assign_6_0_2_fu_770_p2;
    p_p2_i498_i_0_2_p_ass_fu_865_p3 <= 
        p_p2_i498_i_0_2_fu_815_p3 when (tmp_148_0_2_fu_823_p2(0) = '1') else 
        p_assign_8_0_2_fu_828_p2;
    p_p2_i498_i_0_p_assig_fu_833_p3 <= 
        p_p2_i498_i_fu_689_p3 when (tmp_19_fu_697_p2(0) = '1') else 
        p_assign_8_fu_702_p2;
    p_p2_i498_i_fu_689_p3 <= 
        p_assign_7_fu_683_p2 when (tmp_17_fu_675_p3(0) = '1') else 
        tmp_13_fu_644_p2;
    p_p2_i_i_fu_982_p3 <= 
        p_assign_1_fu_976_p2 when (tmp_38_fu_968_p3(0) = '1') else 
        ImagLoc_x_fu_937_p2;
    p_p2_i_i_p_assign_2_fu_1000_p3 <= 
        p_p2_i_i_fu_982_p3 when (tmp_25_fu_990_p2(0) = '1') else 
        p_assign_2_fu_995_p2;
    p_shl1_cast_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1720_p3),10));
    p_shl1_fu_1720_p3 <= (src_kernel_win_1_va_3_fu_190 & ap_const_lv1_0);
    p_shl2_cast_fu_1890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1882_p3),10));
    p_shl2_fu_1882_p3 <= (src_kernel_win_2_va_3_fu_214 & ap_const_lv1_0);
    p_shl_cast_fu_1566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_1558_p3),10));
    p_shl_fu_1558_p3 <= (src_kernel_win_0_va_3_fu_166 & ap_const_lv1_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
        if ((((or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op226_read_state7, ap_predicate_op238_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op238_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op226_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
        if ((((or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op268_read_state7, ap_predicate_op280_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op280_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op268_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond461_i_reg_2605_pp0_iter1_reg, or_cond_i_i_reg_2614_pp0_iter1_reg, icmp_reg_2538, tmp_4_reg_2533)
    begin
        if ((((or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_0) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_4_reg_2533 = ap_const_lv1_1) and (icmp_reg_2538 = ap_const_lv1_1) and (or_cond_i_i_reg_2614_pp0_iter1_reg = ap_const_lv1_1) and (exitcond461_i_reg_2605_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op307_read_state7, ap_predicate_op316_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op316_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op307_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_0_0_cast_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_174),9));
    r_V_0_2_cast_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_158),9));
    r_V_1_0_cast_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_198),9));
    r_V_1_2_cast_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_182),9));
    r_V_213_0_cast_fu_1865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_222),9));
    r_V_213_2_cast_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_206),9));
    r_V_2_0_1_2_fu_1588_p3 <= (src_kernel_win_0_va_7_reg_2715 & ap_const_lv1_0);
    r_V_2_0_1_fu_1570_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_1566_p1));
    r_V_2_0_2_fu_1608_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_0_2_cast_fu_1604_p1));
    r_V_2_1_1_2_fu_1750_p3 <= (src_kernel_win_1_va_7_reg_2735 & ap_const_lv1_0);
    r_V_2_1_1_fu_1732_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl1_cast_fu_1728_p1));
    r_V_2_1_2_fu_1770_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_1_2_cast_fu_1766_p1));
    r_V_2_2_1_2_fu_1912_p3 <= (src_kernel_win_2_va_10_reg_2755 & ap_const_lv1_0);
    r_V_2_2_1_fu_1894_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl2_cast_fu_1890_p1));
    r_V_2_2_2_fu_1932_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_213_2_cast_fu_1928_p1));
    rev1_fu_721_p2 <= (tmp_20_fu_713_p3 xor ap_const_lv1_1);
    rev2_fu_784_p2 <= (tmp_22_fu_776_p3 xor ap_const_lv1_1);
    rev3_fu_951_p2 <= (tmp_36_fu_943_p3 xor ap_const_lv1_1);
    rev_fu_658_p2 <= (tmp_14_fu_650_p3 xor ap_const_lv1_1);
    row_assign_9_0_1_fu_894_p2 <= std_logic_vector(unsigned(p_neg466_i_reg_2501) - unsigned(y_0_1_reg_2569));
    row_assign_9_0_2_fu_902_p2 <= std_logic_vector(unsigned(p_neg466_i_reg_2501) - unsigned(y_0_2_reg_2574));
    row_assign_9_fu_886_p2 <= std_logic_vector(unsigned(p_neg466_i_reg_2501) - unsigned(y_reg_2564));
    src_kernel_win_0_va_6_fu_1177_p3 <= 
        tmp_30_fu_1166_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_0_val_0_0_fu_1084_p3;
    src_kernel_win_0_va_7_fu_1195_p3 <= 
        tmp_31_fu_1184_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_0_val_1_0_fu_1102_p3;
    src_kernel_win_0_va_8_fu_1213_p3 <= 
        tmp_32_fu_1202_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_0_val_2_0_fu_1120_p3;
    src_kernel_win_1_va_6_fu_1342_p3 <= 
        tmp_42_fu_1331_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_1_val_0_0_fu_1249_p3;
    src_kernel_win_1_va_7_fu_1360_p3 <= 
        tmp_43_fu_1349_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_1_val_1_0_fu_1267_p3;
    src_kernel_win_1_va_8_fu_1378_p3 <= 
        tmp_44_fu_1367_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_1_val_2_0_fu_1285_p3;
    src_kernel_win_2_va_10_fu_1507_p3 <= 
        tmp_55_fu_1496_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_2_val_1_0_fu_1423_p3;
    src_kernel_win_2_va_11_fu_1525_p3 <= 
        tmp_56_fu_1514_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_2_val_2_0_fu_1441_p3;
    src_kernel_win_2_va_9_fu_1489_p3 <= 
        tmp_54_fu_1478_p5 when (tmp_12_reg_2551(0) = '1') else 
        col_buf_2_val_0_0_fu_1405_p3;
        sum_V_0_0_2_cast_cas_fu_1554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_0_0_2_fu_1548_p2),10));

    sum_V_0_0_2_fu_1548_p2 <= std_logic_vector(unsigned(tmp_155_0_0_2_cast_fu_1545_p1) - unsigned(r_V_0_0_cast_fu_1541_p1));
        sum_V_1_0_2_cast_cas_fu_1716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_1_0_2_fu_1710_p2),10));

    sum_V_1_0_2_fu_1710_p2 <= std_logic_vector(unsigned(tmp_155_1_0_2_cast_fu_1707_p1) - unsigned(r_V_1_0_cast_fu_1703_p1));
        sum_V_2_0_2_cast_cas_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_2_0_2_fu_1872_p2),10));

    sum_V_2_0_2_fu_1872_p2 <= std_logic_vector(unsigned(tmp_155_2_0_2_cast_fu_1869_p1) - unsigned(r_V_213_0_cast_fu_1865_p1));
    tmp21_fu_1625_p2 <= std_logic_vector(signed(tmp_155_0_2_cast_fu_1614_p1) + signed(tmp_155_0_1_cast_fu_1576_p1));
    tmp22_fu_1641_p2 <= std_logic_vector(unsigned(tmp_155_0_1_cast_57_fu_1595_p1) + unsigned(tmp23_cast_fu_1637_p1));
        tmp23_cast_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_fu_1631_p2),11));

    tmp23_fu_1631_p2 <= std_logic_vector(unsigned(tmp_155_0_2_2_cast_c_fu_1622_p1) + unsigned(sum_V_0_0_2_cast_cas_fu_1554_p1));
    tmp24_fu_1661_p2 <= std_logic_vector(unsigned(tmp_50_fu_1584_p1) + unsigned(tmp_48_fu_1580_p1));
    tmp25_fu_1672_p2 <= std_logic_vector(unsigned(tmp_57_fu_1599_p2) + unsigned(tmp26_fu_1667_p2));
    tmp26_fu_1667_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_reg_2708) + unsigned(tmp_58_fu_1618_p1));
    tmp29_fu_1787_p2 <= std_logic_vector(signed(tmp_155_1_2_cast_fu_1776_p1) + signed(tmp_155_1_1_cast_fu_1738_p1));
    tmp30_fu_1803_p2 <= std_logic_vector(unsigned(tmp_155_1_1_cast_58_fu_1757_p1) + unsigned(tmp31_cast_fu_1799_p1));
        tmp31_cast_fu_1799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp31_fu_1793_p2),11));

    tmp31_fu_1793_p2 <= std_logic_vector(unsigned(tmp_155_1_2_2_cast_c_fu_1784_p1) + unsigned(sum_V_1_0_2_cast_cas_fu_1716_p1));
    tmp32_fu_1823_p2 <= std_logic_vector(unsigned(tmp_65_fu_1746_p1) + unsigned(tmp_64_fu_1742_p1));
    tmp33_fu_1834_p2 <= std_logic_vector(unsigned(tmp_66_fu_1761_p2) + unsigned(tmp34_fu_1829_p2));
    tmp34_fu_1829_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_6_reg_2728) + unsigned(tmp_67_fu_1780_p1));
    tmp37_fu_1949_p2 <= std_logic_vector(signed(tmp_155_2_2_cast_fu_1938_p1) + signed(tmp_155_2_1_cast_fu_1900_p1));
    tmp38_fu_1965_p2 <= std_logic_vector(unsigned(tmp_155_2_1_cast_59_fu_1919_p1) + unsigned(tmp39_cast_fu_1961_p1));
        tmp39_cast_fu_1961_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp39_fu_1955_p2),11));

    tmp39_fu_1955_p2 <= std_logic_vector(unsigned(tmp_155_2_2_2_cast_c_fu_1946_p1) + unsigned(sum_V_2_0_2_cast_cas_fu_1878_p1));
    tmp40_fu_1985_p2 <= std_logic_vector(unsigned(tmp_73_fu_1908_p1) + unsigned(tmp_72_fu_1904_p1));
    tmp41_fu_1996_p2 <= std_logic_vector(unsigned(tmp_74_fu_1923_p2) + unsigned(tmp42_fu_1991_p2));
    tmp42_fu_1991_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_9_reg_2748) + unsigned(tmp_75_fu_1942_p1));
    tmp_10_fu_611_p4 <= t_V_reg_519(31 downto 1);
    tmp_113_0_1_fu_633_p2 <= "1" when (t_V_reg_519 = ap_const_lv32_0) else "0";
    tmp_11_fu_627_p2 <= "1" when (t_V_reg_519 = ap_const_lv32_1) else "0";
    tmp_12_fu_639_p2 <= "1" when (unsigned(t_V_reg_519) > unsigned(p_src_rows_V_read)) else "0";
    tmp_139_0_1_fu_727_p2 <= "1" when (signed(p_assign_6_0_1_fu_707_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_139_0_2_fu_790_p2 <= "1" when (signed(p_assign_6_0_2_fu_770_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_13_fu_644_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_519));
    tmp_148_0_1_fu_760_p2 <= "1" when (signed(p_p2_i498_i_0_1_fu_752_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_148_0_2_fu_823_p2 <= "1" when (signed(p_p2_i498_i_0_2_fu_815_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_14_fu_650_p3 <= tmp_13_fu_644_p2(31 downto 31);
    tmp_155_0_0_2_cast_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_2722),9));
    tmp_155_0_1_cast_57_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_0_1_2_fu_1588_p3),11));
        tmp_155_0_1_cast_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_1_fu_1570_p2),11));

    tmp_155_0_2_2_cast_c_fu_1622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_2708),10));
        tmp_155_0_2_cast_fu_1614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_2_fu_1608_p2),11));

    tmp_155_1_0_2_cast_fu_1707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_2742),9));
    tmp_155_1_1_cast_58_fu_1757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_1_1_2_fu_1750_p3),11));
        tmp_155_1_1_cast_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_1_fu_1732_p2),11));

    tmp_155_1_2_2_cast_c_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_2728),10));
        tmp_155_1_2_cast_fu_1776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_2_fu_1770_p2),11));

    tmp_155_2_0_2_cast_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_2762),9));
    tmp_155_2_1_cast_59_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_1_2_fu_1912_p3),11));
        tmp_155_2_1_cast_fu_1900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_1_fu_1894_p2),11));

    tmp_155_2_2_2_cast_c_fu_1946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_2748),10));
        tmp_155_2_2_cast_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_2_fu_1932_p2),11));

    tmp_16_fu_664_p2 <= "1" when (signed(tmp_13_fu_644_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_17_fu_675_p3 <= tmp_13_fu_644_p2(31 downto 31);
    tmp_18_fu_957_p2 <= "1" when (signed(ImagLoc_x_fu_937_p2) < signed(p_src_cols_V_read)) else "0";
    tmp_19_fu_697_p2 <= "1" when (signed(p_p2_i498_i_fu_689_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_1_fu_558_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_rows_V_read));
    tmp_1_i_i1_fu_2187_p2 <= (p_Result_1_reg_2784 or overflow_1_fu_2173_p2);
    tmp_1_i_i2_fu_2224_p2 <= (p_Result_2_reg_2800 or overflow_2_fu_2210_p2);
    tmp_1_i_i_fu_2150_p2 <= (p_Result_s_reg_2768 or overflow_fu_2136_p2);
    tmp_20_fu_713_p3 <= p_assign_6_0_1_fu_707_p2(31 downto 31);
    tmp_21_fu_738_p3 <= p_assign_6_0_1_fu_707_p2(31 downto 31);
    tmp_22_fu_776_p3 <= p_assign_6_0_2_fu_770_p2(31 downto 31);
    tmp_23_fu_801_p3 <= p_assign_6_0_2_fu_770_p2(31 downto 31);
    tmp_24_fu_890_p1 <= row_assign_9_fu_886_p2(2 - 1 downto 0);
    tmp_25_fu_990_p2 <= "1" when (signed(p_p2_i_i_fu_982_p3) < signed(p_src_cols_V_read)) else "0";
    tmp_26_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_2618),64));
    tmp_33_fu_898_p1 <= row_assign_9_0_1_fu_894_p2(2 - 1 downto 0);
    tmp_34_fu_906_p1 <= row_assign_9_0_2_fu_902_p2(2 - 1 downto 0);
    tmp_35_fu_921_p4 <= t_V_2_reg_530(31 downto 1);
    tmp_36_fu_943_p3 <= ImagLoc_x_fu_937_p2(31 downto 31);
    tmp_38_fu_968_p3 <= ImagLoc_x_fu_937_p2(31 downto 31);
    tmp_3_fu_584_p2 <= std_logic_vector(shift_left(unsigned(p_src_cols_V_read),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_45_fu_1042_p1 <= col_assign_2_fu_1026_p2(2 - 1 downto 0);
    tmp_48_fu_1580_p1 <= sum_V_0_0_2_fu_1548_p2(8 - 1 downto 0);
    tmp_4_fu_606_p2 <= "1" when (unsigned(t_V_reg_519) < unsigned(p_src_rows_V_read)) else "0";
    tmp_50_fu_1584_p1 <= r_V_2_0_1_fu_1570_p2(8 - 1 downto 0);
    tmp_57_fu_1599_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_reg_2715),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_58_fu_1618_p1 <= r_V_2_0_2_fu_1608_p2(8 - 1 downto 0);
    tmp_64_fu_1742_p1 <= sum_V_1_0_2_fu_1710_p2(8 - 1 downto 0);
    tmp_65_2_fu_589_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_3_fu_584_p2));
    tmp_65_fu_1746_p1 <= r_V_2_1_1_fu_1732_p2(8 - 1 downto 0);
    tmp_66_fu_1761_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_7_reg_2735),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_67_fu_1780_p1 <= r_V_2_1_2_fu_1770_p2(8 - 1 downto 0);
    tmp_69_0_0_not_fu_881_p2 <= (tmp_4_reg_2533 xor ap_const_lv1_1);
    tmp_6_fu_541_p2 <= std_logic_vector(unsigned(tmp_5_reg_508) + unsigned(ap_const_lv2_1));
    tmp_72_fu_1904_p1 <= sum_V_2_0_2_fu_1872_p2(8 - 1 downto 0);
    tmp_73_fu_1908_p1 <= r_V_2_2_1_fu_1894_p2(8 - 1 downto 0);
    tmp_74_fu_1923_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_10_reg_2755),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_75_fu_1942_p1 <= r_V_2_2_2_fu_1932_p2(8 - 1 downto 0);
    tmp_7_fu_547_p2 <= "1" when (tmp_5_reg_508 = ap_const_lv2_2) else "0";
    tmp_8_fu_568_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(p_src_cols_V_read));
    tmp_9_fu_578_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(tmp_fu_573_p2));
    tmp_fu_573_p2 <= std_logic_vector(shift_left(unsigned(p_src_rows_V_read),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_i_i1_fu_2163_p2 <= (p_Result_1_reg_2784 xor ap_const_lv1_1);
    tmp_i_i2_fu_2200_p2 <= (p_Result_2_reg_2800 xor ap_const_lv1_1);
    tmp_i_i_fu_2126_p2 <= (p_Result_s_reg_2768 xor ap_const_lv1_1);
    tmp_s_fu_553_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_cols_V_read));
    x_fu_1008_p3 <= 
        ImagLoc_x_fu_937_p2 when (or_cond_i_i_fu_962_p2(0) = '1') else 
        p_p2_i_i_p_assign_2_fu_1000_p3;
    y_0_1_fu_857_p3 <= 
        p_assign_6_0_1_fu_707_p2 when (or_cond_i497_i_0_1_fu_732_p2(0) = '1') else 
        p_p2_i498_i_0_1_p_ass_fu_849_p3;
    y_0_2_fu_873_p3 <= 
        p_assign_6_0_2_fu_770_p2 when (or_cond_i497_i_0_2_fu_795_p2(0) = '1') else 
        p_p2_i498_i_0_2_p_ass_fu_865_p3;
    y_fu_841_p3 <= 
        tmp_13_fu_644_p2 when (or_cond_i497_i_fu_669_p2(0) = '1') else 
        p_p2_i498_i_0_p_assig_fu_833_p3;
end behav;
