module modNctrtb_v;

	// Inputs
	reg clk;
	reg rstn;

	// Outputs
	wire [3:0] out;

	// Instantiate the Unit Under Test (UUT)
	modN_ctr uut (
		.clk(clk), 
		.rstn(rstn), 
		.out(out)
	);

	initial begin
		// Initialize Inputs
		clk = 1;
		rstn = 1;

		// Wait 100 ns for global reset to finish
		#100;
       rstn=0; 
		// Add stimulus here

	end
  always #50 clk=~clk;    
endmodule

