<profile>

<section name = "Vitis HLS Report for 'infer'" level="0">
<item name = "Date">Wed May 15 15:49:47 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lstm_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.708 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1371577, 1371577, 13.716 ms, 13.716 ms, 1371577, 1371577, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_infer_Pipeline_1_fu_132">infer_Pipeline_1, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_2_fu_138">infer_Pipeline_2, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_3_fu_144">infer_Pipeline_3, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_4_fu_150">infer_Pipeline_4, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_5_fu_156">infer_Pipeline_5, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_6_fu_162">infer_Pipeline_6, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168">infer_Pipeline_VITIS_LOOP_107_2, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177">infer_Pipeline_VITIS_LOOP_193_15, 519, 519, 5.190 us, 5.190 us, 519, 519, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185">infer_Pipeline_VITIS_LOOP_108_3, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191">infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5, 68112, 68112, 0.681 ms, 0.681 ms, 68112, 68112, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201">infer_Pipeline_VITIS_LOOP_22_1, 154, 154, 1.540 us, 1.540 us, 154, 154, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207">infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7, 68112, 68112, 0.681 ms, 0.681 ms, 68112, 68112, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217">infer_Pipeline_VITIS_LOOP_22_11, 154, 154, 1.540 us, 1.540 us, 154, 154, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223">infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9, 68112, 68112, 0.681 ms, 0.681 ms, 68112, 68112, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233">infer_Pipeline_VITIS_LOOP_34_1, 154, 154, 1.540 us, 1.540 us, 154, 154, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239">infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11, 68112, 68112, 0.681 ms, 0.681 ms, 68112, 68112, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249">infer_Pipeline_VITIS_LOOP_22_12, 154, 154, 1.540 us, 1.540 us, 154, 154, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255">infer_Pipeline_VITIS_LOOP_170_12, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260">infer_Pipeline_VITIS_LOOP_56_1, 133, 133, 1.330 us, 1.330 us, 133, 133, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267">infer_Pipeline_VITIS_LOOP_56_13, 133, 133, 1.330 us, 1.330 us, 133, 133, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274">infer_Pipeline_VITIS_LOOP_45_1, 136, 136, 1.360 us, 1.360 us, 136, 136, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280">infer_Pipeline_VITIS_LOOP_181_13, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285">infer_Pipeline_VITIS_LOOP_34_14, 154, 154, 1.540 us, 1.540 us, 154, 154, no</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291">infer_Pipeline_VITIS_LOOP_56_15, 133, 133, 1.330 us, 1.330 us, 133, 133, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_80_1">1370920, 1370920, 274184, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">149, 25, 5128, 5962, -</column>
<column name="Memory">9, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1684, -</column>
<column name="Register">-, -, 107, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">54, 2, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U105">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U101">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="fdiv_32ns_32ns_32_10_no_dsp_1_U103">fdiv_32ns_32ns_32_10_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fexp_32ns_32ns_32_8_full_dsp_1_U104">fexp_32ns_32ns_32_8_full_dsp_1, 0, 7, 324, 905, 0</column>
<column name="fexp_32ns_32ns_32_8_full_dsp_1_U106">fexp_32ns_32ns_32_8_full_dsp_1, 0, 7, 324, 905, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U102">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
<column name="grp_infer_Pipeline_1_fu_132">infer_Pipeline_1, 0, 0, 10, 58, 0</column>
<column name="grp_infer_Pipeline_2_fu_138">infer_Pipeline_2, 0, 0, 10, 58, 0</column>
<column name="grp_infer_Pipeline_3_fu_144">infer_Pipeline_3, 0, 0, 10, 58, 0</column>
<column name="grp_infer_Pipeline_4_fu_150">infer_Pipeline_4, 0, 0, 10, 58, 0</column>
<column name="grp_infer_Pipeline_5_fu_156">infer_Pipeline_5, 0, 0, 10, 58, 0</column>
<column name="grp_infer_Pipeline_6_fu_162">infer_Pipeline_6, 0, 0, 10, 58, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168">infer_Pipeline_VITIS_LOOP_107_2, 0, 0, 9, 82, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185">infer_Pipeline_VITIS_LOOP_108_3, 0, 0, 19, 84, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191">infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5, 37, 1, 464, 439, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207">infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7, 37, 1, 464, 439, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223">infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9, 37, 1, 464, 439, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239">infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11, 37, 1, 464, 439, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255">infer_Pipeline_VITIS_LOOP_170_12, 0, 0, 10, 58, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280">infer_Pipeline_VITIS_LOOP_181_13, 0, 0, 10, 58, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177">infer_Pipeline_VITIS_LOOP_193_15, 1, 0, 83, 140, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201">infer_Pipeline_VITIS_LOOP_22_1, 0, 0, 259, 134, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217">infer_Pipeline_VITIS_LOOP_22_11, 0, 0, 259, 134, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249">infer_Pipeline_VITIS_LOOP_22_12, 0, 0, 259, 134, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233">infer_Pipeline_VITIS_LOOP_34_1, 0, 0, 323, 134, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285">infer_Pipeline_VITIS_LOOP_34_14, 0, 0, 323, 134, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274">infer_Pipeline_VITIS_LOOP_45_1, 0, 0, 190, 101, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260">infer_Pipeline_VITIS_LOOP_56_1, 0, 0, 89, 101, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267">infer_Pipeline_VITIS_LOOP_56_13, 0, 0, 89, 101, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291">infer_Pipeline_VITIS_LOOP_56_15, 0, 0, 89, 101, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="C_t_U">infer_C_t_RAM_AUTO_1R1W, 2, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="gate_f_U">infer_gate_f_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="gate_i_U">infer_gate_f_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="stat_C_U">infer_gate_f_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="gate_o_U">infer_gate_f_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="h_t_U">infer_gate_f_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="vec_tmp_U">infer_gate_f_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="vec_i_U">infer_vec_i_RAM_AUTO_1R1W, 1, 0, 0, 0, 133, 32, 1, 4256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln80_fu_318_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln80_fu_312_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_t_address0">31, 6, 7, 42</column>
<column name="C_t_ce0">31, 6, 1, 6</column>
<column name="C_t_ce1">9, 2, 1, 2</column>
<column name="C_t_d0">20, 4, 32, 128</column>
<column name="C_t_we0">20, 4, 1, 4</column>
<column name="ap_NS_fsm">196, 43, 1, 43</column>
<column name="ap_return">9, 2, 32, 64</column>
<column name="gate_f_address0">20, 4, 7, 28</column>
<column name="gate_f_ce0">20, 4, 1, 4</column>
<column name="gate_f_d0">14, 3, 32, 96</column>
<column name="gate_f_we0">14, 3, 1, 3</column>
<column name="gate_i_address0">20, 4, 7, 28</column>
<column name="gate_i_ce0">20, 4, 1, 4</column>
<column name="gate_i_d0">14, 3, 32, 96</column>
<column name="gate_i_we0">14, 3, 1, 3</column>
<column name="gate_o_address0">20, 4, 7, 28</column>
<column name="gate_o_ce0">20, 4, 1, 4</column>
<column name="gate_o_d0">14, 3, 32, 96</column>
<column name="gate_o_we0">14, 3, 1, 3</column>
<column name="grp_fu_298_ce">65, 12, 1, 12</column>
<column name="grp_fu_298_opcode">65, 13, 2, 26</column>
<column name="grp_fu_298_p0">65, 13, 32, 416</column>
<column name="grp_fu_298_p1">65, 13, 32, 416</column>
<column name="grp_fu_371_ce">49, 9, 1, 9</column>
<column name="grp_fu_371_p0">49, 9, 32, 288</column>
<column name="grp_fu_371_p1">49, 9, 32, 288</column>
<column name="grp_fu_375_ce">31, 6, 1, 6</column>
<column name="grp_fu_375_p0">31, 6, 32, 192</column>
<column name="grp_fu_375_p1">31, 6, 32, 192</column>
<column name="grp_fu_379_ce">31, 6, 1, 6</column>
<column name="grp_fu_379_p0">31, 6, 32, 192</column>
<column name="grp_fu_379_p1">31, 6, 32, 192</column>
<column name="grp_fu_383_ce">14, 3, 1, 3</column>
<column name="grp_fu_383_p0">14, 3, 32, 96</column>
<column name="grp_fu_383_p1">14, 3, 32, 96</column>
<column name="grp_fu_387_ce">14, 3, 1, 3</column>
<column name="grp_fu_387_p0">14, 3, 32, 96</column>
<column name="grp_fu_387_p1">14, 3, 32, 96</column>
<column name="h_t_address0">26, 5, 7, 35</column>
<column name="h_t_ce0">26, 5, 1, 5</column>
<column name="h_t_d0">14, 3, 32, 96</column>
<column name="h_t_we0">14, 3, 1, 3</column>
<column name="i_fu_92">9, 2, 3, 6</column>
<column name="stat_C_address0">20, 4, 7, 28</column>
<column name="stat_C_ce0">20, 4, 1, 4</column>
<column name="stat_C_d0">14, 3, 32, 96</column>
<column name="stat_C_we0">14, 3, 1, 3</column>
<column name="vec_i_address0">37, 7, 8, 56</column>
<column name="vec_i_ce0">37, 7, 1, 7</column>
<column name="vec_i_d0">14, 3, 32, 96</column>
<column name="vec_i_we0">14, 3, 1, 3</column>
<column name="vec_tmp_address0">65, 15, 7, 105</column>
<column name="vec_tmp_ce0">65, 15, 1, 15</column>
<column name="vec_tmp_d0">49, 9, 32, 288</column>
<column name="vec_tmp_we0">49, 9, 1, 9</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">42, 0, 42, 0</column>
<column name="ap_return_preg">32, 0, 32, 0</column>
<column name="grp_infer_Pipeline_1_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_2_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_3_fu_144_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_4_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_5_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_6_fu_162_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260_ap_start_reg">1, 0, 1, 0</column>
<column name="i_10_reg_355">3, 0, 3, 0</column>
<column name="i_fu_92">3, 0, 3, 0</column>
<column name="p_shl_reg_363">3, 0, 5, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, infer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, infer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, infer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, infer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, infer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, infer, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, infer, return value</column>
<column name="input_r_address0">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
</table>
</item>
</section>
</profile>
