\hypertarget{classmux__2__1}{}\section{mux\+\_\+2\+\_\+1 Entity Reference}
\label{classmux__2__1}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}


Inheritance diagram for mux\+\_\+2\+\_\+1\+:
% FIG 0
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classmux__2__1_1_1simple}{simple} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classmux__2__1_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+E\+E} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classmux__2__1_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\item 
\hyperlink{classmux__2__1_a0f5ecc6613f63d07f7963a97b1b26095}{std\+\_\+logic\+\_\+arith}   
\item 
\hyperlink{classmux__2__1_a598da929e807d58939b47499e8bc9fa8}{std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classmux__2__1_aa65cf3a40575024bb2de3a9bbb72c130}{I0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classmux__2__1_a96f2c41f30fdb05e9ca12bd6c2e39324}{I1}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classmux__2__1_ade645ba51bce7e64d8a3e94a80d11476}{S\+E\+L}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classmux__2__1_a212cdb12afa7733d9b463921b2c4ec79}{Y}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{classmux__2__1_aa65cf3a40575024bb2de3a9bbb72c130}{}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!I0@{I0}}
\index{I0@{I0}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\subsubsection[{I0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmux__2__1_aa65cf3a40575024bb2de3a9bbb72c130}
\hypertarget{classmux__2__1_a96f2c41f30fdb05e9ca12bd6c2e39324}{}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!I1@{I1}}
\index{I1@{I1}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\subsubsection[{I1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I1} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmux__2__1_a96f2c41f30fdb05e9ca12bd6c2e39324}
\hypertarget{classmux__2__1_ae4f03c286607f3181e16b9aa12d0c6d4}{}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!I\+E\+E\+E@{I\+E\+E\+E}}
\index{I\+E\+E\+E@{I\+E\+E\+E}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\subsubsection[{I\+E\+E\+E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+E\+E}\hspace{0.3cm}{\ttfamily [Library]}}\label{classmux__2__1_ae4f03c286607f3181e16b9aa12d0c6d4}
\hypertarget{classmux__2__1_ade645ba51bce7e64d8a3e94a80d11476}{}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!S\+E\+L@{S\+E\+L}}
\index{S\+E\+L@{S\+E\+L}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\subsubsection[{S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+E\+L} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmux__2__1_ade645ba51bce7e64d8a3e94a80d11476}
\hypertarget{classmux__2__1_acd03516902501cd1c7296a98e22c6fcb}{}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classmux__2__1_acd03516902501cd1c7296a98e22c6fcb}
\hypertarget{classmux__2__1_a0f5ecc6613f63d07f7963a97b1b26095}{}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\subsubsection[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{classmux__2__1_a0f5ecc6613f63d07f7963a97b1b26095}
\hypertarget{classmux__2__1_a598da929e807d58939b47499e8bc9fa8}{}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\subsubsection[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{classmux__2__1_a598da929e807d58939b47499e8bc9fa8}
\hypertarget{classmux__2__1_a212cdb12afa7733d9b463921b2c4ec79}{}\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!Y@{Y}}
\index{Y@{Y}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\subsubsection[{Y}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Y} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmux__2__1_a212cdb12afa7733d9b463921b2c4ec79}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write\+\_\+16/\hyperlink{mux__2__1_8vhd}{mux\+\_\+2\+\_\+1.\+vhd}\end{DoxyCompactItemize}
