<html><body><samp><pre>
<!@TC:1496695752>
#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.7\Synplify
#OS: Windows 8 6.2
#Hostname: DESKTOP-098QPET

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1496695757> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1496695757> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1496695757> | Setting time resolution to ns
@N: : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd:17:7:17:20:@N::@XP_MSG">sha256_system.vhd(17)</a><!@TM:1496695757> | Top entity is set to sha256_system.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1496695757> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system\sha256_system.vhd:17:7:17:20:@N:CD630:@XP_MSG">sha256_system.vhd(17)</a><!@TM:1496695757> | Synthesizing work.sha256_system.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\zero_concat.vhd:23:7:23:18:@N:CD630:@XP_MSG">zero_concat.vhd(23)</a><!@TM:1496695757> | Synthesizing work.zero_concat.architecture_zero_concat 
Post processing for work.zero_concat.architecture_zero_concat
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\sha256_system_sb.vhd:20:7:20:23:@N:CD630:@XP_MSG">sha256_system_sb.vhd(20)</a><!@TM:1496695757> | Synthesizing work.sha256_system_sb.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1496695757> | Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS.vhd:17:7:17:27:@N:CD630:@XP_MSG">sha256_system_sb_MSS.vhd(17)</a><!@TM:1496695757> | Synthesizing work.sha256_system_sb_mss.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb_MSS\sha256_system_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">sha256_system_sb_MSS_syn.vhd(10)</a><!@TM:1496695757> | Synthesizing work.mss_060.def_arch 
Post processing for work.mss_060.def_arch
Post processing for work.sha256_system_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:8:7:8:36:@N:CD630:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1496695757> | Synthesizing work.sha256_system_sb_fabosc_0_osc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1496695757> | Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1496695757> | Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1496695757> | Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.sha256_system_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1496695757> | XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(15)</a><!@TM:1496695757> | XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1496695757> | RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1496695757> | RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1496695757> | Synthesizing work.coreresetp.rtl 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1496695757> | Signal soft_ext_reset_out in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1496695757> | Signal soft_reset_f2m in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1496695757> | Signal soft_m3_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1496695757> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1496695757> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1496695757> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1496695757> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1496695757> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1496695757> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1496695757> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1496695757> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1496695757> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1496695757> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1496695757> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1496695757> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process</font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:CL169:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1496695757> | Pruning register count_ddr_2(13 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1496695757> | Pruning register count_sdif3_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1496695757> | Pruning register count_sdif2_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1496695757> | Pruning register count_sdif1_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1496695757> | Pruning register count_sdif0_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_ddr_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_ddr_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_sdif3_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_sdif2_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_sdif1_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_sdif0_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_sdif3_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_sdif2_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_sdif1_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1496695757> | Pruning register count_sdif0_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1496695757> | Pruning register count_sdif3_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1496695757> | Pruning register count_sdif2_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1496695757> | Pruning register count_sdif1_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1496695757> | Pruning register count_sdif0_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695757> | Pruning register count_ddr_enable_3  </font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@N:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1496695757> | Sharing sequential element M3_RESET_N_int.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695757> | Sharing sequential element sdif2_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695757> | Sharing sequential element sdif1_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695757> | Sharing sequential element sdif0_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695757> | Sharing sequential element fpll_lock_q1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL190:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1496695757> | Optimizing register bit EXT_RESET_OUT_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695757> | Pruning register release_ext_reset  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1496695757> | Pruning register EXT_RESET_OUT_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1496695757> | Pruning register sm2_state(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1496695757> | Pruning register sm2_areset_n_q1  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1496695757> | Pruning register sm2_areset_n_clk_base  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:27:7:27:18:@N:CD630:@XP_MSG">coreahblite.vhd(27)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite.coreahblite_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:25:7:25:29:@N:CD630:@XP_MSG">coreahblite_matrix4x16.vhd(25)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:24:7:24:29:@N:CD630:@XP_MSG">coreahblite_slavestage.vhd(24)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite_slavestage.trans 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:22:7:22:31:@N:CD630:@XP_MSG">coreahblite_slavearbiter.vhd(22)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:391:12:391:26:@W:CD604:@XP_MSG">coreahblite_slavearbiter.vhd(391)</a><!@TM:1496695757> | OTHERS clause is not synthesized </font>
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:339:8:339:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(339)</a><!@TM:1496695757> | Signal sdataready in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:340:8:340:14:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(340)</a><!@TM:1496695757> | Signal shresp in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:341:8:341:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1496695757> | Signal hrdata_s0 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:341:20:341:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1496695757> | Signal hreadyout_s0 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:342:8:342:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1496695757> | Signal hrdata_s1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:342:20:342:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1496695757> | Signal hreadyout_s1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:8:343:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1496695757> | Signal hrdata_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:20:343:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1496695757> | Signal hreadyout_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:8:344:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1496695757> | Signal hrdata_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:20:344:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1496695757> | Signal hreadyout_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:8:345:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1496695757> | Signal hrdata_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:20:345:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1496695757> | Signal hreadyout_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:8:346:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1496695757> | Signal hrdata_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:20:346:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1496695757> | Signal hreadyout_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:8:347:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1496695757> | Signal hrdata_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:20:347:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1496695757> | Signal hreadyout_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:8:348:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1496695757> | Signal hrdata_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:20:348:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1496695757> | Signal hreadyout_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:8:349:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1496695757> | Signal hrdata_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:20:349:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1496695757> | Signal hreadyout_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:8:350:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1496695757> | Signal hrdata_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:20:350:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1496695757> | Signal hreadyout_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:8:351:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1496695757> | Signal hrdata_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:20:351:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1496695757> | Signal hreadyout_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:8:352:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1496695757> | Signal hrdata_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:20:352:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1496695757> | Signal hreadyout_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:8:353:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1496695757> | Signal hrdata_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:20:353:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1496695757> | Signal hreadyout_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:8:354:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1496695757> | Signal hrdata_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:20:354:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1496695757> | Signal hreadyout_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:8:355:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1496695757> | Signal hrdata_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:20:355:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1496695757> | Signal hreadyout_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:8:356:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1496695757> | Signal hrdata_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:20:356:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1496695757> | Signal hreadyout_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:8:357:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1496695757> | Signal hrdata_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:20:357:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1496695757> | Signal hreadyout_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:637:12:637:26:@W:CD604:@XP_MSG">coreahblite_masterstage.vhd(637)</a><!@TM:1496695757> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:22:7:22:33:@N:CD630:@XP_MSG">coreahblite_defaultslavesm.vhd(22)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:63:12:63:26:@W:CD604:@XP_MSG">coreahblite_defaultslavesm.vhd(63)</a><!@TM:1496695757> | OTHERS clause is not synthesized </font>
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:644:8:644:10:@N:CL177:@XP_MSG">coreahblite_masterstage.vhd(644)</a><!@TM:1496695757> | Sharing sequential element addrRegSMCurrentState.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:342:8:342:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1496695757> | Signal hrdata_s1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:342:20:342:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1496695757> | Signal hreadyout_s1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:8:343:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1496695757> | Signal hrdata_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:20:343:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1496695757> | Signal hreadyout_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:8:344:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1496695757> | Signal hrdata_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:20:344:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1496695757> | Signal hreadyout_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:8:345:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1496695757> | Signal hrdata_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:20:345:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1496695757> | Signal hreadyout_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:8:346:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1496695757> | Signal hrdata_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:20:346:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1496695757> | Signal hreadyout_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:8:347:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1496695757> | Signal hrdata_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:20:347:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1496695757> | Signal hreadyout_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:8:348:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1496695757> | Signal hrdata_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:20:348:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1496695757> | Signal hreadyout_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:8:349:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1496695757> | Signal hrdata_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:20:349:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1496695757> | Signal hreadyout_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:8:350:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1496695757> | Signal hrdata_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:20:350:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1496695757> | Signal hreadyout_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:8:351:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1496695757> | Signal hrdata_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:20:351:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1496695757> | Signal hreadyout_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:8:352:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1496695757> | Signal hrdata_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:20:352:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1496695757> | Signal hreadyout_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:8:353:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1496695757> | Signal hrdata_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:20:353:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1496695757> | Signal hreadyout_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:8:354:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1496695757> | Signal hrdata_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:20:354:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1496695757> | Signal hreadyout_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:8:355:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1496695757> | Signal hrdata_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:20:355:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1496695757> | Signal hreadyout_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:8:356:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1496695757> | Signal hrdata_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:20:356:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1496695757> | Signal hreadyout_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:8:357:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1496695757> | Signal hrdata_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:20:357:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1496695757> | Signal hreadyout_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:637:12:637:26:@W:CD604:@XP_MSG">coreahblite_masterstage.vhd(637)</a><!@TM:1496695757> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1496695757> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:644:8:644:10:@N:CL177:@XP_MSG">coreahblite_masterstage.vhd(644)</a><!@TM:1496695757> | Sharing sequential element addrRegSMCurrentState.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\CCC_0\sha256_system_sb_CCC_0_FCCC.vhd:8:7:8:34:@N:CD630:@XP_MSG">sha256_system_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1496695757> | Synthesizing work.sha256_system_sb_ccc_0_fccc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:794:10:794:13:@N:CD630:@XP_MSG">smartfusion2.vhd(794)</a><!@TM:1496695757> | Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1496695757> | Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1496695757> | Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.sha256_system_sb_ccc_0_fccc.def_arch
Post processing for work.sha256_system_sb.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\work\SHA256_BLOCK\SHA256_BLOCK.vhd:17:7:17:19:@N:CD630:@XP_MSG">SHA256_BLOCK.vhd(17)</a><!@TM:1496695757> | Synthesizing work.sha256_block.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:33:7:33:24:@N:CD630:@XP_MSG">sha256_controller.vhd(33)</a><!@TM:1496695757> | Synthesizing work.sha256_controller.architecture_sha256_controller 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:62:20:62:22:@N:CD231:@XP_MSG">sha256_controller.vhd(62)</a><!@TM:1496695757> | Using onehot encoding for type state_type (wait_data="100000")
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:114:4:114:11:@W:CG296:@XP_MSG">sha256_controller.vhd(114)</a><!@TM:1496695757> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:156:38:156:45:@W:CG290:@XP_MSG">sha256_controller.vhd(156)</a><!@TM:1496695757> | Referenced variable counter is not in sensitivity list</font>
Post processing for work.sha256_controller.architecture_sha256_controller
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:47:28:47:31:@A:CL109:@XP_MSG">sha256_controller.vhd(47)</a><!@TM:1496695757> | Too many clocks (> 8) for set/reset analysis of start_o, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:47:28:47:31:@W:CL117:@XP_MSG">sha256_controller.vhd(47)</a><!@TM:1496695757> | Latch generated from process for signal start_o; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:50:67:50:68:@W:CL117:@XP_MSG">sha256_controller.vhd(50)</a><!@TM:1496695757> | Latch generated from process for signal extra_add; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:47:28:47:31:@W:CL117:@XP_MSG">sha256_controller.vhd(47)</a><!@TM:1496695757> | Latch generated from process for signal end_o; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:50:67:50:68:@W:CL117:@XP_MSG">sha256_controller.vhd(50)</a><!@TM:1496695757> | Latch generated from process for signal restart; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:56:31:56:34:@W:CL117:@XP_MSG">sha256_controller.vhd(56)</a><!@TM:1496695757> | Latch generated from process for signal bytes_o(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:116:8:116:12:@W:CL117:@XP_MSG">sha256_controller.vhd(116)</a><!@TM:1496695757> | Latch generated from process for signal ce_o; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:50:67:50:68:@W:CL117:@XP_MSG">sha256_controller.vhd(50)</a><!@TM:1496695757> | Latch generated from process for signal sel_di; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:47:28:47:31:@W:CL117:@XP_MSG">sha256_controller.vhd(47)</a><!@TM:1496695757> | Latch generated from process for signal di_wr_o; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\reg_2x32.vhd:23:7:23:16:@N:CD630:@XP_MSG">reg_2x32.vhd(23)</a><!@TM:1496695757> | Synthesizing work.reg_16x32.architecture_reg_16x32 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\LiberoProjects\sha256_project\hdl\reg_2x32.vhd:50:11:50:22:@W:CD638:@XP_MSG">reg_2x32.vhd(50)</a><!@TM:1496695757> | Signal d_out_ready is undriven </font>
Post processing for work.reg_16x32.architecture_reg_16x32
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\limiter_1cycle.vhd:22:7:22:21:@N:CD630:@XP_MSG">limiter_1cycle.vhd(22)</a><!@TM:1496695757> | Synthesizing work.limiter_1cycle.architecture_limiter_1cycle 
Post processing for work.limiter_1cycle.architecture_limiter_1cycle
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\gv_sha256.vhd:80:7:80:16:@N:CD630:@XP_MSG">gv_sha256.vhd(80)</a><!@TM:1496695757> | Synthesizing work.gv_sha256.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\LiberoProjects\sha256_project\hdl\gv_sha256.vhd:156:11:156:19:@W:CD638:@XP_MSG">gv_sha256.vhd(156)</a><!@TM:1496695757> | Signal pad_data is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_Ki_rom.vhd:56:7:56:20:@N:CD630:@XP_MSG">sha256_Ki_rom.vhd(56)</a><!@TM:1496695757> | Synthesizing work.sha256_ki_rom.behavioral 
Post processing for work.sha256_ki_rom.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_Kt_rom.vhd:59:7:59:20:@N:CD630:@XP_MSG">sha256_Kt_rom.vhd(59)</a><!@TM:1496695757> | Synthesizing work.sha256_kt_rom.behavioral 
Post processing for work.sha256_kt_rom.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_regs.vhd:55:7:55:18:@N:CD630:@XP_MSG">sha256_regs.vhd(55)</a><!@TM:1496695757> | Synthesizing work.sha256_regs.rtl 
Post processing for work.sha256_regs.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_hash_core.vhd:60:7:60:23:@N:CD630:@XP_MSG">sha256_hash_core.vhd(60)</a><!@TM:1496695757> | Synthesizing work.sha256_hash_core.rtl 
Post processing for work.sha256_hash_core.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_msg_sch.vhd:54:7:54:21:@N:CD630:@XP_MSG">sha256_msg_sch.vhd(54)</a><!@TM:1496695757> | Synthesizing work.sha256_msg_sch.rtl 
Post processing for work.sha256_msg_sch.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_padding.vhd:58:7:58:21:@N:CD630:@XP_MSG">sha256_padding.vhd(58)</a><!@TM:1496695757> | Synthesizing work.sha256_padding.rtl 
Post processing for work.sha256_padding.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:250:7:250:21:@N:CD630:@XP_MSG">sha256_control.vhd(250)</a><!@TM:1496695757> | Synthesizing work.sha256_control.rtl 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:283:31:283:33:@N:CD231:@XP_MSG">sha256_control.vhd(283)</a><!@TM:1496695757> | Using onehot encoding for type hash_toplevel_control (st_reset="1000000")
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:551:12:551:26:@W:CD604:@XP_MSG">sha256_control.vhd(551)</a><!@TM:1496695757> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:426:86:426:95:@W:CD434:@XP_MSG">sha256_control.vhd(426)</a><!@TM:1496695757> | Signal sha_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:578:44:578:56:@W:CD434:@XP_MSG">sha256_control.vhd(578)</a><!@TM:1496695757> | Signal padding_next in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:578:66:578:76:@W:CD434:@XP_MSG">sha256_control.vhd(578)</a><!@TM:1496695757> | Signal one_insert in the sensitivity list is not used in the process</font>
Post processing for work.sha256_control.rtl
Post processing for work.gv_sha256.rtl
Post processing for work.sha256_block.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\component\work\reg9_1x32\reg9_1x32.vhd:17:7:17:16:@N:CD630:@XP_MSG">reg9_1x32.vhd(17)</a><!@TM:1496695757> | Synthesizing work.reg9_1x32.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\reg_1x32.vhd:23:7:23:15:@N:CD630:@XP_MSG">reg_1x32.vhd(23)</a><!@TM:1496695757> | Synthesizing work.reg_1x32.architecture_reg_1x32 
Post processing for work.reg_1x32.architecture_reg_1x32
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\mux_9_1.vhd:23:7:23:14:@N:CD630:@XP_MSG">mux_9_1.vhd(23)</a><!@TM:1496695757> | Synthesizing work.mux_9_1.architecture_mux_9_1 
Post processing for work.mux_9_1.architecture_mux_9_1
Post processing for work.reg9_1x32.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:10:7:10:22:@N:CD630:@XP_MSG">AHB_slave_dummy.vhd(10)</a><!@TM:1496695757> | Synthesizing work.ahb_slave_dummy.behaviour 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:128:16:128:30:@W:CD604:@XP_MSG">AHB_slave_dummy.vhd(128)</a><!@TM:1496695757> | OTHERS clause is not synthesized </font>
Post processing for work.ahb_slave_dummy.behaviour
Post processing for work.sha256_system.rtl
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:69:4:69:6:@N:CL201:@XP_MSG">AHB_slave_dummy.vhd(69)</a><!@TM:1496695757> | Trying to extract state machine for register FSM
Extracted state machine for register FSM
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:15:4:15:9:@W:CL246:@XP_MSG">AHB_slave_dummy.vhd(15)</a><!@TM:1496695757> | Input port bits 31 to 11 of haddr(31 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:15:4:15:9:@W:CL246:@XP_MSG">AHB_slave_dummy.vhd(15)</a><!@TM:1496695757> | Input port bits 1 to 0 of haddr(31 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\hdl\AHB_slave_dummy.vhd:23:4:23:10:@W:CL247:@XP_MSG">AHB_slave_dummy.vhd(23)</a><!@TM:1496695757> | Input port bit 0 of htrans(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:384:8:384:10:@W:CL189:@XP_MSG">sha256_control.vhd(384)</a><!@TM:1496695757> | Register bit msg_bit_cnt_reg(0) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:384:8:384:10:@W:CL189:@XP_MSG">sha256_control.vhd(384)</a><!@TM:1496695757> | Register bit msg_bit_cnt_reg(1) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:384:8:384:10:@W:CL189:@XP_MSG">sha256_control.vhd(384)</a><!@TM:1496695757> | Register bit msg_bit_cnt_reg(2) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:384:8:384:10:@W:CL279:@XP_MSG">sha256_control.vhd(384)</a><!@TM:1496695757> | Pruning register bits 2 to 0 of msg_bit_cnt_reg(63 downto 0)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:354:8:354:10:@N:CL201:@XP_MSG">sha256_control.vhd(354)</a><!@TM:1496695757> | Trying to extract state machine for register hash_control_st_reg
Extracted state machine for register hash_control_st_reg
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_control.vhd:354:8:354:10:@W:CL249:@XP_MSG">sha256_control.vhd(354)</a><!@TM:1496695757> | Initial value is not supported on state machine hash_control_st_reg</font>
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_msg_sch.vhd:122:8:122:10:@N:CL135:@XP_MSG">sha256_msg_sch.vhd(122)</a><!@TM:1496695757> | Found seqShift r2, depth=8, width=32
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_msg_sch.vhd:122:8:122:10:@N:CL135:@XP_MSG">sha256_msg_sch.vhd(122)</a><!@TM:1496695757> | Found seqShift r10, depth=5, width=32
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\hdl\sha256_controller.vhd:76:8:76:10:@N:CL201:@XP_MSG">sha256_controller.vhd(76)</a><!@TM:1496695757> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:45:8:45:18:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(45)</a><!@TM:1496695757> | Input port bits 16 to 1 of sdataready(16 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:14:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1496695757> | Input port bits 16 to 1 of shresp(16 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:57:8:57:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(57)</a><!@TM:1496695757> | Input HRDATA_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:58:8:58:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(58)</a><!@TM:1496695757> | Input HREADYOUT_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:59:8:59:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1496695757> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:60:8:60:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1496695757> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:61:8:61:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1496695757> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:62:8:62:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1496695757> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1496695757> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:64:8:64:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1496695757> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:65:8:65:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1496695757> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:66:8:66:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1496695757> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:67:8:67:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1496695757> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:68:8:68:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1496695757> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:69:8:69:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1496695757> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:70:8:70:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1496695757> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:71:8:71:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1496695757> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:72:8:72:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1496695757> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:73:8:73:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(73)</a><!@TM:1496695757> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:74:8:74:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(74)</a><!@TM:1496695757> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:75:8:75:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(75)</a><!@TM:1496695757> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:76:8:76:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(76)</a><!@TM:1496695757> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:77:8:77:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(77)</a><!@TM:1496695757> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:78:8:78:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(78)</a><!@TM:1496695757> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:79:8:79:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(79)</a><!@TM:1496695757> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:80:8:80:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(80)</a><!@TM:1496695757> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:81:8:81:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(81)</a><!@TM:1496695757> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:82:8:82:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(82)</a><!@TM:1496695757> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:83:8:83:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(83)</a><!@TM:1496695757> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:84:8:84:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(84)</a><!@TM:1496695757> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:85:8:85:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(85)</a><!@TM:1496695757> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:86:8:86:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(86)</a><!@TM:1496695757> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:87:8:87:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(87)</a><!@TM:1496695757> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:88:8:88:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(88)</a><!@TM:1496695757> | Input HREADYOUT_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:45:8:45:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(45)</a><!@TM:1496695757> | Input SDATAREADY is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:14:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1496695757> | Input SHRESP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:55:8:55:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(55)</a><!@TM:1496695757> | Input HRDATA_S0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:56:8:56:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(56)</a><!@TM:1496695757> | Input HREADYOUT_S0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:57:8:57:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(57)</a><!@TM:1496695757> | Input HRDATA_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:58:8:58:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(58)</a><!@TM:1496695757> | Input HREADYOUT_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:59:8:59:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1496695757> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:60:8:60:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1496695757> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:61:8:61:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1496695757> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:62:8:62:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1496695757> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1496695757> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:64:8:64:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1496695757> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:65:8:65:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1496695757> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:66:8:66:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1496695757> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:67:8:67:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1496695757> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:68:8:68:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1496695757> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:69:8:69:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1496695757> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:70:8:70:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1496695757> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:71:8:71:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1496695757> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:72:8:72:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1496695757> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:73:8:73:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(73)</a><!@TM:1496695757> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:74:8:74:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(74)</a><!@TM:1496695757> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:75:8:75:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(75)</a><!@TM:1496695757> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:76:8:76:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(76)</a><!@TM:1496695757> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:77:8:77:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(77)</a><!@TM:1496695757> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:78:8:78:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(78)</a><!@TM:1496695757> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:79:8:79:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(79)</a><!@TM:1496695757> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:80:8:80:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(80)</a><!@TM:1496695757> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:81:8:81:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(81)</a><!@TM:1496695757> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:82:8:82:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(82)</a><!@TM:1496695757> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:83:8:83:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(83)</a><!@TM:1496695757> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:84:8:84:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(84)</a><!@TM:1496695757> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:85:8:85:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(85)</a><!@TM:1496695757> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:86:8:86:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(86)</a><!@TM:1496695757> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:87:8:87:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(87)</a><!@TM:1496695757> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:88:8:88:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(88)</a><!@TM:1496695757> | Input HREADYOUT_S16 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695757> | Trying to extract state machine for register arbRegSMCurrentState
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:54:8:54:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(54)</a><!@TM:1496695757> | Input HWDATA_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(63)</a><!@TM:1496695757> | Input HWDATA_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:72:8:72:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(72)</a><!@TM:1496695757> | Input HWDATA_M3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:87:8:87:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(87)</a><!@TM:1496695757> | Input HRDATA_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:88:8:88:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(88)</a><!@TM:1496695757> | Input HREADYOUT_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:89:8:89:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(89)</a><!@TM:1496695757> | Input HRESP_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:98:8:98:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(98)</a><!@TM:1496695757> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:99:8:99:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(99)</a><!@TM:1496695757> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:100:8:100:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(100)</a><!@TM:1496695757> | Input HRESP_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:109:8:109:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(109)</a><!@TM:1496695757> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:110:8:110:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(110)</a><!@TM:1496695757> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:111:8:111:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(111)</a><!@TM:1496695757> | Input HRESP_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:120:8:120:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(120)</a><!@TM:1496695757> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:121:8:121:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(121)</a><!@TM:1496695757> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:122:8:122:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(122)</a><!@TM:1496695757> | Input HRESP_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:131:8:131:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(131)</a><!@TM:1496695757> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:132:8:132:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(132)</a><!@TM:1496695757> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:133:8:133:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(133)</a><!@TM:1496695757> | Input HRESP_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:142:8:142:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(142)</a><!@TM:1496695757> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:143:8:143:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(143)</a><!@TM:1496695757> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:144:8:144:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(144)</a><!@TM:1496695757> | Input HRESP_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:153:8:153:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(153)</a><!@TM:1496695757> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:154:8:154:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(154)</a><!@TM:1496695757> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:155:8:155:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(155)</a><!@TM:1496695757> | Input HRESP_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:164:8:164:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(164)</a><!@TM:1496695757> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:165:8:165:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(165)</a><!@TM:1496695757> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:166:8:166:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(166)</a><!@TM:1496695757> | Input HRESP_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:175:8:175:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(175)</a><!@TM:1496695757> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:176:8:176:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(176)</a><!@TM:1496695757> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:177:8:177:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(177)</a><!@TM:1496695757> | Input HRESP_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:186:8:186:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(186)</a><!@TM:1496695757> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:187:8:187:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(187)</a><!@TM:1496695757> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:188:8:188:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(188)</a><!@TM:1496695757> | Input HRESP_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:197:8:197:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(197)</a><!@TM:1496695757> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:198:8:198:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(198)</a><!@TM:1496695757> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:199:8:199:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(199)</a><!@TM:1496695757> | Input HRESP_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:208:8:208:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(208)</a><!@TM:1496695757> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:209:8:209:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(209)</a><!@TM:1496695757> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:210:8:210:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(210)</a><!@TM:1496695757> | Input HRESP_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:219:8:219:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(219)</a><!@TM:1496695757> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:220:8:220:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(220)</a><!@TM:1496695757> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:221:8:221:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(221)</a><!@TM:1496695757> | Input HRESP_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:230:8:230:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(230)</a><!@TM:1496695757> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:231:8:231:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(231)</a><!@TM:1496695757> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:232:8:232:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(232)</a><!@TM:1496695757> | Input HRESP_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:241:8:241:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(241)</a><!@TM:1496695757> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:242:8:242:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(242)</a><!@TM:1496695757> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:243:8:243:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(243)</a><!@TM:1496695757> | Input HRESP_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:252:8:252:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(252)</a><!@TM:1496695757> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:253:8:253:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(253)</a><!@TM:1496695757> | Input HREADYOUT_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:254:8:254:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(254)</a><!@TM:1496695757> | Input HRESP_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:124:0:124:9:@W:CL247:@XP_MSG">coreahblite.vhd(124)</a><!@TM:1496695757> | Input port bit 0 of htrans_m0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:135:0:135:9:@W:CL247:@XP_MSG">coreahblite.vhd(135)</a><!@TM:1496695757> | Input port bit 0 of htrans_m1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:146:0:146:9:@W:CL247:@XP_MSG">coreahblite.vhd(146)</a><!@TM:1496695757> | Input port bit 0 of htrans_m2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:157:0:157:9:@W:CL247:@XP_MSG">coreahblite.vhd(157)</a><!@TM:1496695757> | Input port bit 0 of htrans_m3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:167:0:167:8:@W:CL247:@XP_MSG">coreahblite.vhd(167)</a><!@TM:1496695757> | Input port bit 1 of hresp_s0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:180:0:180:8:@W:CL247:@XP_MSG">coreahblite.vhd(180)</a><!@TM:1496695757> | Input port bit 1 of hresp_s1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:193:0:193:8:@W:CL247:@XP_MSG">coreahblite.vhd(193)</a><!@TM:1496695757> | Input port bit 1 of hresp_s2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:206:0:206:8:@W:CL247:@XP_MSG">coreahblite.vhd(206)</a><!@TM:1496695757> | Input port bit 1 of hresp_s3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:219:0:219:8:@W:CL247:@XP_MSG">coreahblite.vhd(219)</a><!@TM:1496695757> | Input port bit 1 of hresp_s4(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:232:0:232:8:@W:CL247:@XP_MSG">coreahblite.vhd(232)</a><!@TM:1496695757> | Input port bit 1 of hresp_s5(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:245:0:245:8:@W:CL247:@XP_MSG">coreahblite.vhd(245)</a><!@TM:1496695757> | Input port bit 1 of hresp_s6(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:258:0:258:8:@W:CL247:@XP_MSG">coreahblite.vhd(258)</a><!@TM:1496695757> | Input port bit 1 of hresp_s7(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:271:0:271:8:@W:CL247:@XP_MSG">coreahblite.vhd(271)</a><!@TM:1496695757> | Input port bit 1 of hresp_s8(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:284:0:284:8:@W:CL247:@XP_MSG">coreahblite.vhd(284)</a><!@TM:1496695757> | Input port bit 1 of hresp_s9(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:297:0:297:9:@W:CL247:@XP_MSG">coreahblite.vhd(297)</a><!@TM:1496695757> | Input port bit 1 of hresp_s10(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:310:0:310:9:@W:CL247:@XP_MSG">coreahblite.vhd(310)</a><!@TM:1496695757> | Input port bit 1 of hresp_s11(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:323:0:323:9:@W:CL247:@XP_MSG">coreahblite.vhd(323)</a><!@TM:1496695757> | Input port bit 1 of hresp_s12(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:336:0:336:9:@W:CL247:@XP_MSG">coreahblite.vhd(336)</a><!@TM:1496695757> | Input port bit 1 of hresp_s13(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:349:0:349:9:@W:CL247:@XP_MSG">coreahblite.vhd(349)</a><!@TM:1496695757> | Input port bit 1 of hresp_s14(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:362:0:362:9:@W:CL247:@XP_MSG">coreahblite.vhd(362)</a><!@TM:1496695757> | Input port bit 1 of hresp_s15(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:375:0:375:9:@W:CL247:@XP_MSG">coreahblite.vhd(375)</a><!@TM:1496695757> | Input port bit 1 of hresp_s16(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:127:0:127:9:@W:CL159:@XP_MSG">coreahblite.vhd(127)</a><!@TM:1496695757> | Input HBURST_M0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:128:0:128:8:@W:CL159:@XP_MSG">coreahblite.vhd(128)</a><!@TM:1496695757> | Input HPROT_M0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:138:0:138:9:@W:CL159:@XP_MSG">coreahblite.vhd(138)</a><!@TM:1496695757> | Input HBURST_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:139:0:139:8:@W:CL159:@XP_MSG">coreahblite.vhd(139)</a><!@TM:1496695757> | Input HPROT_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:149:0:149:9:@W:CL159:@XP_MSG">coreahblite.vhd(149)</a><!@TM:1496695757> | Input HBURST_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:150:0:150:8:@W:CL159:@XP_MSG">coreahblite.vhd(150)</a><!@TM:1496695757> | Input HPROT_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:160:0:160:9:@W:CL159:@XP_MSG">coreahblite.vhd(160)</a><!@TM:1496695757> | Input HBURST_M3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:161:0:161:8:@W:CL159:@XP_MSG">coreahblite.vhd(161)</a><!@TM:1496695757> | Input HPROT_M3 is unused</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695757> | Sharing sequential element sdif0_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695757> | Sharing sequential element fpll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695757> | Sharing sequential element sdif1_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695757> | Sharing sequential element sdif2_spll_lock_q2.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1496695757> | Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1496695757> | Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1496695757> | Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1496695757> | Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695757> | Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@W:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1496695757> | Input CLK_LTSSM is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@W:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1496695757> | Input FPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@W:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1496695757> | Input SDIF0_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@W:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1496695757> | Input SDIF1_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@W:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1496695757> | Input SDIF2_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@W:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1496695757> | Input SDIF3_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@W:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1496695757> | Input SDIF0_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@W:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1496695757> | Input SDIF0_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@W:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1496695757> | Input SDIF0_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@W:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1496695757> | Input SDIF1_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@W:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1496695757> | Input SDIF1_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@W:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1496695757> | Input SDIF1_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@W:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1496695757> | Input SDIF2_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@W:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1496695757> | Input SDIF2_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@W:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1496695757> | Input SDIF2_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@W:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1496695757> | Input SDIF3_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@W:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1496695757> | Input SDIF3_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@W:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1496695757> | Input SDIF3_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@W:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1496695757> | Input SOFT_EXT_RESET_OUT is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@W:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1496695757> | Input SOFT_RESET_F2M is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@W:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1496695757> | Input SOFT_M3_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@W:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1496695757> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@W:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1496695757> | Input SOFT_FDDR_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@W:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1496695757> | Input SOFT_SDIF0_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@W:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1496695757> | Input SOFT_SDIF0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@W:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1496695757> | Input SOFT_SDIF1_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@W:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1496695757> | Input SOFT_SDIF1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@W:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1496695757> | Input SOFT_SDIF2_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@W:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1496695757> | Input SOFT_SDIF2_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@W:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1496695757> | Input SOFT_SDIF3_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@W:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1496695757> | Input SOFT_SDIF3_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@W:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1496695757> | Input SOFT_SDIF0_0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@W:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1496695757> | Input SOFT_SDIF0_1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\LiberoProjects\sha256_project\component\work\sha256_system_sb\FABOSC_0\sha256_system_sb_FABOSC_0_OSC.vhd:10:10:10:13:@W:CL159:@XP_MSG">sha256_system_sb_FABOSC_0_OSC.vhd(10)</a><!@TM:1496695757> | Input XTL is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 118MB peak: 124MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Jun 05 21:49:16 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1496695757> | Running in 64-bit mode 
File E:\LiberoProjects\sha256_project\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 05 21:49:16 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Jun 05 21:49:17 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1496695758> | Running in 64-bit mode 
File E:\LiberoProjects\sha256_project\synthesis\synwork\sha256_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 05 21:49:18 2017

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\LiberoProjects\sha256_project\designer\sha256_system\synthesis.fdc
Linked File: <a href="E:\LiberoProjects\sha256_project\synthesis\sha256_system_scck.rpt:@XP_FILE">sha256_system_scck.rpt</a>
Printing clock  summary report in "E:\LiberoProjects\sha256_project\synthesis\sha256_system_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1496695760> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1496695760> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 124MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 124MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 125MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5322:4:5322:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5322)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5268:4:5268:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5268)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5214:4:5214:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5214)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5160:4:5160:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5160)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5106:4:5106:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5106)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5052:4:5052:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5052)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4944:4:4944:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4944)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4890:4:4890:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4890)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4836:4:4836:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4836)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4782:4:4782:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4782)</a><!@TM:1496695760> | Removing user instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6,  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695760> | Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695760> | Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695760> | Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695760> | Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1496695760> | Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1496695760> | Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1496695760> | Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1496695760> | Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1496695760> | Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1496695760> | Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1496695760> | Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1496695760> | Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4238:4:4238:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4238)</a><!@TM:1496695760> | Removing instance masterstage_1 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4311:4:4311:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4311)</a><!@TM:1496695760> | Removing instance masterstage_2 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4384:4:4384:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4384)</a><!@TM:1496695760> | Removing instance masterstage_3 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4512:4:4512:16:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4512)</a><!@TM:1496695760> | Removing instance slavestage_1 of view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695760> | Removing sequential instance INIT_DONE_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1496695760> | Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1496695760> | Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1496695760> | Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1496695760> | Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1496695760> | Removing sequential instance sm0_state[0:6] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1496695760> | Removing sequential instance CONFIG2_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1496695760> | Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1496695760> | Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1496695760> | Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1496695760> | Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695760> | Removing sequential instance sdif3_spll_lock_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1496695760> | Removing sequential instance CONFIG1_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance release_sdif3_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance release_sdif2_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance release_sdif1_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1496695760> | Removing sequential instance CONFIG2_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1496695760> | Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1496695760> | Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1496695760> | Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1496695760> | Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1496695760> | Removing sequential instance sdif3_spll_lock_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1496695760> | Removing sequential instance CONFIG1_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance release_sdif0_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance ddr_settled_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance release_sdif3_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance release_sdif2_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance release_sdif1_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance release_sdif0_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1496695760> | Removing sequential instance ddr_settled_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@N:BN362:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1496695760> | Removing sequential instance release_sdif3_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@N:BN362:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1496695760> | Removing sequential instance release_sdif2_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@N:BN362:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1496695760> | Removing sequential instance release_sdif1_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1496695760> | Removing sequential instance masterDataInProg[3:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695760> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_1_0(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@N:BN362:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1496695760> | Removing sequential instance release_sdif0_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:BN362:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1496695760> | Removing sequential instance ddr_settled of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1496695760> | Removing sequential instance sm0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1496695760> | Removing sequential instance sdif3_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1496695760> | Removing sequential instance sdif2_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1496695760> | Removing sequential instance sdif1_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:137:4:137:17:@N:BN115:@XP_MSG">coreahblite_slavestage.vhd(137)</a><!@TM:1496695760> | Removing instance slave_arbiter of view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1496695760> | Removing sequential instance sdif0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1496695760> | Removing sequential instance sm0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1496695760> | Removing sequential instance sm0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1496695760> | Removing sequential instance sdif3_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1496695760> | Removing sequential instance sdif2_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1496695760> | Removing sequential instance sdif1_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1496695760> | Removing sequential instance sdif0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1496695760> | Removing sequential instance sm0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1496695760> | Removing sequential instance SDIF3_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1496695760> | Removing sequential instance SDIF2_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1496695760> | Removing sequential instance SDIF1_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695760> | Removing sequential instance arbRegSMCurrentState[0:15] of view:PrimLib.statemachine(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1496695760> | Removing sequential instance SDIF0_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1496695760> | Removing sequential instance SDIF3_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1496695760> | Removing sequential instance SDIF2_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1496695760> | Removing sequential instance SDIF1_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1496695760> | Removing sequential instance SDIF0_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1496695760> | Removing sequential instance SDIF3_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1496695760> | Removing sequential instance SDIF2_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1496695760> | Removing sequential instance SDIF1_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1496695760> | Removing sequential instance SDIF0_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1496695760> | Removing sequential instance SDIF3_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1496695760> | Removing sequential instance SDIF2_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1496695760> | Removing sequential instance SDIF1_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1496695760> | Removing sequential instance SDIF0_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:116:8:116:12:@W:MT462:@XP_MSG">sha256_controller.vhd(116)</a><!@TM:1496695760> | Net SHA256_BLOCK_0.sha256_controller_0.un1_state_1 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:47:28:47:31:@W:MT462:@XP_MSG">sha256_controller.vhd(47)</a><!@TM:1496695760> | Net SHA256_BLOCK_0.sha256_controller_0.un1_state_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:156:19:156:49:@W:MT462:@XP_MSG">sha256_controller.vhd(156)</a><!@TM:1496695760> | Net SHA256_BLOCK_0.sha256_controller_0.extra_add_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:47:28:47:31:@W:MT462:@XP_MSG">sha256_controller.vhd(47)</a><!@TM:1496695760> | Net SHA256_BLOCK_0.sha256_controller_0.un1_state_5 appears to be an unidentified clock source. Assuming default frequency. </font>
syn_allowed_resources : blockrams=69  set on top level netlist sha256_system

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 154MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start                                                  Requested     Requested     Clock        Clock              
Clock                                                  Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------------
System                                                 100.0 MHz     10.000        system       system_clkgroup    
reg_16x32|ren_pos_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_3
sha256_controller|state_inferred_clock[1]              100.0 MHz     10.000        inferred     Inferred_clkgroup_1
sha256_controller|state_inferred_clock[4]              100.0 MHz     10.000        inferred     Inferred_clkgroup_2
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
===================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:50:67:50:68:@W:MT532:@XP_MSG">sha256_controller.vhd(50)</a><!@TM:1496695760> | Found signal identified as System clock which controls 1 sequential elements including SHA256_BLOCK_0.sha256_controller_0.extra_add.  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@W:MT530:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695760> | Found inferred clock sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 2074 sequential elements including AHB_slave_dummy_0.ready. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:47:28:47:31:@W:MT530:@XP_MSG">sha256_controller.vhd(47)</a><!@TM:1496695760> | Found inferred clock sha256_controller|state_inferred_clock[1] which controls 8 sequential elements including SHA256_BLOCK_0.sha256_controller_0.start_o. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:47:28:47:31:@W:MT530:@XP_MSG">sha256_controller.vhd(47)</a><!@TM:1496695760> | Found inferred clock sha256_controller|state_inferred_clock[4] which controls 3 sequential elements including SHA256_BLOCK_0.sha256_controller_0.start_o. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_2x32.vhd:54:9:54:11:@W:MT530:@XP_MSG">reg_2x32.vhd(54)</a><!@TM:1496695760> | Found inferred clock reg_16x32|ren_pos_inferred_clock which controls 32 sequential elements including SHA256_BLOCK_0.reg_16x32_0.data_out[31:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1496695760> | Writing default property annotation file E:\LiberoProjects\sha256_project\synthesis\sha256_system.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 154MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 05 21:49:20 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1496695774> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1496695774> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1496695774> | Sequential instance sha256_system_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1496695774> | Sequential instance sha256_system_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO171:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1496695774> | Sequential instance sha256_system_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@W:BN132:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.ren_pos,  because it is equivalent to instance reg9_1x32_0.reg_1x32_7.ren_pos</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@W:BN132:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_7.ren_pos,  because it is equivalent to instance reg9_1x32_0.reg_1x32_6.ren_pos</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@W:BN132:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_6.ren_pos,  because it is equivalent to instance reg9_1x32_0.reg_1x32_5.ren_pos</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@W:BN132:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_5.ren_pos,  because it is equivalent to instance reg9_1x32_0.reg_1x32_4.ren_pos</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@W:BN132:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_4.ren_pos,  because it is equivalent to instance reg9_1x32_0.reg_1x32_3.ren_pos</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@W:BN132:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_3.ren_pos,  because it is equivalent to instance reg9_1x32_0.reg_1x32_2.ren_pos</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@W:BN132:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_2.ren_pos,  because it is equivalent to instance reg9_1x32_0.reg_1x32_1.ren_pos</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@W:BN132:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_1.ren_pos,  because it is equivalent to instance reg9_1x32_0.reg_1x32_0.ren_pos</font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:156:19:156:49:@W:MT462:@XP_MSG">sha256_controller.vhd(156)</a><!@TM:1496695774> | Net SHA256_BLOCK_0.sha256_controller_0.extra_add_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

Encoding state machine FSM[0:2] (view:work.AHB_slave_dummy(behaviour))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_waddr[4] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_waddr[5] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_waddr[6] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_waddr[7] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_waddr[8] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_raddr[4] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_raddr[5] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_raddr[6] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_raddr[7] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\ahb_slave_dummy.vhd:69:4:69:6:@N:BN362:@XP_MSG">ahb_slave_dummy.vhd(69)</a><!@TM:1496695774> | Removing sequential instance lsram_raddr[8] of view:PrimLib.dffr(prim) in hierarchy view:work.AHB_slave_dummy(behaviour) because there are no references to its outputs 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd:155:34:155:36:@N:FX404:@XP_MSG">sha256_regs.vhd(155)</a><!@TM:1496695774> | Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H7[31:0] from Inst_sha256_regs.un1_sum7[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd:154:34:154:36:@N:FX404:@XP_MSG">sha256_regs.vhd(154)</a><!@TM:1496695774> | Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H6[31:0] from Inst_sha256_regs.un1_sum6[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd:153:34:153:36:@N:FX404:@XP_MSG">sha256_regs.vhd(153)</a><!@TM:1496695774> | Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H5[31:0] from Inst_sha256_regs.un1_sum5[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd:152:34:152:36:@N:FX404:@XP_MSG">sha256_regs.vhd(152)</a><!@TM:1496695774> | Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H4[31:0] from Inst_sha256_regs.un1_sum4[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd:151:34:151:36:@N:FX404:@XP_MSG">sha256_regs.vhd(151)</a><!@TM:1496695774> | Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H3[31:0] from Inst_sha256_regs.un1_sum3[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd:150:34:150:36:@N:FX404:@XP_MSG">sha256_regs.vhd(150)</a><!@TM:1496695774> | Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H2[31:0] from Inst_sha256_regs.un1_sum2[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd:149:34:149:36:@N:FX404:@XP_MSG">sha256_regs.vhd(149)</a><!@TM:1496695774> | Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H1[31:0] from Inst_sha256_regs.un1_sum1[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_regs.vhd:148:34:148:36:@N:FX404:@XP_MSG">sha256_regs.vhd(148)</a><!@TM:1496695774> | Found addmux in view:work.gv_sha256(rtl) inst Inst_sha256_regs.next_reg_H0[31:0] from Inst_sha256_regs.un1_sum0[31:0] 
Encoding state machine hash_control_st_reg[0:6] (view:work.sha256_control(rtl))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001
@N: : <a href="e:\liberoprojects\sha256_project\hdl\sha256_control.vhd:397:8:397:10:@N::@XP_MSG">sha256_control.vhd(397)</a><!@TM:1496695774> | Found counter in view:work.sha256_control(rtl) inst st_cnt_reg[6:0]
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_msg_sch.vhd:145:26:145:28:@N:FX404:@XP_MSG">sha256_msg_sch.vhd(145)</a><!@TM:1496695774> | Found addmux in view:work.sha256_msg_sch(rtl) inst next_r0[31:0] from sum0[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_hash_core.vhd:151:32:151:34:@N:FX404:@XP_MSG">sha256_hash_core.vhd(151)</a><!@TM:1496695774> | Found addmux in view:work.sha256_hash_core(rtl) inst next_reg_a[31:0] from sum0[31:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_hash_core.vhd:155:32:155:34:@N:FX404:@XP_MSG">sha256_hash_core.vhd(155)</a><!@TM:1496695774> | Found addmux in view:work.sha256_hash_core(rtl) inst next_reg_e[31:0] from sum2[31:0] 
Encoding state machine state[0:5] (view:work.sha256_controller(architecture_sha256_controller))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:179:8:179:10:@N::@XP_MSG">sha256_controller.vhd(179)</a><!@TM:1496695774> | Found counter in view:work.sha256_controller(architecture_sha256_controller) inst blocks_counter[31:0]
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:56:31:56:34:@W:BN132:@XP_MSG">sha256_controller.vhd(56)</a><!@TM:1496695774> | Removing sequential instance SHA256_BLOCK_0.sha256_controller_0.bytes_o[1],  because it is equivalent to instance SHA256_BLOCK_0.sha256_controller_0.bytes_o[0]</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[11] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] of view:PrimLib.dffr(prim) in hierarchy view:work.sha256_system_sb(rtl) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:305:8:305:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(305)</a><!@TM:1496695774> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@W:BN132:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26],  because it is equivalent to instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24]</font>
Encoding state machine arbRegSMCurrentState[0:15] (view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Register bit arbRegSMCurrentState[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Register bit arbRegSMCurrentState[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Register bit arbRegSMCurrentState[11] is always 0, optimizing ...</font>
Auto Dissolve of SHA256_BLOCK_0.reg_16x32_0 (inst of view:work.reg_16x32(architecture_reg_16x32))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[10] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[9] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[8] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[7] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[6] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 161MB peak: 163MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[0] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[9] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[8] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[3] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[1] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[2] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[31] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[30] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[29] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[28] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[27] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[26] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[25] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[24] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[23] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[22] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[21] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[20] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[19] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[18] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[17] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[16] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[15] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[14] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[13] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[12] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[11] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[10] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[9] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[8] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[7] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[6] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[5] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[4] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@N:BN362:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Removing sequential instance reg9_1x32_0.reg_1x32_8.line[3] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\liberoprojects\sha256_project\hdl\reg_1x32.vhd:46:4:46:6:@A:BN291:@XP_MSG">reg_1x32.vhd(46)</a><!@TM:1496695774> | Boundary register reg9_1x32_0.reg_1x32_8.line[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 163MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 163MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\liberoprojects\sha256_project\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1496695774> | Removing sequential instance sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] in hierarchy view:work.sha256_system(rtl) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 163MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 154MB peak: 163MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 163MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_kt_rom.vhd:78:14:78:16:@N:MO106:@XP_MSG">sha256_kt_rom.vhd(78)</a><!@TM:1496695774> | Found ROM, 'SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_kt_rom.next_rout[31:0]', 63 words by 32 bits 

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 155MB peak: 163MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 175MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -4.93ns		2702 /      1978
   2		0h:00m:08s		    -4.93ns		2135 /      1978
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_control.vhd:397:8:397:10:@N:FX271:@XP_MSG">sha256_control.vhd(397)</a><!@TM:1496695774> | Instance "SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[1]" with 126 loads replicated 3 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_control.vhd:397:8:397:10:@N:FX271:@XP_MSG">sha256_control.vhd(397)</a><!@TM:1496695774> | Instance "SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[2]" with 121 loads replicated 3 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_control.vhd:397:8:397:10:@N:FX271:@XP_MSG">sha256_control.vhd(397)</a><!@TM:1496695774> | Instance "SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[0]" with 137 loads replicated 3 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_control.vhd:397:8:397:10:@N:FX271:@XP_MSG">sha256_control.vhd(397)</a><!@TM:1496695774> | Instance "SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[4]" with 140 loads replicated 3 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_control.vhd:397:8:397:10:@N:FX271:@XP_MSG">sha256_control.vhd(397)</a><!@TM:1496695774> | Instance "SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[3]" with 92 loads replicated 3 times to improve timing 
Timing driven replication report
Added 15 Registers via timing driven replication
Added 0 LUTs via timing driven replication



   3		0h:00m:09s		    -4.93ns		2096 /      1993


   4		0h:00m:09s		    -4.93ns		2096 /      1993
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1496695774> | Promoting Net SHA256_BLOCK_0.sha256_controller_0.un2_rst_n_i on CLKINT  I_970  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1496695774> | Promoting Net SHA256_BLOCK_0.reg_16x32_0.ren_pos on CLKINT  I_971  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1496695774> | Promoting Net sha256_system_sb_0.MSS_READY on CLKINT  I_972  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1496695774> | Promoting Net sha256_system_sb_0_POWER_ON_RESET_N on CLKINT  I_973  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1496695774> | Promoting Net SHA256_BLOCK_0.sha256_controller_0.state_i_1[1] on CLKINT  I_974  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 178MB peak: 180MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 180MB peak: 180MB)



<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1994 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 40 clock pin(s) of sequential element(s)
0 instances converted, 40 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks =========================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                                         
--------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:sha256_system_sb_0.CCC_0.GL0_INST@|E:sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       sha256_system_sb_0.CCC_0.GL0_INST     CLKINT                 1994       sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST
==================================================================================================================================================
================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                                 Drive Element Type     Fanout     Sample Instance                                   Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:SHA256_BLOCK_0.sha256_controller_0.state_RNI2IR5[0]@|E:SHA256_BLOCK_0.sha256_controller_0.bytes_o[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       SHA256_BLOCK_0.sha256_controller_0.state_RNI2IR5[0]             CFG3                   2          SHA256_BLOCK_0.sha256_controller_0.bytes_o[0]     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:SHA256_BLOCK_0.sha256_controller_0.end_o_RNO@|E:SHA256_BLOCK_0.sha256_controller_0.end_o@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       SHA256_BLOCK_0.sha256_controller_0.end_o_RNO                    CFG3                   1          SHA256_BLOCK_0.sha256_controller_0.end_o          No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:SHA256_BLOCK_0.reg_16x32_0.ren_pos@|E:SHA256_BLOCK_0.reg_16x32_0.data_out[0]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       SHA256_BLOCK_0.reg_16x32_0.ren_pos                              SLE                    32         SHA256_BLOCK_0.reg_16x32_0.data_out[0]            No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:SHA256_BLOCK_0.sha256_controller_0.state[1]@|E:SHA256_BLOCK_0.sha256_controller_0.di_wr_o@|F:@syn_sample_clock_path2==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       SHA256_BLOCK_0.sha256_controller_0.state[1]                     SLE                    2          SHA256_BLOCK_0.sha256_controller_0.di_wr_o        No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:SHA256_BLOCK_0.sha256_controller_0.state[4]@|E:SHA256_BLOCK_0.sha256_controller_0.restart@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       SHA256_BLOCK_0.sha256_controller_0.state[4]                     SLE                    1          SHA256_BLOCK_0.sha256_controller_0.restart        No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:SHA256_BLOCK_0.sha256_controller_0.start_o_RNO@|E:SHA256_BLOCK_0.sha256_controller_0.start_o@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       SHA256_BLOCK_0.sha256_controller_0.start_o_RNO                  CFG4                   1          SHA256_BLOCK_0.sha256_controller_0.start_o        No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:SHA256_BLOCK_0.sha256_controller_0.un1_extra_add_1_sqmuxa_0@|E:SHA256_BLOCK_0.sha256_controller_0.extra_add@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       SHA256_BLOCK_0.sha256_controller_0.un1_extra_add_1_sqmuxa_0     CFG4                   1          SHA256_BLOCK_0.sha256_controller_0.extra_add      No gated clock conversion method for cell cell:ACG4.SLE
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 141MB peak: 181MB)

Writing Analyst data base E:\LiberoProjects\sha256_project\synthesis\synwork\sha256_system_m.srm
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:50:67:50:68:@W:MT462:@XP_MSG">sha256_controller.vhd(50)</a><!@TM:1496695774> | Net SHA256_BLOCK_0.sha256_controller_0.un1_extra_add_1_sqmuxa_0 appears to be an unidentified clock source. Assuming default frequency. </font>

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 175MB peak: 181MB)

Writing EDIF Netlist and constraint files
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\liberoprojects\sha256_project\hdl\sha256_controller.vhd:50:67:50:68:@W:MT462:@XP_MSG">sha256_controller.vhd(50)</a><!@TM:1496695774> | Net SHA256_BLOCK_0.sha256_controller_0.un1_extra_add_1_sqmuxa_0 appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1496695774> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1496695774> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 177MB peak: 181MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 173MB peak: 181MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="e:\liberoprojects\sha256_project\component\work\sha256_system_sb\ccc_0\sha256_system_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">sha256_system_sb_ccc_0_fccc.vhd(106)</a><!@TM:1496695774> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1496695774> | Found inferred clock sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:sha256_system_sb_0.CCC_0.GL0_net"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1496695774> | Found inferred clock sha256_controller|state_inferred_clock[4] with period 10.00ns. Please declare a user-defined clock on object "n:SHA256_BLOCK_0.sha256_controller_0.state[4]"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1496695774> | Found inferred clock sha256_controller|state_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:SHA256_BLOCK_0.sha256_controller_0.state[1]"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1496695774> | Found inferred clock reg_16x32|ren_pos_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:SHA256_BLOCK_0.reg_16x32_0.ren_pos"</font> 



<a name=timingReport9></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Jun 05 21:49:34 2017
#


Top view:               sha256_system
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\LiberoProjects\sha256_project\designer\sha256_system\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1496695774> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1496695774> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary </a>
*******************


Worst slack in design: -0.239

                                                       Requested     Estimated      Requested     Estimated                Clock        Clock              
Starting Clock                                         Frequency     Frequency      Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
reg_16x32|ren_pos_inferred_clock                       100.0 MHz     NA             10.000        NA            NA         inferred     Inferred_clkgroup_3
sha256_controller|state_inferred_clock[1]              100.0 MHz     NA             10.000        NA            NA         inferred     Inferred_clkgroup_1
sha256_controller|state_inferred_clock[4]              100.0 MHz     NA             10.000        NA            NA         inferred     Inferred_clkgroup_2
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     97.7 MHz       10.000        10.239        -0.239     inferred     Inferred_clkgroup_0
System                                                 100.0 MHz     1029.4 MHz     10.000        0.971         9.029      system       system_clkgroup    
===========================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1496695774> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                            Ending                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              System                                              |  10.000      9.029   |  No paths    -      |  No paths    -      |  No paths    -    
System                                              sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      8.516   |  No paths    -      |  No paths    -      |  No paths    -    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  System                                              |  10.000      8.875   |  No paths    -      |  No paths    -      |  No paths    -    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -0.239  |  No paths    -      |  No paths    -      |  No paths    -    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  sha256_controller|state_inferred_clock[1]           |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  sha256_controller|state_inferred_clock[4]           |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  reg_16x32|ren_pos_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
sha256_controller|state_inferred_clock[1]           sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
sha256_controller|state_inferred_clock[4]           sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
reg_16x32|ren_pos_inferred_clock                    sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                                          Starting                                                                                                                                        Arrival           
Instance                                                                  Reference                                              Type        Pin                Net                                                       Time        Slack 
                                                                          Clock                                                                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[26]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]     5.932       -0.239
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[27]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]     5.961       -0.225
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_TRANS1       sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]     5.952       -0.105
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[5]              sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  Kt_addr[5]                                                0.076       0.130 
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[25]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]     5.952       0.168 
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                  sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[24]     sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]     5.945       0.256 
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg_fast[2]         sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  Kt_addr_fast[2]                                           0.094       0.340 
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.hash_control_st_reg[2]     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  hash_control_st_reg[2]                                    0.094       0.542 
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_msg_sch.r2[3]                      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  r2[3]                                                     0.094       0.694 
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[6]              sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  st_cnt_reg[6]                                             0.076       0.725 
============================================================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                               Starting                                                                                               Required           
Instance                                                                       Reference                                              Type     Pin     Net                            Time         Slack 
                                                                               Clock                                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       d_masterRegAddrSel             9.778        -0.239
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[2]          sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      masterAddrClockEnable          9.707        -0.053
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[3]          sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      masterAddrClockEnable          9.707        -0.053
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[4]          sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      masterAddrClockEnable          9.707        -0.053
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[5]          sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      masterAddrClockEnable          9.707        -0.053
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      masterAddrClockEnable          9.707        -0.053
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHWRITE            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      masterAddrClockEnable          9.707        -0.053
AHB_slave_dummy_0.read_en                                                      sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_lsram_raddr_1_sqmuxa_0     9.707        0.044 
AHB_slave_dummy_0.ready                                                        sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_lsram_raddr_1_sqmuxa_0     9.707        0.044 
AHB_slave_dummy_0.write_en                                                     sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_lsram_waddr_0_sqmuxa_0     9.707        0.059 
=========================================================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\LiberoProjects\sha256_project\synthesis\sha256_system.srr:srsfE:\LiberoProjects\sha256_project\synthesis\sha256_system.srs:fp:176419:178864:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      10.017
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.239

    Number of logic level(s):                4
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[26]
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / D
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                        Pin                Pin               Arrival     No. of    
Name                                                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                  MSS_060     F_HM0_ADDR[26]     Out     5.932     5.932       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]                                     Net         -                  -       0.990     -           13        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0[1]              CFG2        B                  In      -         6.922       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0[1]              CFG2        Y                  Out     0.129     7.051       -         
N_172                                                                                     Net         -                  -       0.670     -           6         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0_RNIIE3M1[1]     CFG4        D                  In      -         7.721       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0_RNIIE3M1[1]     CFG4        Y                  Out     0.236     7.957       -         
N_177                                                                                     Net         -                  -       0.722     -           9         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_0_a2      CFG4        D                  In      -         8.679       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_0_a2      CFG4        Y                  Out     0.236     8.915       -         
masterAddrClockEnable                                                                     Net         -                  -       0.821     -           7         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.d_masterRegAddrSel_0            CFG4        B                  In      -         9.736       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.d_masterRegAddrSel_0            CFG4        Y                  Out     0.143     9.879       -         
d_masterRegAddrSel                                                                        Net         -                  -       0.138     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                SLE         D                  In      -         10.017      -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 10.239 is 6.898(67.4%) logic and 3.340(32.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      10.003
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.225

    Number of logic level(s):                4
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / D
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                        Pin                Pin               Arrival     No. of    
Name                                                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                  MSS_060     F_HM0_ADDR[27]     Out     5.961     5.961       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                     Net         -                  -       0.990     -           13        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0[1]              CFG2        A                  In      -         6.951       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0[1]              CFG2        Y                  Out     0.087     7.038       -         
N_172                                                                                     Net         -                  -       0.670     -           6         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0_RNIIE3M1[1]     CFG4        D                  In      -         7.708       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0_RNIIE3M1[1]     CFG4        Y                  Out     0.236     7.944       -         
N_177                                                                                     Net         -                  -       0.722     -           9         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_0_a2      CFG4        D                  In      -         8.665       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_0_a2      CFG4        Y                  Out     0.236     8.902       -         
masterAddrClockEnable                                                                     Net         -                  -       0.821     -           7         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.d_masterRegAddrSel_0            CFG4        B                  In      -         9.722       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.d_masterRegAddrSel_0            CFG4        Y                  Out     0.143     9.866       -         
d_masterRegAddrSel                                                                        Net         -                  -       0.138     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                SLE         D                  In      -         10.003      -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 10.225 is 6.885(67.3%) logic and 3.340(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      9.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.104

    Number of logic level(s):                4
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_TRANS1
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / D
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                        Pin              Pin               Arrival     No. of    
Name                                                                                      Type        Name             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                  MSS_060     F_HM0_TRANS1     Out     5.952     5.952       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]                                     Net         -                -       0.980     -           3         
AHB_slave_dummy_0.hwrite_r_0_sqmuxa_0_a2_0_a2_6                                           CFG2        A                In      -         6.931       -         
AHB_slave_dummy_0.hwrite_r_0_sqmuxa_0_a2_0_a2_6                                           CFG2        Y                Out     0.067     6.999       -         
N_168                                                                                     Net         -                -       0.648     -           5         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0_RNIIE3M1[1]     CFG4        C                In      -         7.646       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0_RNIIE3M1[1]     CFG4        Y                Out     0.177     7.823       -         
N_177                                                                                     Net         -                -       0.722     -           9         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_0_a2      CFG4        D                In      -         8.545       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_0_a2      CFG4        Y                Out     0.236     8.781       -         
masterAddrClockEnable                                                                     Net         -                -       0.821     -           7         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.d_masterRegAddrSel_0            CFG4        B                In      -         9.601       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.d_masterRegAddrSel_0            CFG4        Y                Out     0.143     9.745       -         
d_masterRegAddrSel                                                                        Net         -                -       0.138     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                SLE         D                In      -         9.883       -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 10.105 is 6.797(67.3%) logic and 3.308(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      9.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.130

    Number of logic level(s):                30
    Starting point:                          SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[5] / Q
    Ending point:                            SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[31] / D
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_control.st_cnt_reg[5]         SLE      Q        Out     0.076     0.076       -         
Kt_addr[5]                                                           Net      -        -       1.106     -           50        
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_m4_e_2              CFG4     D        In      -         1.182       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_m4_e_2              CFG4     Y        Out     0.284     1.466       -         
W_m4_e_2                                                             Net      -        -       0.548     -           2         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_m4_e_4              CFG4     C        In      -         2.014       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_m4_e_4              CFG4     Y        Out     0.182     2.196       -         
W_m4_e_4                                                             Net      -        -       0.483     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_m4_e                CFG4     B        In      -         2.679       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_m4_e                CFG4     Y        Out     0.143     2.822       -         
W_N_9_mux                                                            Net      -        -       0.928     -           35        
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_a4[10]      CFG3     B        In      -         3.750       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_a4[10]      CFG3     Y        Out     0.129     3.879       -         
N_264                                                                Net      -        -       0.483     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_0[10]       CFG4     D        In      -         4.362       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_0[10]       CFG4     Y        Out     0.236     4.598       -         
W_out_2_i_0[10]                                                      Net      -        -       0.483     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_2[10]       CFG4     D        In      -         5.082       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_padding.W_out_2_i_2[10]       CFG4     Y        Out     0.236     5.318       -         
W_out_2_i_2[10]                                                      Net      -        -       0.483     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_msg_sch.next_r0[10]           CFG4     D        In      -         5.801       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_msg_sch.next_r0[10]           CFG4     Y        Out     0.284     6.085       -         
Wt_data[10]                                                          Net      -        -       0.548     -           2         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_10         ARI1     B        In      -         6.633       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_10         ARI1     FCO      Out     0.174     6.807       -         
sum3_cry_10                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_11         ARI1     FCI      In      -         6.807       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_11         ARI1     FCO      Out     0.014     6.821       -         
sum3_cry_11                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_12         ARI1     FCI      In      -         6.821       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_12         ARI1     FCO      Out     0.014     6.835       -         
sum3_cry_12                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_13         ARI1     FCI      In      -         6.835       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_13         ARI1     FCO      Out     0.014     6.850       -         
sum3_cry_13                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_14         ARI1     FCI      In      -         6.850       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_14         ARI1     FCO      Out     0.014     6.864       -         
sum3_cry_14                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_15         ARI1     FCI      In      -         6.864       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_15         ARI1     FCO      Out     0.014     6.878       -         
sum3_cry_15                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_16         ARI1     FCI      In      -         6.878       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_16         ARI1     FCO      Out     0.014     6.892       -         
sum3_cry_16                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_17         ARI1     FCI      In      -         6.892       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_17         ARI1     FCO      Out     0.014     6.907       -         
sum3_cry_17                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_18         ARI1     FCI      In      -         6.907       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_18         ARI1     FCO      Out     0.014     6.921       -         
sum3_cry_18                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_19         ARI1     FCI      In      -         6.921       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_19         ARI1     FCO      Out     0.014     6.935       -         
sum3_cry_19                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_20         ARI1     FCI      In      -         6.935       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_20         ARI1     FCO      Out     0.014     6.949       -         
sum3_cry_20                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_21         ARI1     FCI      In      -         6.949       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_21         ARI1     FCO      Out     0.014     6.963       -         
sum3_cry_21                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_22         ARI1     FCI      In      -         6.963       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_22         ARI1     FCO      Out     0.014     6.978       -         
sum3_cry_22                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_23         ARI1     FCI      In      -         6.978       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_23         ARI1     FCO      Out     0.014     6.992       -         
sum3_cry_23                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_24         ARI1     FCI      In      -         6.992       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_24         ARI1     FCO      Out     0.014     7.006       -         
sum3_cry_24                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_25         ARI1     FCI      In      -         7.006       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_25         ARI1     FCO      Out     0.014     7.020       -         
sum3_cry_25                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_26         ARI1     FCI      In      -         7.020       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_26         ARI1     FCO      Out     0.014     7.034       -         
sum3_cry_26                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_27         ARI1     FCI      In      -         7.034       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_27         ARI1     FCO      Out     0.014     7.048       -         
sum3_cry_27                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_28         ARI1     FCI      In      -         7.048       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_28         ARI1     FCO      Out     0.014     7.063       -         
sum3_cry_28                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_29         ARI1     FCI      In      -         7.063       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_29         ARI1     FCO      Out     0.014     7.077       -         
sum3_cry_29                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_30         ARI1     FCI      In      -         7.077       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_cry_30         ARI1     FCO      Out     0.014     7.091       -         
sum3_cry_30                                                          Net      -        -       0.000     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_s_31           ARI1     FCI      In      -         7.091       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.sum3_s_31           ARI1     S        Out     0.063     7.154       -         
sum3[31]                                                             Net      -        -       0.977     -           2         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.next_reg_a_s_31     ARI1     D        In      -         8.131       -         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.next_reg_a_s_31     ARI1     S        Out     0.545     8.677       -         
next_reg_a[31]                                                       Net      -        -       0.971     -           1         
SHA256_BLOCK_0.gv_sha256_0.Inst_sha256_hash_core.reg_a[31]           SLE      D        In      -         9.648       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 9.870 is 2.859(29.0%) logic and 7.011(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      9.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.143

    Number of logic level(s):                4
    Starting point:                          sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[26]
    Ending point:                            sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14] / D
    The start point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                        Pin                Pin               Arrival     No. of    
Name                                                                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sha256_system_sb_0.sha256_system_sb_MSS_0.MSS_ADLIB_INST                                                  MSS_060     F_HM0_ADDR[26]     Out     5.932     5.932       -         
sha256_system_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]                                                     Net         -                  -       0.990     -           13        
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0[1]                              CFG2        B                  In      -         6.922       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0[1]                              CFG2        Y                  Out     0.129     7.051       -         
N_172                                                                                                     Net         -                  -       0.670     -           6         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0_RNIIE3M1[1]                     CFG4        D                  In      -         7.721       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2_0_RNIIE3M1[1]                     CFG4        Y                  Out     0.236     7.957       -         
N_177                                                                                                     Net         -                  -       0.722     -           9         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNO_0[14]     CFG4        B                  In      -         8.679       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNO_0[14]     CFG4        Y                  Out     0.125     8.803       -         
N_111_i_1                                                                                                 Net         -                  -       0.483     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNO[14]       CFG4        C                  In      -         9.287       -         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState_RNO[14]       CFG4        Y                  Out     0.210     9.497       -         
N_111_i_0                                                                                                 Net         -                  -       0.138     -           1         
sha256_system_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14]           SLE         D                  In      -         9.635       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.857 is 6.854(69.5%) logic and 3.003(30.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                                           Arrival          
Instance                                         Reference     Type               Pin        Net                                                    Time        Slack
                                                 Clock                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHA256_BLOCK_0.sha256_controller_0.extra_add     System        SLE                Q          extra_add                                              0.094       8.516
sha256_system_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       9.029
=====================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                         Required          
Instance                                          Reference     Type     Pin                Net                                                    Time         Slack
                                                  Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
SHA256_BLOCK_0.sha256_controller_0.counter[3]     System        SLE      D                  counter_4[3]                                           9.778        8.516
SHA256_BLOCK_0.sha256_controller_0.counter[2]     System        SLE      D                  counter_4[2]                                           9.778        8.569
SHA256_BLOCK_0.sha256_controller_0.counter[1]     System        SLE      D                  counter_4[1]                                           9.778        8.698
SHA256_BLOCK_0.sha256_controller_0.counter[0]     System        SLE      D                  counter_4[0]                                           9.778        8.751
sha256_system_sb_0.CCC_0.CCC_INST                 System        CCC      RCOSC_25_50MHZ     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       9.029
=====================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="E:\LiberoProjects\sha256_project\synthesis\sha256_system.srr:srsfE:\LiberoProjects\sha256_project\synthesis\sha256_system.srs:fp:210473:211877:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.262
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.516

    Number of logic level(s):                3
    Starting point:                          SHA256_BLOCK_0.sha256_controller_0.extra_add / Q
    Ending point:                            SHA256_BLOCK_0.sha256_controller_0.counter[3] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sha256_system_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
SHA256_BLOCK_0.sha256_controller_0.extra_add             SLE      Q        Out     0.094     0.094       -         
extra_add                                                Net      -        -       0.509     -           1         
SHA256_BLOCK_0.sha256_controller_0.un1_extra_add[0]      CFG3     B        In      -         0.603       -         
SHA256_BLOCK_0.sha256_controller_0.un1_extra_add[0]      CFG3     Y        Out     0.143     0.746       -         
un1_extra_add[0]                                         Net      -        -       0.000     -           3         
SHA256_BLOCK_0.sha256_controller_0.un2_counter_1.CO1     CFG3     C        In      -         0.746       -         
SHA256_BLOCK_0.sha256_controller_0.un2_counter_1.CO1     CFG3     Y        Out     0.182     0.928       -         
CO1                                                      Net      -        -       0.000     -           2         
SHA256_BLOCK_0.sha256_controller_0.counter_4[3]          CFG4     C        In      -         0.928       -         
SHA256_BLOCK_0.sha256_controller_0.counter_4[3]          CFG4     Y        Out     0.196     1.124       -         
counter_4[3]                                             Net      -        -       0.138     -           1         
SHA256_BLOCK_0.sha256_controller_0.counter[3]            SLE      D        In      -         1.262       -         
===================================================================================================================
Total path delay (propagation time + setup) of 1.484 is 0.837(56.4%) logic and 0.647(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 173MB peak: 181MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 173MB peak: 181MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for sha256_system </a>

Mapping to part: m2s060fbga484-1
Cell usage:
CCC             1 use
CLKINT          6 uses
MSS_060         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           4 uses
CFG2           113 uses
CFG3           509 uses
CFG4           933 uses

Carry primitives used for arithmetic functions:
ARI1           677 uses


Sequential Cells: 
SLE            2033 uses

DSP Blocks:    0

I/O ports: 2
I/O primitives: 1
OUTBUF         1 use


Global Clock Buffers: 6


Total LUTs:    2236

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2033 + 0 + 0 + 0 = 2033;
Total number of LUTs after P&R:  2236 + 0 + 0 + 0 = 2236;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 56MB peak: 181MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Mon Jun 05 21:49:34 2017

###########################################################]

</pre></samp></body></html>
