

================================================================
== Vivado HLS Report for 'atax'
================================================================
* Date:           Wed May 26 17:04:24 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        io1_l1n1n1_l3n1p1
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  41420|  41420|  41420|  41420|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |- lprd_1   |   4352|   4352|        68|          -|          -|    64|    no    |
        | + lprd_2  |     64|     64|         2|          1|          1|    64|    yes   |
        |- lp1      |  32896|  32896|       514|          -|          -|    64|    no    |
        | + lp2     |    512|    512|         8|          -|          -|    64|    no    |
        |- lp3_lp4  |   4102|   4102|         8|          1|          1|  4096|    yes   |
        |- lpwr_1   |     64|     64|         2|          1|          1|    64|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     297|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     355|     349|    -|
|Memory           |       12|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     363|    -|
|Register         |        0|      -|     426|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       12|      5|     781|    1073|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |atax_fadd_32ns_32bkb_U1  |atax_fadd_32ns_32bkb  |        0|      2|  227|  214|
    |atax_fmul_32ns_32cud_U2  |atax_fmul_32ns_32cud  |        0|      3|  128|  135|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  355|  349|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------+---------+---+----+------+-----+------+-------------+
    |buff_A_U      |atax_buff_A      |        8|  0|   0|  4096|   32|     1|       131072|
    |buff_x_U      |atax_buff_x      |        1|  0|   0|    64|   32|     1|         2048|
    |tmp1_U        |atax_buff_x      |        1|  0|   0|    64|   32|     1|         2048|
    |buff_y_out_U  |atax_buff_y_out  |        2|  0|   0|    64|   32|     1|         2048|
    +--------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                 |       12|  0|   0|  4288|  128|     4|       137216|
    +--------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_356_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_5_fu_411_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_6_fu_554_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_7_fu_477_p2                      |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_471_p2      |     +    |      0|  0|  20|          13|           1|
    |j_3_fu_385_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_440_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_5_fu_542_p2                      |     +    |      0|  0|  15|           7|           1|
    |tmp_13_fu_395_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp_17_fu_531_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp_18_fu_455_p2                   |     +    |      0|  0|  21|          14|          14|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_483_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond3_fu_434_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond4_fu_405_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond5_fu_379_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond6_fu_350_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_flatten_fu_465_p2         |   icmp   |      0|  0|  13|          13|          14|
    |exitcond_fu_548_p2                 |   icmp   |      0|  0|  11|           7|           8|
    |j_2_mid2_fu_489_p3                 |  select  |      0|  0|   7|           1|           1|
    |p_v_fu_497_p3                      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 297|         172|         131|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_2_phi_fu_293_p4  |   9|          2|    7|         14|
    |buff_A_address0               |  21|          4|   12|         48|
    |buff_x_address0               |  15|          3|    6|         18|
    |buff_y_out_address0           |  15|          3|    6|         18|
    |buff_y_out_address1           |  15|          3|    6|         18|
    |grp_fu_322_p0                 |  15|          3|   32|         96|
    |grp_fu_330_p1                 |  15|          3|   32|         96|
    |i_1_reg_256                   |   9|          2|    7|         14|
    |i_2_reg_289                   |   9|          2|    7|         14|
    |i_3_reg_311                   |   9|          2|    7|         14|
    |i_reg_233                     |   9|          2|    7|         14|
    |indvar_flatten_reg_278        |   9|          2|   13|         26|
    |j_1_reg_267                   |   9|          2|    7|         14|
    |j_2_reg_300                   |   9|          2|    7|         14|
    |j_reg_245                     |   9|          2|    7|         14|
    |tmp1_address0                 |  21|          4|    6|         24|
    |tmp1_d0                       |  15|          3|   32|         96|
    |y_out_blk_n                   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 363|         75|  207|        583|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1    |   1|   0|    1|          0|
    |buff_x_load_reg_646        |  32|   0|   32|          0|
    |buff_y_out_addr_2_reg_675  |   6|   0|    6|          0|
    |exitcond5_reg_590          |   1|   0|    1|          0|
    |exitcond_flatten_reg_651   |   1|   0|    1|          0|
    |exitcond_reg_691           |   1|   0|    1|          0|
    |i_1_reg_256                |   7|   0|    7|          0|
    |i_2_reg_289                |   7|   0|    7|          0|
    |i_3_reg_311                |   7|   0|    7|          0|
    |i_4_reg_568                |   7|   0|    7|          0|
    |i_5_reg_613                |   7|   0|    7|          0|
    |i_reg_233                  |   7|   0|    7|          0|
    |indvar_flatten_reg_278     |  13|   0|   13|          0|
    |j_1_reg_267                |   7|   0|    7|          0|
    |j_2_reg_300                |   7|   0|    7|          0|
    |j_4_reg_631                |   7|   0|    7|          0|
    |j_reg_245                  |   7|   0|    7|          0|
    |p_v_reg_660                |   7|   0|    7|          0|
    |reg_334                    |  32|   0|   32|          0|
    |reg_339                    |  32|   0|   32|          0|
    |reg_344                    |  32|   0|   32|          0|
    |tmp1_addr_1_reg_623        |   6|   0|    6|          0|
    |tmp_12_cast_reg_585        |   7|   0|   14|          7|
    |tmp_17_cast_reg_618        |   7|   0|   14|          7|
    |tmp_18_cast_reg_599        |  14|   0|   64|         50|
    |tmp_reg_573                |   7|   0|   64|         57|
    |buff_y_out_addr_2_reg_675  |  64|  32|    6|          0|
    |exitcond_flatten_reg_651   |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 426|  64|  426|        121|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_done       | out |    1| ap_ctrl_hs |     atax     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     atax     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     atax     | return value |
|A_address0    | out |   12|  ap_memory |       A      |     array    |
|A_ce0         | out |    1|  ap_memory |       A      |     array    |
|A_q0          |  in |   32|  ap_memory |       A      |     array    |
|x_address0    | out |    6|  ap_memory |       x      |     array    |
|x_ce0         | out |    1|  ap_memory |       x      |     array    |
|x_q0          |  in |   32|  ap_memory |       x      |     array    |
|y_out_din     | out |   32|   ap_fifo  |     y_out    |    pointer   |
|y_out_full_n  |  in |    1|   ap_fifo  |     y_out    |    pointer   |
|y_out_write   | out |    1|   ap_fifo  |     y_out    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 8, States = { 16 17 18 19 20 21 22 23 }
  Pipeline-2 : II = 1, D = 2, States = { 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond6)
	7  / (exitcond6)
3 --> 
	4  / true
4 --> 
	6  / (exitcond5)
	5  / (!exitcond5)
5 --> 
	4  / true
6 --> 
	2  / true
7 --> 
	8  / (!exitcond4)
	16  / (exitcond4)
8 --> 
	9  / (!exitcond3)
	7  / (exitcond3)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
16 --> 
	24  / (exitcond_flatten)
	17  / (!exitcond_flatten)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	16  / true
24 --> 
	25  / true
25 --> 
	27  / (exitcond)
	26  / (!exitcond)
26 --> 
	25  / true
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %A) nounwind, !map !7"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %x) nounwind, !map !13"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %y_out) nounwind, !map !18"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @atax_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%buff_A = alloca [4096 x float], align 4" [../src/atax.c:6]   --->   Operation 32 'alloca' 'buff_A' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%buff_x = alloca [64 x float], align 16" [../src/atax.c:7]   --->   Operation 33 'alloca' 'buff_x' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%buff_y_out = alloca [64 x float], align 16" [../src/atax.c:8]   --->   Operation 34 'alloca' 'buff_y_out' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%tmp1 = alloca [64 x float], align 16" [../src/atax.c:9]   --->   Operation 35 'alloca' 'tmp1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %y_out, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x float]* %A, [1 x i8]* @p_str1, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %x, [1 x i8]* @p_str1, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "br label %1" [../src/atax.c:11]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_4, %4 ]"   --->   Operation 40 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.81ns)   --->   "%exitcond6 = icmp eq i7 %i, -64" [../src/atax.c:11]   --->   Operation 41 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.77ns)   --->   "%i_4 = add i7 %i, 1" [../src/atax.c:11]   --->   Operation 43 'add' 'i_4' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader8.preheader, label %2" [../src/atax.c:11]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = zext i7 %i to i64" [../src/atax.c:12]   --->   Operation 45 'zext' 'tmp' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [64 x float]* %x, i64 0, i64 %tmp" [../src/atax.c:12]   --->   Operation 46 'getelementptr' 'x_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.67ns)   --->   "%x_load = load float* %x_addr, align 4" [../src/atax.c:12]   --->   Operation 47 'load' 'x_load' <Predicate = (!exitcond6)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/1] (0.65ns)   --->   "br label %.preheader8" [../src/atax.c:20]   --->   Operation 48 'br' <Predicate = (exitcond6)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [../src/atax.c:11]   --->   Operation 49 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4) nounwind" [../src/atax.c:11]   --->   Operation 50 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i, i6 0)" [../src/atax.c:11]   --->   Operation 51 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i13 %tmp_3 to i14" [../src/atax.c:12]   --->   Operation 52 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.67ns)   --->   "%x_load = load float* %x_addr, align 4" [../src/atax.c:12]   --->   Operation 53 'load' 'x_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr inbounds [64 x float]* %buff_x, i64 0, i64 %tmp" [../src/atax.c:12]   --->   Operation 54 'getelementptr' 'buff_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "store float %x_load, float* %buff_x_addr, align 4" [../src/atax.c:12]   --->   Operation 55 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr inbounds [64 x float]* %buff_y_out, i64 0, i64 %tmp" [../src/atax.c:13]   --->   Operation 56 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %buff_y_out_addr, align 4" [../src/atax.c:13]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr inbounds [64 x float]* %tmp1, i64 0, i64 %tmp" [../src/atax.c:14]   --->   Operation 58 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %tmp1_addr, align 4" [../src/atax.c:14]   --->   Operation 59 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 60 [1/1] (0.65ns)   --->   "br label %3" [../src/atax.c:15]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %2 ], [ %j_3, %ifBlock ]"   --->   Operation 61 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.81ns)   --->   "%exitcond5 = icmp eq i7 %j, -64" [../src/atax.c:15]   --->   Operation 62 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.77ns)   --->   "%j_3 = add i7 %j, 1" [../src/atax.c:15]   --->   Operation 64 'add' 'j_3' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %4, label %ifBlock" [../src/atax.c:15]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i7 %j to i14" [../src/atax.c:16]   --->   Operation 66 'zext' 'tmp_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.82ns)   --->   "%tmp_13 = add i14 %tmp_12_cast, %tmp_3_cast" [../src/atax.c:16]   --->   Operation 67 'add' 'tmp_13' <Predicate = (!exitcond5)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i14 %tmp_13 to i64" [../src/atax.c:16]   --->   Operation 68 'zext' 'tmp_18_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [4096 x float]* %A, i64 0, i64 %tmp_18_cast" [../src/atax.c:16]   --->   Operation 69 'getelementptr' 'A_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.84ns)   --->   "%A_load = load float* %A_addr, align 4" [../src/atax.c:16]   --->   Operation 70 'load' 'A_load' <Predicate = (!exitcond5)> <Delay = 0.84> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 2.08>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind" [../src/atax.c:15]   --->   Operation 71 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5) nounwind" [../src/atax.c:15]   --->   Operation 72 'specregionbegin' 'tmp_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/atax.c:16]   --->   Operation 73 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr [4096 x float]* %buff_A, i64 0, i64 %tmp_18_cast" [../src/atax.c:16]   --->   Operation 74 'getelementptr' 'buff_A_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.84ns)   --->   "%A_load = load float* %A_addr, align 4" [../src/atax.c:16]   --->   Operation 75 'load' 'A_load' <Predicate = (!exitcond5)> <Delay = 0.84> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 76 [1/1] (1.23ns)   --->   "store float %A_load, float* %buff_A_addr, align 4" [../src/atax.c:16]   --->   Operation 76 'store' <Predicate = (!exitcond5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_12) nounwind" [../src/atax.c:17]   --->   Operation 77 'specregionend' 'empty_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 78 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_5) nounwind" [../src/atax.c:18]   --->   Operation 79 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %1" [../src/atax.c:11]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.10>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_5, %8 ], [ 0, %.preheader8.preheader ]"   --->   Operation 81 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.81ns)   --->   "%exitcond4 = icmp eq i7 %i_1, -64" [../src/atax.c:20]   --->   Operation 82 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.77ns)   --->   "%i_5 = add i7 %i_1, 1" [../src/atax.c:20]   --->   Operation 84 'add' 'i_5' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader7.preheader.preheader, label %5" [../src/atax.c:20]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind" [../src/atax.c:20]   --->   Operation 86 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind" [../src/atax.c:20]   --->   Operation 87 'specregionbegin' 'tmp_10' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = zext i7 %i_1 to i64" [../src/atax.c:22]   --->   Operation 88 'zext' 'tmp_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_1, i6 0)" [../src/atax.c:20]   --->   Operation 89 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i13 %tmp_11 to i14" [../src/atax.c:22]   --->   Operation 90 'zext' 'tmp_17_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp1_addr_1 = getelementptr inbounds [64 x float]* %tmp1, i64 0, i64 %tmp_1" [../src/atax.c:22]   --->   Operation 91 'getelementptr' 'tmp1_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.65ns)   --->   "br label %6" [../src/atax.c:21]   --->   Operation 92 'br' <Predicate = (!exitcond4)> <Delay = 0.65>
ST_7 : Operation 93 [1/1] (0.65ns)   --->   "br label %.preheader7.preheader"   --->   Operation 93 'br' <Predicate = (exitcond4)> <Delay = 0.65>

State 8 <SV = 3> <Delay = 2.05>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%j_1 = phi i7 [ 0, %5 ], [ %j_4, %7 ]"   --->   Operation 94 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.81ns)   --->   "%exitcond3 = icmp eq i7 %j_1, -64" [../src/atax.c:21]   --->   Operation 95 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 96 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.77ns)   --->   "%j_4 = add i7 %j_1, 1" [../src/atax.c:21]   --->   Operation 97 'add' 'j_4' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %8, label %7" [../src/atax.c:21]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = zext i7 %j_1 to i64" [../src/atax.c:22]   --->   Operation 99 'zext' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i7 %j_1 to i14" [../src/atax.c:22]   --->   Operation 100 'zext' 'tmp_7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.82ns)   --->   "%tmp_18 = add i14 %tmp_17_cast, %tmp_7_cast" [../src/atax.c:22]   --->   Operation 101 'add' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i14 %tmp_18 to i64" [../src/atax.c:22]   --->   Operation 102 'zext' 'tmp_22_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr [4096 x float]* %buff_A, i64 0, i64 %tmp_22_cast" [../src/atax.c:22]   --->   Operation 103 'getelementptr' 'buff_A_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.23ns)   --->   "%buff_A_load = load float* %buff_A_addr_1, align 4" [../src/atax.c:22]   --->   Operation 104 'load' 'buff_A_load' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr inbounds [64 x float]* %buff_x, i64 0, i64 %tmp_7" [../src/atax.c:22]   --->   Operation 105 'getelementptr' 'buff_x_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (1.23ns)   --->   "%buff_x_load = load float* %buff_x_addr_1, align 4" [../src/atax.c:22]   --->   Operation 106 'load' 'buff_x_load' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_10) nounwind" [../src/atax.c:24]   --->   Operation 107 'specregionend' 'empty_10' <Predicate = (exitcond3)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader8" [../src/atax.c:20]   --->   Operation 108 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.23>
ST_9 : Operation 109 [1/2] (1.23ns)   --->   "%buff_A_load = load float* %buff_A_addr_1, align 4" [../src/atax.c:22]   --->   Operation 109 'load' 'buff_A_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 110 [1/2] (1.23ns)   --->   "%buff_x_load = load float* %buff_x_addr_1, align 4" [../src/atax.c:22]   --->   Operation 110 'load' 'buff_x_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 5> <Delay = 8.41>
ST_10 : Operation 111 [2/2] (8.41ns)   --->   "%tmp_8 = fmul float %buff_A_load, %buff_x_load" [../src/atax.c:22]   --->   Operation 111 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 8.41>
ST_11 : Operation 112 [2/2] (1.23ns)   --->   "%empty_9 = load float* %tmp1_addr_1, align 4" [../src/atax.c:22]   --->   Operation 112 'load' 'empty_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 113 [1/2] (8.41ns)   --->   "%tmp_8 = fmul float %buff_A_load, %buff_x_load" [../src/atax.c:22]   --->   Operation 113 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.67>
ST_12 : Operation 114 [1/2] (1.23ns)   --->   "%empty_9 = load float* %tmp1_addr_1, align 4" [../src/atax.c:22]   --->   Operation 114 'load' 'empty_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 115 [4/4] (6.43ns)   --->   "%tmp_9 = fadd float %empty_9, %tmp_8" [../src/atax.c:22]   --->   Operation 115 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.43>
ST_13 : Operation 116 [3/4] (6.43ns)   --->   "%tmp_9 = fadd float %empty_9, %tmp_8" [../src/atax.c:22]   --->   Operation 116 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.43>
ST_14 : Operation 117 [2/4] (6.43ns)   --->   "%tmp_9 = fadd float %empty_9, %tmp_8" [../src/atax.c:22]   --->   Operation 117 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 7.67>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str7) nounwind" [../src/atax.c:21]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/4] (6.43ns)   --->   "%tmp_9 = fadd float %empty_9, %tmp_8" [../src/atax.c:22]   --->   Operation 119 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (1.23ns)   --->   "store float %tmp_9, float* %tmp1_addr_1, align 4" [../src/atax.c:22]   --->   Operation 120 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "br label %6" [../src/atax.c:21]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 3.23>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %indvar_flatten_next, %.preheader7 ], [ 0, %.preheader7.preheader.preheader ]"   --->   Operation 122 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %p_v, %.preheader7 ], [ 0, %.preheader7.preheader.preheader ]" [../src/atax.c:28]   --->   Operation 123 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%j_2 = phi i7 [ %j_5, %.preheader7 ], [ 0, %.preheader7.preheader.preheader ]"   --->   Operation 124 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (1.00ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -4096"   --->   Operation 125 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 126 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.82ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Operation 127 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader7"   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.77ns)   --->   "%i_7 = add i7 %i_2, 1" [../src/atax.c:26]   --->   Operation 129 'add' 'i_7' <Predicate = (!exitcond_flatten)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.81ns)   --->   "%exitcond1 = icmp eq i7 %j_2, -64" [../src/atax.c:27]   --->   Operation 130 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.36ns)   --->   "%j_2_mid2 = select i1 %exitcond1, i7 0, i7 %j_2" [../src/atax.c:27]   --->   Operation 131 'select' 'j_2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.36ns)   --->   "%p_v = select i1 %exitcond1, i7 %i_7, i7 %i_2" [../src/atax.c:28]   --->   Operation 132 'select' 'p_v' <Predicate = (!exitcond_flatten)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_16 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %p_v, i6 0)" [../src/atax.c:28]   --->   Operation 133 'bitconcatenate' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i13 %tmp_16 to i14" [../src/atax.c:28]   --->   Operation 134 'zext' 'tmp_20_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%p_mid2 = zext i7 %p_v to i64" [../src/atax.c:28]   --->   Operation 135 'zext' 'p_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%tmp1_addr_2 = getelementptr [64 x float]* %tmp1, i64 0, i64 %p_mid2" [../src/atax.c:28]   --->   Operation 136 'getelementptr' 'tmp1_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 137 [2/2] (1.23ns)   --->   "%empty_12 = load float* %tmp1_addr_2, align 4" [../src/atax.c:28]   --->   Operation 137 'load' 'empty_12' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2 = zext i7 %j_2_mid2 to i64" [../src/atax.c:28]   --->   Operation 138 'zext' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i7 %j_2_mid2 to i14" [../src/atax.c:28]   --->   Operation 139 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.82ns)   --->   "%tmp_17 = add i14 %tmp_20_cast, %tmp_2_cast" [../src/atax.c:28]   --->   Operation 140 'add' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i14 %tmp_17 to i64" [../src/atax.c:28]   --->   Operation 141 'zext' 'tmp_21_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%buff_A_addr_2 = getelementptr [4096 x float]* %buff_A, i64 0, i64 %tmp_21_cast" [../src/atax.c:28]   --->   Operation 142 'getelementptr' 'buff_A_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%buff_y_out_addr_2 = getelementptr inbounds [64 x float]* %buff_y_out, i64 0, i64 %tmp_2" [../src/atax.c:28]   --->   Operation 143 'getelementptr' 'buff_y_out_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 144 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load float* %buff_A_addr_2, align 4" [../src/atax.c:28]   --->   Operation 144 'load' 'buff_A_load_1' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 145 [1/1] (0.77ns)   --->   "%j_5 = add i7 %j_2_mid2, 1" [../src/atax.c:27]   --->   Operation 145 'add' 'j_5' <Predicate = (!exitcond_flatten)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 4> <Delay = 1.23>
ST_17 : Operation 146 [1/2] (1.23ns)   --->   "%empty_12 = load float* %tmp1_addr_2, align 4" [../src/atax.c:28]   --->   Operation 146 'load' 'empty_12' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 147 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load float* %buff_A_addr_2, align 4" [../src/atax.c:28]   --->   Operation 147 'load' 'buff_A_load_1' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 5> <Delay = 8.41>
ST_18 : Operation 148 [2/2] (8.41ns)   --->   "%tmp_4 = fmul float %buff_A_load_1, %empty_12" [../src/atax.c:28]   --->   Operation 148 'fmul' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 8.41>
ST_19 : Operation 149 [2/2] (1.23ns)   --->   "%buff_y_out_load_1 = load float* %buff_y_out_addr_2, align 4" [../src/atax.c:28]   --->   Operation 149 'load' 'buff_y_out_load_1' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 150 [1/2] (8.41ns)   --->   "%tmp_4 = fmul float %buff_A_load_1, %empty_12" [../src/atax.c:28]   --->   Operation 150 'fmul' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 7.67>
ST_20 : Operation 151 [1/2] (1.23ns)   --->   "%buff_y_out_load_1 = load float* %buff_y_out_addr_2, align 4" [../src/atax.c:28]   --->   Operation 151 'load' 'buff_y_out_load_1' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 152 [4/4] (6.43ns)   --->   "%tmp_6 = fadd float %buff_y_out_load_1, %tmp_4" [../src/atax.c:28]   --->   Operation 152 'fadd' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 6.43>
ST_21 : Operation 153 [3/4] (6.43ns)   --->   "%tmp_6 = fadd float %buff_y_out_load_1, %tmp_4" [../src/atax.c:28]   --->   Operation 153 'fadd' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 6.43>
ST_22 : Operation 154 [2/4] (6.43ns)   --->   "%tmp_6 = fadd float %buff_y_out_load_1, %tmp_4" [../src/atax.c:28]   --->   Operation 154 'fadd' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 7.67>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @lp3_lp4_str)"   --->   Operation 155 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str9) nounwind" [../src/atax.c:27]   --->   Operation 156 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str9) nounwind" [../src/atax.c:27]   --->   Operation 157 'specregionbegin' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/atax.c:28]   --->   Operation 158 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 159 [1/4] (6.43ns)   --->   "%tmp_6 = fadd float %buff_y_out_load_1, %tmp_4" [../src/atax.c:28]   --->   Operation 159 'fadd' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [1/1] (1.23ns)   --->   "store float %tmp_6, float* %buff_y_out_addr_2, align 4" [../src/atax.c:28]   --->   Operation 160 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str9, i32 %tmp_15) nounwind" [../src/atax.c:29]   --->   Operation 161 'specregionend' 'empty_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader7.preheader"   --->   Operation 162 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 24 <SV = 4> <Delay = 0.65>
ST_24 : Operation 163 [1/1] (0.65ns)   --->   "br label %.preheader" [../src/atax.c:32]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.65>

State 25 <SV = 5> <Delay = 1.23>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%i_3 = phi i7 [ %i_6, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 164 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.81ns)   --->   "%exitcond = icmp eq i7 %i_3, -64" [../src/atax.c:32]   --->   Operation 165 'icmp' 'exitcond' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.77ns)   --->   "%i_6 = add i7 %i_3, 1" [../src/atax.c:32]   --->   Operation 167 'add' 'i_6' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %9" [../src/atax.c:32]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %i_3 to i64" [../src/atax.c:33]   --->   Operation 169 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%buff_y_out_addr_1 = getelementptr inbounds [64 x float]* %buff_y_out, i64 0, i64 %tmp_s" [../src/atax.c:33]   --->   Operation 170 'getelementptr' 'buff_y_out_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_25 : Operation 171 [2/2] (1.23ns)   --->   "%buff_y_out_load = load float* %buff_y_out_addr_1, align 4" [../src/atax.c:33]   --->   Operation 171 'load' 'buff_y_out_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 6> <Delay = 3.07>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [../src/atax.c:32]   --->   Operation 172 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10) nounwind" [../src/atax.c:32]   --->   Operation 173 'specregionbegin' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/atax.c:33]   --->   Operation 174 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 175 [1/2] (1.23ns)   --->   "%buff_y_out_load = load float* %buff_y_out_addr_1, align 4" [../src/atax.c:33]   --->   Operation 175 'load' 'buff_y_out_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 176 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %y_out, float %buff_y_out_load) nounwind" [../src/atax.c:33]   --->   Operation 176 'write' <Predicate = (!exitcond)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_14) nounwind" [../src/atax.c:34]   --->   Operation 177 'specregionend' 'empty_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/atax.c:32]   --->   Operation 178 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 27 <SV = 6> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [../src/atax.c:35]   --->   Operation 179 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_28         (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_29         (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_30         (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_31         (spectopmodule    ) [ 0000000000000000000000000000]
buff_A              (alloca           ) [ 0011111111111111111111110000]
buff_x              (alloca           ) [ 0011111111111111000000000000]
buff_y_out          (alloca           ) [ 0011111111111111111111111110]
tmp1                (alloca           ) [ 0011111111111111111111110000]
StgValue_36         (specinterface    ) [ 0000000000000000000000000000]
StgValue_37         (specmemcore      ) [ 0000000000000000000000000000]
StgValue_38         (specmemcore      ) [ 0000000000000000000000000000]
StgValue_39         (br               ) [ 0111111000000000000000000000]
i                   (phi              ) [ 0011000000000000000000000000]
exitcond6           (icmp             ) [ 0011111000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000]
i_4                 (add              ) [ 0111111000000000000000000000]
StgValue_44         (br               ) [ 0000000000000000000000000000]
tmp                 (zext             ) [ 0001000000000000000000000000]
x_addr              (getelementptr    ) [ 0001000000000000000000000000]
StgValue_48         (br               ) [ 0011111111111111000000000000]
StgValue_49         (specloopname     ) [ 0000000000000000000000000000]
tmp_5               (specregionbegin  ) [ 0000111000000000000000000000]
tmp_3               (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_12_cast         (zext             ) [ 0000110000000000000000000000]
x_load              (load             ) [ 0000000000000000000000000000]
buff_x_addr         (getelementptr    ) [ 0000000000000000000000000000]
StgValue_55         (store            ) [ 0000000000000000000000000000]
buff_y_out_addr     (getelementptr    ) [ 0000000000000000000000000000]
StgValue_57         (store            ) [ 0000000000000000000000000000]
tmp1_addr           (getelementptr    ) [ 0000000000000000000000000000]
StgValue_59         (store            ) [ 0000000000000000000000000000]
StgValue_60         (br               ) [ 0011111000000000000000000000]
j                   (phi              ) [ 0000100000000000000000000000]
exitcond5           (icmp             ) [ 0011111000000000000000000000]
empty_4             (speclooptripcount) [ 0000000000000000000000000000]
j_3                 (add              ) [ 0011111000000000000000000000]
StgValue_65         (br               ) [ 0000000000000000000000000000]
tmp_3_cast          (zext             ) [ 0000000000000000000000000000]
tmp_13              (add              ) [ 0000000000000000000000000000]
tmp_18_cast         (zext             ) [ 0000110000000000000000000000]
A_addr              (getelementptr    ) [ 0000110000000000000000000000]
StgValue_71         (specloopname     ) [ 0000000000000000000000000000]
tmp_12              (specregionbegin  ) [ 0000000000000000000000000000]
StgValue_73         (specpipeline     ) [ 0000000000000000000000000000]
buff_A_addr         (getelementptr    ) [ 0000000000000000000000000000]
A_load              (load             ) [ 0000000000000000000000000000]
StgValue_76         (store            ) [ 0000000000000000000000000000]
empty_5             (specregionend    ) [ 0000000000000000000000000000]
StgValue_78         (br               ) [ 0011111000000000000000000000]
empty_6             (specregionend    ) [ 0000000000000000000000000000]
StgValue_80         (br               ) [ 0111111000000000000000000000]
i_1                 (phi              ) [ 0000000100000000000000000000]
exitcond4           (icmp             ) [ 0000000111111111111111110000]
empty_7             (speclooptripcount) [ 0000000000000000000000000000]
i_5                 (add              ) [ 0010000111111111000000000000]
StgValue_85         (br               ) [ 0000000000000000000000000000]
StgValue_86         (specloopname     ) [ 0000000000000000000000000000]
tmp_10              (specregionbegin  ) [ 0000000011111111000000000000]
tmp_1               (zext             ) [ 0000000000000000000000000000]
tmp_11              (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_17_cast         (zext             ) [ 0000000011111111000000000000]
tmp1_addr_1         (getelementptr    ) [ 0000000011111111000000000000]
StgValue_92         (br               ) [ 0000000111111111000000000000]
StgValue_93         (br               ) [ 0000000111111111111111110000]
j_1                 (phi              ) [ 0000000010000000000000000000]
exitcond3           (icmp             ) [ 0000000111111111000000000000]
empty_8             (speclooptripcount) [ 0000000000000000000000000000]
j_4                 (add              ) [ 0000000111111111000000000000]
StgValue_98         (br               ) [ 0000000000000000000000000000]
tmp_7               (zext             ) [ 0000000000000000000000000000]
tmp_7_cast          (zext             ) [ 0000000000000000000000000000]
tmp_18              (add              ) [ 0000000000000000000000000000]
tmp_22_cast         (zext             ) [ 0000000000000000000000000000]
buff_A_addr_1       (getelementptr    ) [ 0000000001000000000000000000]
buff_x_addr_1       (getelementptr    ) [ 0000000001000000000000000000]
empty_10            (specregionend    ) [ 0000000000000000000000000000]
StgValue_108        (br               ) [ 0010000111111111000000000000]
buff_A_load         (load             ) [ 0000000000110000000000000000]
buff_x_load         (load             ) [ 0000000000110000000000000000]
tmp_8               (fmul             ) [ 0000000000001111000000000000]
empty_9             (load             ) [ 0000000000000111000000000000]
StgValue_118        (specloopname     ) [ 0000000000000000000000000000]
tmp_9               (fadd             ) [ 0000000000000000000000000000]
StgValue_120        (store            ) [ 0000000000000000000000000000]
StgValue_121        (br               ) [ 0000000111111111000000000000]
indvar_flatten      (phi              ) [ 0000000000000000100000000000]
i_2                 (phi              ) [ 0000000000000000100000000000]
j_2                 (phi              ) [ 0000000000000000100000000000]
exitcond_flatten    (icmp             ) [ 0000000000000000111111110000]
empty_11            (speclooptripcount) [ 0000000000000000000000000000]
indvar_flatten_next (add              ) [ 0000000100000000111111110000]
StgValue_128        (br               ) [ 0000000000000000000000000000]
i_7                 (add              ) [ 0000000000000000000000000000]
exitcond1           (icmp             ) [ 0000000000000000000000000000]
j_2_mid2            (select           ) [ 0000000000000000000000000000]
p_v                 (select           ) [ 0000000100000000111111110000]
tmp_16              (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_20_cast         (zext             ) [ 0000000000000000000000000000]
p_mid2              (zext             ) [ 0000000000000000000000000000]
tmp1_addr_2         (getelementptr    ) [ 0000000000000000110000000000]
tmp_2               (zext             ) [ 0000000000000000000000000000]
tmp_2_cast          (zext             ) [ 0000000000000000000000000000]
tmp_17              (add              ) [ 0000000000000000000000000000]
tmp_21_cast         (zext             ) [ 0000000000000000000000000000]
buff_A_addr_2       (getelementptr    ) [ 0000000000000000110000000000]
buff_y_out_addr_2   (getelementptr    ) [ 0000000000000000111111110000]
j_5                 (add              ) [ 0000000100000000111111110000]
empty_12            (load             ) [ 0000000000000000101100000000]
buff_A_load_1       (load             ) [ 0000000000000000101100000000]
tmp_4               (fmul             ) [ 0000000000000000100011110000]
buff_y_out_load_1   (load             ) [ 0000000000000000100001110000]
StgValue_155        (specloopname     ) [ 0000000000000000000000000000]
StgValue_156        (specloopname     ) [ 0000000000000000000000000000]
tmp_15              (specregionbegin  ) [ 0000000000000000000000000000]
StgValue_158        (specpipeline     ) [ 0000000000000000000000000000]
tmp_6               (fadd             ) [ 0000000000000000000000000000]
StgValue_160        (store            ) [ 0000000000000000000000000000]
empty_13            (specregionend    ) [ 0000000000000000000000000000]
StgValue_162        (br               ) [ 0000000100000000111111110000]
StgValue_163        (br               ) [ 0000000000000000000000001110]
i_3                 (phi              ) [ 0000000000000000000000000100]
exitcond            (icmp             ) [ 0000000000000000000000000110]
empty_14            (speclooptripcount) [ 0000000000000000000000000000]
i_6                 (add              ) [ 0000000000000000000000001110]
StgValue_168        (br               ) [ 0000000000000000000000000000]
tmp_s               (zext             ) [ 0000000000000000000000000000]
buff_y_out_addr_1   (getelementptr    ) [ 0000000000000000000000000110]
StgValue_172        (specloopname     ) [ 0000000000000000000000000000]
tmp_14              (specregionbegin  ) [ 0000000000000000000000000000]
StgValue_174        (specpipeline     ) [ 0000000000000000000000000000]
buff_y_out_load     (load             ) [ 0000000000000000000000000000]
StgValue_176        (write            ) [ 0000000000000000000000000000]
empty_15            (specregionend    ) [ 0000000000000000000000000000]
StgValue_178        (br               ) [ 0000000000000000000000001110]
StgValue_179        (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp3_lp4_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="buff_A_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buff_x_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_x/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buff_y_out_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y_out/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp1_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_176_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_176/26 "/>
</bind>
</comp>

<comp id="103" class="1004" name="x_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buff_x_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="1"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_55/3 buff_x_load/8 "/>
</bind>
</comp>

<comp id="129" class="1004" name="buff_y_out_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="1"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="221" dir="0" index="4" bw="6" slack="0"/>
<pin id="222" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
<pin id="224" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_57/3 buff_y_out_load_1/19 StgValue_160/23 buff_y_out_load/25 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="1"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_59/3 empty_9/11 StgValue_120/15 empty_12/16 "/>
</bind>
</comp>

<comp id="155" class="1004" name="A_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="14" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buff_A_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="14" slack="1"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_76/5 buff_A_load/8 buff_A_load_1/16 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp1_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr_1/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="buff_A_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="14" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buff_x_addr_1_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr_1/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp1_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr_2/16 "/>
</bind>
</comp>

<comp id="208" class="1004" name="buff_A_addr_2_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="14" slack="0"/>
<pin id="212" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_2/16 "/>
</bind>
</comp>

<comp id="214" class="1004" name="buff_y_out_addr_2_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr_2/16 "/>
</bind>
</comp>

<comp id="225" class="1004" name="buff_y_out_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr_1/25 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="1"/>
<pin id="235" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="j_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="1"/>
<pin id="247" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="j_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="1"/>
<pin id="258" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_1_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="j_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="1"/>
<pin id="269" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="j_1_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="1"/>
<pin id="280" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/16 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="1"/>
<pin id="291" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_2_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/16 "/>
</bind>
</comp>

<comp id="300" class="1005" name="j_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="1"/>
<pin id="302" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="j_2_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/16 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_3_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="1"/>
<pin id="313" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_3_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/25 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/12 tmp_6/20 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/10 tmp_4/18 "/>
</bind>
</comp>

<comp id="334" class="1005" name="reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load buff_A_load_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_4 "/>
</bind>
</comp>

<comp id="344" class="1005" name="reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_9 empty_12 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond6_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="1"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_12_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="13" slack="0"/>
<pin id="377" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="exitcond5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="0" index="1" bw="7" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_3_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_13_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="13" slack="1"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_18_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="exitcond4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="7" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_11_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="0"/>
<pin id="424" dir="0" index="1" bw="7" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_17_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="exitcond3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="7" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="j_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_7_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_7_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_18_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="1"/>
<pin id="457" dir="0" index="1" bw="7" slack="0"/>
<pin id="458" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_22_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="exitcond_flatten_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="13" slack="0"/>
<pin id="467" dir="0" index="1" bw="13" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/16 "/>
</bind>
</comp>

<comp id="471" class="1004" name="indvar_flatten_next_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="13" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/16 "/>
</bind>
</comp>

<comp id="477" class="1004" name="i_7_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/16 "/>
</bind>
</comp>

<comp id="483" class="1004" name="exitcond1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/16 "/>
</bind>
</comp>

<comp id="489" class="1004" name="j_2_mid2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="7" slack="0"/>
<pin id="492" dir="0" index="2" bw="7" slack="0"/>
<pin id="493" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2_mid2/16 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_v_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="7" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/16 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_16_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_20_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="0"/>
<pin id="515" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/16 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_mid2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid2/16 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_2_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/16 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_17_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="0"/>
<pin id="534" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_21_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="14" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/16 "/>
</bind>
</comp>

<comp id="542" class="1004" name="j_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/16 "/>
</bind>
</comp>

<comp id="548" class="1004" name="exitcond_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/25 "/>
</bind>
</comp>

<comp id="554" class="1004" name="i_6_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/25 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="568" class="1005" name="i_4_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="580" class="1005" name="x_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="1"/>
<pin id="582" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_12_cast_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="14" slack="1"/>
<pin id="587" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="590" class="1005" name="exitcond5_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="594" class="1005" name="j_3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_18_cast_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="604" class="1005" name="A_addr_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="1"/>
<pin id="606" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="exitcond4_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="613" class="1005" name="i_5_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="0"/>
<pin id="615" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_17_cast_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="14" slack="1"/>
<pin id="620" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp1_addr_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="4"/>
<pin id="625" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_addr_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="j_4_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="0"/>
<pin id="633" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="636" class="1005" name="buff_A_addr_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="1"/>
<pin id="638" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="buff_x_addr_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="1"/>
<pin id="643" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_addr_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="buff_x_load_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_load "/>
</bind>
</comp>

<comp id="651" class="1005" name="exitcond_flatten_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="655" class="1005" name="indvar_flatten_next_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="13" slack="0"/>
<pin id="657" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_v_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="0"/>
<pin id="662" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="p_v "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp1_addr_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="1"/>
<pin id="667" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="buff_A_addr_2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="1"/>
<pin id="672" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="buff_y_out_addr_2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="3"/>
<pin id="677" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="buff_y_out_addr_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="j_5_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="0"/>
<pin id="683" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="686" class="1005" name="buff_y_out_load_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_load_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="exitcond_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="695" class="1005" name="i_6_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="0"/>
<pin id="697" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="700" class="1005" name="buff_y_out_addr_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="1"/>
<pin id="702" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="78" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="110" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="50" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="162" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="135" pin="7"/><net_sink comp="96" pin=2"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="322" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="327"><net_src comp="148" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="322" pin="2"/><net_sink comp="135" pin=4"/></net>

<net id="329"><net_src comp="135" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="174" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="347"><net_src comp="148" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="354"><net_src comp="237" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="237" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="237" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="372"><net_src comp="46" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="233" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="249" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="249" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="249" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="409"><net_src comp="260" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="260" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="260" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="260" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="48" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="271" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="271" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="271" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="454"><net_src comp="271" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="469"><net_src comp="282" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="66" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="282" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="70" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="293" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="304" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="30" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="28" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="304" pin="4"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="483" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="477" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="293" pin="4"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="46" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="497" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="497" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="525"><net_src comp="489" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="530"><net_src comp="489" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="513" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="546"><net_src comp="489" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="36" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="315" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="30" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="315" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="36" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="315" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="571"><net_src comp="356" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="576"><net_src comp="362" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="583"><net_src comp="103" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="588"><net_src comp="375" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="593"><net_src comp="379" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="385" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="602"><net_src comp="400" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="607"><net_src comp="155" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="612"><net_src comp="405" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="411" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="621"><net_src comp="430" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="626"><net_src comp="181" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="634"><net_src comp="440" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="639"><net_src comp="187" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="644"><net_src comp="194" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="649"><net_src comp="122" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="654"><net_src comp="465" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="471" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="663"><net_src comp="497" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="668"><net_src comp="201" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="673"><net_src comp="208" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="678"><net_src comp="214" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="684"><net_src comp="542" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="689"><net_src comp="135" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="694"><net_src comp="548" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="554" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="703"><net_src comp="225" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="135" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_out | {26 }
 - Input state : 
	Port: atax : A | {4 5 }
	Port: atax : x | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond6 : 1
		i_4 : 1
		StgValue_44 : 2
		tmp : 1
		x_addr : 2
		x_load : 3
	State 3
		tmp_12_cast : 1
		StgValue_55 : 1
		StgValue_57 : 1
		StgValue_59 : 1
	State 4
		exitcond5 : 1
		j_3 : 1
		StgValue_65 : 2
		tmp_3_cast : 1
		tmp_13 : 2
		tmp_18_cast : 3
		A_addr : 4
		A_load : 5
	State 5
		StgValue_76 : 1
		empty_5 : 1
	State 6
	State 7
		exitcond4 : 1
		i_5 : 1
		StgValue_85 : 2
		tmp_1 : 1
		tmp_11 : 1
		tmp_17_cast : 2
		tmp1_addr_1 : 2
	State 8
		exitcond3 : 1
		j_4 : 1
		StgValue_98 : 2
		tmp_7 : 1
		tmp_7_cast : 1
		tmp_18 : 2
		tmp_22_cast : 3
		buff_A_addr_1 : 4
		buff_A_load : 5
		buff_x_addr_1 : 2
		buff_x_load : 3
	State 9
	State 10
	State 11
	State 12
		tmp_9 : 1
	State 13
	State 14
	State 15
		StgValue_120 : 1
	State 16
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_128 : 2
		i_7 : 1
		exitcond1 : 1
		j_2_mid2 : 2
		p_v : 2
		tmp_16 : 3
		tmp_20_cast : 4
		p_mid2 : 3
		tmp1_addr_2 : 4
		empty_12 : 5
		tmp_2 : 3
		tmp_2_cast : 3
		tmp_17 : 5
		tmp_21_cast : 6
		buff_A_addr_2 : 7
		buff_y_out_addr_2 : 4
		buff_A_load_1 : 8
		j_5 : 3
	State 17
	State 18
	State 19
	State 20
		tmp_6 : 1
	State 21
	State 22
	State 23
		StgValue_160 : 1
		empty_13 : 1
	State 24
	State 25
		exitcond : 1
		i_6 : 1
		StgValue_168 : 2
		tmp_s : 1
		buff_y_out_addr_1 : 2
		buff_y_out_load : 3
	State 26
		StgValue_176 : 1
		empty_15 : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_322         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_330         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|          |         i_4_fu_356         |    0    |    0    |    15   |
|          |         j_3_fu_385         |    0    |    0    |    15   |
|          |        tmp_13_fu_395       |    0    |    0    |    20   |
|          |         i_5_fu_411         |    0    |    0    |    15   |
|          |         j_4_fu_440         |    0    |    0    |    15   |
|    add   |        tmp_18_fu_455       |    0    |    0    |    20   |
|          | indvar_flatten_next_fu_471 |    0    |    0    |    20   |
|          |         i_7_fu_477         |    0    |    0    |    15   |
|          |        tmp_17_fu_531       |    0    |    0    |    20   |
|          |         j_5_fu_542         |    0    |    0    |    15   |
|          |         i_6_fu_554         |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |      exitcond6_fu_350      |    0    |    0    |    11   |
|          |      exitcond5_fu_379      |    0    |    0    |    11   |
|          |      exitcond4_fu_405      |    0    |    0    |    11   |
|   icmp   |      exitcond3_fu_434      |    0    |    0    |    11   |
|          |   exitcond_flatten_fu_465  |    0    |    0    |    13   |
|          |      exitcond1_fu_483      |    0    |    0    |    11   |
|          |       exitcond_fu_548      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  select  |       j_2_mid2_fu_489      |    0    |    0    |    7    |
|          |         p_v_fu_497         |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_176_write_fu_96  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_362         |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_375     |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_391     |    0    |    0    |    0    |
|          |     tmp_18_cast_fu_400     |    0    |    0    |    0    |
|          |        tmp_1_fu_417        |    0    |    0    |    0    |
|          |     tmp_17_cast_fu_430     |    0    |    0    |    0    |
|          |        tmp_7_fu_446        |    0    |    0    |    0    |
|   zext   |      tmp_7_cast_fu_451     |    0    |    0    |    0    |
|          |     tmp_22_cast_fu_460     |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_513     |    0    |    0    |    0    |
|          |        p_mid2_fu_517       |    0    |    0    |    0    |
|          |        tmp_2_fu_522        |    0    |    0    |    0    |
|          |      tmp_2_cast_fu_527     |    0    |    0    |    0    |
|          |     tmp_21_cast_fu_537     |    0    |    0    |    0    |
|          |        tmp_s_fu_560        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_3_fu_367        |    0    |    0    |    0    |
|bitconcatenate|        tmp_11_fu_422       |    0    |    0    |    0    |
|          |        tmp_16_fu_505       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   355   |   627   |
|----------|----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|  buff_A  |    8   |    0   |    0   |
|  buff_x  |    1   |    0   |    0   |
|buff_y_out|    2   |    0   |    0   |
|   tmp1   |    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   12   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_addr_reg_604      |   12   |
|   buff_A_addr_1_reg_636   |   12   |
|   buff_A_addr_2_reg_670   |   12   |
|   buff_x_addr_1_reg_641   |    6   |
|    buff_x_load_reg_646    |   32   |
| buff_y_out_addr_1_reg_700 |    6   |
| buff_y_out_addr_2_reg_675 |    6   |
| buff_y_out_load_1_reg_686 |   32   |
|     exitcond4_reg_609     |    1   |
|     exitcond5_reg_590     |    1   |
|  exitcond_flatten_reg_651 |    1   |
|      exitcond_reg_691     |    1   |
|        i_1_reg_256        |    7   |
|        i_2_reg_289        |    7   |
|        i_3_reg_311        |    7   |
|        i_4_reg_568        |    7   |
|        i_5_reg_613        |    7   |
|        i_6_reg_695        |    7   |
|         i_reg_233         |    7   |
|indvar_flatten_next_reg_655|   13   |
|   indvar_flatten_reg_278  |   13   |
|        j_1_reg_267        |    7   |
|        j_2_reg_300        |    7   |
|        j_3_reg_594        |    7   |
|        j_4_reg_631        |    7   |
|        j_5_reg_681        |    7   |
|         j_reg_245         |    7   |
|        p_v_reg_660        |    7   |
|          reg_334          |   32   |
|          reg_339          |   32   |
|          reg_344          |   32   |
|    tmp1_addr_1_reg_623    |    6   |
|    tmp1_addr_2_reg_665    |    6   |
|    tmp_12_cast_reg_585    |   14   |
|    tmp_17_cast_reg_618    |   14   |
|    tmp_18_cast_reg_599    |   64   |
|        tmp_reg_573        |   64   |
|       x_addr_reg_580      |    6   |
+---------------------------+--------+
|           Total           |   516  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_122 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_135 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_135 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_148 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_148 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_174 |  p0  |   5  |  12  |   60   ||    27   |
|     i_reg_233     |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_322    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_330    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   420  || 7.38475 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   355  |   627  |
|   Memory  |   12   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   153  |
|  Register |    -   |    -   |    -   |   516  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |    5   |    7   |   871  |   780  |
+-----------+--------+--------+--------+--------+--------+
