#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul  3 12:23:30 2018
# Process ID: 11372
# Current directory: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1
# Command line: vivado.exe -log Lab5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab5.tcl
# Log file: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/Lab5.vds
# Journal file: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lab5.tcl -notrace
Command: synth_design -top Lab5 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 359.398 ; gain = 99.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab5' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock500' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:61]
INFO: [Synth 8-6155] done synthesizing module 'clock500' (1#1) [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:61]
INFO: [Synth 8-6157] synthesizing module 'clock1' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:82]
INFO: [Synth 8-6155] done synthesizing module 'clock1' (2#1) [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:82]
INFO: [Synth 8-6157] synthesizing module 'ring' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:103]
INFO: [Synth 8-6155] done synthesizing module 'ring' (3#1) [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:103]
INFO: [Synth 8-6157] synthesizing module 'counter1' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:119]
WARNING: [Synth 8-5788] Register sum_reg in module counter1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:128]
INFO: [Synth 8-6155] done synthesizing module 'counter1' (4#1) [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:119]
INFO: [Synth 8-6157] synthesizing module 'counter2' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:142]
INFO: [Synth 8-6155] done synthesizing module 'counter2' (5#1) [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:142]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:160]
INFO: [Synth 8-6155] done synthesizing module 'display' (6#1) [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:154]
WARNING: [Synth 8-567] referenced signal 'ten' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:49]
WARNING: [Synth 8-567] referenced signal 'ssd2' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:53]
WARNING: [Synth 8-567] referenced signal 'ssd1' should be on the sensitivity list [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Lab5' (7#1) [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 414.184 ; gain = 154.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 414.184 ; gain = 154.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 414.184 ; gain = 154.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/constrs_1/new/LAB5.xdc]
WARNING: [Vivado 12-584] No ports matched 'SSD[7]'. [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/constrs_1/new/LAB5.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/constrs_1/new/LAB5.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSD[7]'. [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/constrs_1/new/LAB5.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/constrs_1/new/LAB5.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/constrs_1/new/LAB5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/constrs_1/new/LAB5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 736.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 736.875 ; gain = 477.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 736.875 ; gain = 477.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 736.875 ; gain = 477.426
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ssd1_reg' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'SSD_reg' [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 736.875 ; gain = 477.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module clock500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module ring 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module counter1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module counter2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 736.875 ; gain = 477.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 736.875 ; gain = 477.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 736.875 ; gain = 477.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 755.832 ; gain = 496.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 755.832 ; gain = 496.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 755.832 ; gain = 496.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 755.832 ; gain = 496.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 755.832 ; gain = 496.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 755.832 ; gain = 496.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 755.832 ; gain = 496.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     8|
|6     |LUT4   |    25|
|7     |LUT5   |     7|
|8     |LUT6   |    27|
|9     |FDCE   |    38|
|10    |FDPE   |     3|
|11    |FDRE   |     1|
|12    |LD     |    14|
|13    |LDP    |     7|
|14    |IBUF   |     2|
|15    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |   153|
|2     |  nolabel_line41 |clock500  |    48|
|3     |  nolabel_line42 |clock1    |    23|
|4     |  nolabel_line43 |ring      |    13|
|5     |  nolabel_line44 |counter1  |    18|
|6     |  nolabel_line45 |counter2  |    16|
|7     |  nolabel_line46 |display   |     7|
|8     |  nolabel_line47 |display_0 |     7|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 755.832 ; gain = 496.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 755.832 ; gain = 173.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 755.832 ; gain = 496.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LD => LDCE: 14 instances
  LDP => LDPE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 755.832 ; gain = 509.344
INFO: [Common 17-1381] The checkpoint 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/Lab5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab5_utilization_synth.rpt -pb Lab5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 755.832 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul  3 12:24:20 2018...
