<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////home/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>MCE_CJG.rpt</ascFile><devFile>/home/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xc9572.chp</devFile><mfdFile>MCE_CJG.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 2- 2-2017" design="MCE_CJG" device="XC9572" eqnType="1" pkg="PC84" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time=" 12:10PM" version="1.0"/><inputs id="FC2" userloc="P33"/><inputs id="FC1" userloc="P36"/><inputs id="FC0" userloc="P32"/><pin id="FB1_MC1_PIN4" pinnum="4"/><pin id="FB1_MC2_PIN1" pinnum="1"/><pin id="FB1_MC3_PIN6" pinnum="6"/><pin id="FB1_MC4_PIN7" pinnum="7"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC7_PIN11" pinnum="11" signal="Q2_Enable" use="O"/><pin id="FB1_MC8_PIN5" pinnum="5"/><pin id="FB1_MC9_PIN9" pinnum="9"/><pin id="FB1_MC10_PIN13" pinnum="13"/><pin id="FB1_MC11_PIN10" pinnum="10"/><pin id="FB1_MC12_PIN18" pinnum="18"/><pin id="FB1_MC13_PIN20" pinnum="20"/><pin id="FB1_MC14_PIN12" pinnum="12"/><pin id="FB1_MC15_PIN14" pinnum="14"/><pin id="FB1_MC16_PIN23" pinnum="23"/><pin id="FB1_MC17_PIN15" pinnum="15"/><pin id="FB1_MC18_PIN24" pinnum="24"/><pin id="FB2_MC1_PIN63" pinnum="63"/><pin id="FB2_MC2_PIN69" pinnum="69"/><pin id="FB2_MC3_PIN67" pinnum="67"/><pin id="FB2_MC4_PIN68" pinnum="68"/><pin id="FB2_MC5_PIN70" pinnum="70"/><pin id="FB2_MC6_PIN71" pinnum="71"/><pin id="FB2_MC7_PIN76" pinnum="76"/><pin id="FB2_MC8_PIN72" pinnum="72"/><pin id="FB2_MC9_PIN74" pinnum="74"/><pin id="FB2_MC10_PIN75" pinnum="75"/><pin id="FB2_MC11_PIN77" pinnum="77" signal="DUART_IACK" use="O"/><pin id="FB2_MC12_PIN79" pinnum="79"/><pin id="FB2_MC13_PIN80" pinnum="80"/><pin id="FB2_MC14_PIN81" pinnum="81" signal="prescaler_cpu0_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC15_PIN83" pinnum="83" signal="CPU_CLK_pre_cmp_eq0000" use="b_SPECSIG"/><pin id="FB2_MC16_PIN82" pinnum="82" signal="prescaler_cpu1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC17_PIN84" pinnum="84" signal="prescaler_cpu2_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC1_PIN25" pinnum="25"/><pin id="FB3_MC2_PIN17" pinnum="17"/><pin id="FB3_MC3_PIN31" pinnum="31"/><pin id="FB3_MC4_PIN32" pinnum="32" signal="FC0" use="I"/><pin id="FB3_MC5_PIN19" pinnum="19"/><pin id="FB3_MC6_PIN34" pinnum="34"/><pin id="FB3_MC7_PIN35" pinnum="35"/><pin id="FB3_MC8_PIN21" pinnum="21"/><pin id="FB3_MC9_PIN26" pinnum="26"/><pin id="FB3_MC10_PIN40" pinnum="40"/><pin id="FB3_MC11_PIN33" pinnum="33" signal="FC2" use="I"/><pin id="FB3_MC12_PIN41" pinnum="41"/><pin id="FB3_MC13_PIN43" pinnum="43"/><pin id="FB3_MC14_PIN36" pinnum="36" signal="FC1" use="I"/><pin id="FB3_MC15_PIN37" pinnum="37"/><pin id="FB3_MC16_PIN45" pinnum="45"/><pin id="FB3_MC17_PIN39" pinnum="39"/><pin id="FB4_MC1_PIN46" pinnum="46" signal="CPU_CLK" use="O"/><pin id="FB4_MC2_PIN44" pinnum="44"/><pin id="FB4_MC3_PIN51" pinnum="51"/><pin id="FB4_MC4_PIN52" pinnum="52"/><pin id="FB4_MC5_PIN47" pinnum="47"/><pin id="FB4_MC6_PIN54" pinnum="54"/><pin id="FB4_MC7_PIN55" pinnum="55"/><pin id="FB4_MC8_PIN48" pinnum="48"/><pin id="FB4_MC9_PIN50" pinnum="50"/><pin id="FB4_MC10_PIN57" pinnum="57"/><pin id="FB4_MC11_PIN53" pinnum="53"/><pin id="FB4_MC12_PIN58" pinnum="58"/><pin id="FB4_MC13_PIN61" pinnum="61"/><pin id="FB4_MC14_PIN56" pinnum="56"/><pin id="FB4_MC15_PIN65" pinnum="65"/><pin id="FB4_MC16_PIN62" pinnum="62"/><pin id="FB4_MC17_PIN66" pinnum="66"/><fblock id="FB1" inputUse="0" pinUse="1"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN4"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN6"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN7"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN11" sigUse="0" signal="Q2_Enable"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN5"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN9"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN13"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN10"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN18"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN20"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN12"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN23"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN15"/><macrocell id="FB1_MC18" pin="FB1_MC18_PIN24"/><equation id="Q2_Enable" userloc="P11"><d2><eq_pterm ptindx="VCC"/></d2></equation></fblock><fblock id="FB2" inputUse="8" pinUse="1"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN63"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN69"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN67"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN68"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN70"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN71"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN76"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN72"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN74"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN75"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN77" sigUse="3" signal="DUART_IACK"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN79"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN80"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN81" sigUse="2" signal="prescaler_cpu0_SPECSIG"><pterms pt1="FB2_14_1"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN83" sigUse="4" signal="CPU_CLK_pre_cmp_eq0000"><pterms pt1="FB2_15_1"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN82" sigUse="3" signal="prescaler_cpu1_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN84" sigUse="4" signal="prescaler_cpu2_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3"/></macrocell><macrocell id="FB2_MC18" sigUse="5" signal="prescaler_cpu3_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4"/></macrocell><fbinput fbk="LFBK" id="FB2_I1" signal="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG"/><fbinput id="FB2_I2" signal="FC0"/><fbinput id="FB2_I3" signal="FC1"/><fbinput id="FB2_I4" signal="FC2"/><fbinput fbk="LFBK" id="FB2_I5" signal="prescaler_cpu0LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I6" signal="prescaler_cpu1LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I7" signal="prescaler_cpu2LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I8" signal="prescaler_cpu3LFBK_SPECSIG"/><pterm id="FB2_11_1"><signal id="FC2"/><signal id="FC1"/><signal id="FC0"/></pterm><pterm id="FB2_14_1"><signal id="prescaler_cpu0LFBK_SPECSIG" negated="ON"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="prescaler_cpu0LFBK_SPECSIG"/><signal id="prescaler_cpu1LFBK_SPECSIG" negated="ON"/><signal id="prescaler_cpu2LFBK_SPECSIG" negated="ON"/><signal id="prescaler_cpu3LFBK_SPECSIG"/></pterm><pterm id="FB2_16_1"><signal id="prescaler_cpu0LFBK_SPECSIG"/><signal id="prescaler_cpu1LFBK_SPECSIG" negated="ON"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_2"><signal id="prescaler_cpu0LFBK_SPECSIG" negated="ON"/><signal id="prescaler_cpu1LFBK_SPECSIG"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="prescaler_cpu0LFBK_SPECSIG" negated="ON"/><signal id="prescaler_cpu2LFBK_SPECSIG"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_2"><signal id="prescaler_cpu1LFBK_SPECSIG" negated="ON"/><signal id="prescaler_cpu2LFBK_SPECSIG"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_3"><signal id="prescaler_cpu0LFBK_SPECSIG"/><signal id="prescaler_cpu1LFBK_SPECSIG"/><signal id="prescaler_cpu2LFBK_SPECSIG" negated="ON"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_1"><signal id="prescaler_cpu0LFBK_SPECSIG" negated="ON"/><signal id="prescaler_cpu3LFBK_SPECSIG"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_2"><signal id="prescaler_cpu1LFBK_SPECSIG" negated="ON"/><signal id="prescaler_cpu3LFBK_SPECSIG"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_3"><signal id="prescaler_cpu2LFBK_SPECSIG" negated="ON"/><signal id="prescaler_cpu3LFBK_SPECSIG"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_4"><signal id="prescaler_cpu0LFBK_SPECSIG"/><signal id="prescaler_cpu1LFBK_SPECSIG"/><signal id="prescaler_cpu2LFBK_SPECSIG"/><signal id="prescaler_cpu3LFBK_SPECSIG" negated="ON"/><signal id="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" negated="ON"/></pterm><equation id="DUART_IACK" negated="ON" userloc="P77"><d2><eq_pterm ptindx="FB2_11_1"/></d2></equation><equation id="prescaler_cpu0_SPECSIG"><d2><eq_pterm ptindx="FB2_14_1"/></d2></equation><equation id="CPU_CLK_pre_cmp_eq0000"><d2><eq_pterm ptindx="FB2_15_1"/></d2></equation><equation id="prescaler_cpu1_SPECSIG"><d2><eq_pterm ptindx="FB2_16_1"/><eq_pterm ptindx="FB2_16_2"/></d2></equation><equation id="prescaler_cpu2_SPECSIG"><d2><eq_pterm ptindx="FB2_17_1"/><eq_pterm ptindx="FB2_17_2"/><eq_pterm ptindx="FB2_17_3"/></d2></equation><equation id="prescaler_cpu3_SPECSIG"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/><eq_pterm ptindx="FB2_18_3"/><eq_pterm ptindx="FB2_18_4"/></d2></equation></fblock><fblock id="FB3" inputUse="0" pinUse="3"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN25"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN17"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN31"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN32"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN19"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN34"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN35"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN21"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN26"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN40"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN33"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN41"/><macrocell id="FB3_MC13" pin="FB3_MC13_PIN43"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN36"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN37"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN45"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN39"/><macrocell id="FB3_MC18"/></fblock><fblock id="FB4" inputUse="2" pinUse="1"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN46" sigUse="2" signal="CPU_CLK"><pterms pt1="FB4_1_1" pt2="FB4_1_2"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN44"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN51"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN52"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN47"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN54"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN55"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN48"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN50"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN57"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN53"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN58"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN61"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN56"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN65"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN62"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN66"/><macrocell id="FB4_MC18"/><fbinput fbk="LFBK" id="FB4_I1" signal="CPU_CLK_preLFBK_SPECSIG"/><fbinput id="FB4_I2" signal="CPU_CLK_pre_cmp_eq0000"/><pterm id="FB4_1_1"><signal id="CPU_CLK_pre_cmp_eq0000"/><signal id="CPU_CLK_preLFBK_SPECSIG"/></pterm><pterm id="FB4_1_2"><signal id="CPU_CLK_pre_cmp_eq0000"/><signal id="CPU_CLK_preLFBK_SPECSIG" negated="ON"/></pterm><equation id="CPU_CLK" regUse="D" userloc="P46"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB4_1_2"/></set><reset><eq_pterm ptindx="FB4_1_1"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'MCE_CJG.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'GPIO&lt;0&gt;' based upon the LOC   constraint 'P10'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'GPIO&lt;8&gt;' based upon the LOC   constraint 'P12'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'Q2_Clock' based upon the LOC   constraint 'P9'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:936 - The output buffer 'Speaker_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'ROM_WE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'ROM_OE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'ROM_CE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'RAM_WE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'RAM_UB_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'RAM_OE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'RAM_LB_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'RAM_CE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'DUART_RW_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'DUART_RESET_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'DUART_CS_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_RESET_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_IPL2_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_IPL1_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_IPL0_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_HALT_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_DTACK_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_BR_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_BERR_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'A2&lt;0&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A2&lt;1&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A2&lt;2&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A2&lt;3&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_AS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_BGACK'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_BG'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_LDS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_RW'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_UDS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;0&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;1&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;2&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;3&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;4&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;5&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;6&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;7&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DUART_CLK'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DUART_DTACK'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DUART_IRQ'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DUART_OP4'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DUART_OP5'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DUART_OP6'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DUART_OP7'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;0&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;10&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;11&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;12&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;13&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;14&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;15&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;1&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;2&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;3&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;4&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;5&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;6&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;7&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;8&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'GPIO&lt;9&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'Q2_Clock'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'Reset_In'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld - The signal(s) 'prescaler_cpu&lt;0&gt;' are in combinational feedback   loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning><warning>Cpld - The signal(s) 'CPU_CLK_pre_cmp_eq0000' are in combinational   feedback loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning><warning>Cpld - The signal(s) 'prescaler_cpu&lt;3&gt;' are in combinational feedback   loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning><warning>Cpld - The signal(s) 'prescaler_cpu&lt;2&gt;' are in combinational feedback   loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning><warning>Cpld - The signal(s) 'prescaler_cpu&lt;1&gt;' are in combinational feedback   loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc9572-7-PC84" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="prescaler_cpu0_SPECSIG" value="prescaler_cpu&lt;0&gt;"/><specSig signal="prescaler_cpu1_SPECSIG" value="prescaler_cpu&lt;1&gt;"/><specSig signal="prescaler_cpu2_SPECSIG" value="prescaler_cpu&lt;2&gt;"/><specSig signal="prescaler_cpu3_SPECSIG" value="prescaler_cpu&lt;3&gt;"/><specSig signal="CPU_CLK_pre_cmp_eq0000LFBK_SPECSIG" value="CPU_CLK_pre_cmp_eq0000.LFBK"/><specSig signal="prescaler_cpu0LFBK_SPECSIG" value="prescaler_cpu&lt;0&gt;.LFBK"/><specSig signal="prescaler_cpu1LFBK_SPECSIG" value="prescaler_cpu&lt;1&gt;.LFBK"/><specSig signal="prescaler_cpu2LFBK_SPECSIG" value="prescaler_cpu&lt;2&gt;.LFBK"/><specSig signal="prescaler_cpu3LFBK_SPECSIG" value="prescaler_cpu&lt;3&gt;.LFBK"/><specSig signal="CPU_CLK_preLFBK_SPECSIG" value="CPU_CLK_pre.LFBK"/></document>
