{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625124152010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625124152010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625124152010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 12:52:31 2021 " "Processing started: Thu Jul 01 12:52:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625124152010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625124152010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625124152010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625124152729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625124152729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161799 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "imem_controller.v(20) " "Verilog HDL information at imem_controller.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "imem_controller.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/imem_controller.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625124161799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem_controller " "Found entity 1: imem_controller" {  } { { "imem_controller.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/imem_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161799 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem_controller.v(32) " "Verilog HDL information at dmem_controller.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "dmem_controller.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/dmem_controller.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625124161809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_controller " "Found entity 1: dmem_controller" {  } { { "dmem_controller.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/dmem_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_module_wi.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_module_wi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_module_WI " "Found entity 1: Reg_module_WI" {  } { { "Reg_module_WI.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Reg_module_WI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_module_w.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_module_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_module_W " "Found entity 1: Reg_module_W" {  } { { "Reg_module_W.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Reg_module_W.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_module_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_module_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_module_RW " "Found entity 1: Reg_module_RW" {  } { { "Reg_module_RW.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Reg_module_RW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_module_ri.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_module_ri.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_module_RI " "Found entity 1: Reg_module_RI" {  } { { "Reg_module_RI.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Reg_module_RI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_param.v 0 0 " "Found 0 design units, including 0 entities, in source file proc_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161829 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_3to1_8bit.v(17) " "Verilog HDL warning at mux_3to1_8bit.v(17): extended using \"x\" or \"z\"" {  } { { "mux_3to1_8bit.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/mux_3to1_8bit.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1625124161829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1_8bit " "Found entity 1: mux_3to1_8bit" {  } { { "mux_3to1_8bit.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/mux_3to1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ins_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_mem " "Found entity 1: ins_mem" {  } { { "ins_mem.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/ins_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_param.v 0 0 " "Found 0 design units, including 0 entities, in source file cu_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busMUX BUSMUX core.v(25) " "Verilog HDL Declaration information at core.v(25): object \"busMUX\" differs only in case from object \"BUSMUX\" in the same scope" {  } { { "core.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1625124161839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlunit.v(69) " "Verilog HDL information at controlunit.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "controlunit.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/controlunit.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625124161839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/controlunit.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 1 1 " "Found 1 design units, including 1 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comp " "Found entity 1: Comp" {  } { { "Comp.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux " "Found entity 1: Bus_mux" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.v 1 1 " "Found 1 design units, including 1 entities, in source file ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/AR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625124161849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625124161849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625124162009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_mem ins_mem:ins_mem " "Elaborating entity \"ins_mem\" for hierarchy \"ins_mem:ins_mem\"" {  } { { "processor.v" "ins_mem" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162119 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "46 0 255 ins_mem.v(14) " "Verilog HDL warning at ins_mem.v(14): number of words (46) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "ins_mem.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/ins_mem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1625124162119 "|processor|ins_mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ins_mem.v(10) " "Net \"mem.data_a\" at ins_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ins_mem.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/ins_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625124162119 "|processor|ins_mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ins_mem.v(10) " "Net \"mem.waddr_a\" at ins_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ins_mem.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/ins_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625124162119 "|processor|ins_mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ins_mem.v(10) " "Net \"mem.we_a\" at ins_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ins_mem.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/ins_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625124162119 "|processor|ins_mem:ins_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dt_mem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dt_mem\"" {  } { { "processor.v" "dt_mem" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/processor.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162119 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "57 0 255 data_mem.v(23) " "Verilog HDL warning at data_mem.v(23): number of words (57) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "data_mem.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/data_mem.v" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1625124162129 "|processor|data_mem:dt_mem"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_mem.v(36) " "Verilog HDL warning at data_mem.v(36): ignoring unsupported system task" {  } { { "data_mem.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/data_mem.v" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1625124162129 "|processor|data_mem:dt_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem_controller imem_controller:imem_c " "Elaborating entity \"imem_controller\" for hierarchy \"imem_controller:imem_c\"" {  } { { "processor.v" "imem_c" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_controller dmem_controller:dmem_c " "Elaborating entity \"dmem_controller\" for hierarchy \"dmem_controller:dmem_c\"" {  } { { "processor.v" "dmem_c" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/processor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE_0 " "Elaborating entity \"core\" for hierarchy \"core:CORE_0\"" {  } { { "processor.v" "CORE_0" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/processor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC core:CORE_0\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"core:CORE_0\|PC:PC\"" {  } { { "core.v" "PC" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_module_W core:CORE_0\|Reg_module_W:IR " "Elaborating entity \"Reg_module_W\" for hierarchy \"core:CORE_0\|Reg_module_W:IR\"" {  } { { "core.v" "IR" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR core:CORE_0\|AR:AR " "Elaborating entity \"AR\" for hierarchy \"core:CORE_0\|AR:AR\"" {  } { { "core.v" "AR" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_module_RW core:CORE_0\|Reg_module_RW:RT " "Elaborating entity \"Reg_module_RW\" for hierarchy \"core:CORE_0\|Reg_module_RW:RT\"" {  } { { "core.v" "RT" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_module_RI core:CORE_0\|Reg_module_RI:RM2 " "Elaborating entity \"Reg_module_RI\" for hierarchy \"core:CORE_0\|Reg_module_RI:RM2\"" {  } { { "core.v" "RM2" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_module_WI core:CORE_0\|Reg_module_WI:RC2 " "Elaborating entity \"Reg_module_WI\" for hierarchy \"core:CORE_0\|Reg_module_WI:RC2\"" {  } { { "core.v" "RC2" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu core:CORE_0\|Alu:ALU " "Elaborating entity \"Alu\" for hierarchy \"core:CORE_0\|Alu:ALU\"" {  } { { "core.v" "ALU" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162149 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Alu.v(19) " "Verilog HDL Case Statement information at Alu.v(19): all case item expressions in this case statement are onehot" {  } { { "Alu.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Alu.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1_8bit core:CORE_0\|mux_3to1_8bit:COMPMUX1 " "Elaborating entity \"mux_3to1_8bit\" for hierarchy \"core:CORE_0\|mux_3to1_8bit:COMPMUX1\"" {  } { { "core.v" "COMPMUX1" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162149 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_3to1_8bit.v(9) " "Verilog HDL Case Statement information at mux_3to1_8bit.v(9): all case item expressions in this case statement are onehot" {  } { { "mux_3to1_8bit.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/mux_3to1_8bit.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|mux_3to1_8bit:COMPMUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp core:CORE_0\|Comp:COMP " "Elaborating entity \"Comp\" for hierarchy \"core:CORE_0\|Comp:COMP\"" {  } { { "core.v" "COMP" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_mux core:CORE_0\|Bus_mux:BUSMUX " "Elaborating entity \"Bus_mux\" for hierarchy \"core:CORE_0\|Bus_mux:BUSMUX\"" {  } { { "core.v" "BUSMUX" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162149 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Bus_mux.v(13) " "Verilog HDL Case Statement warning at Bus_mux.v(13): incomplete case statement has no default case item" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select Bus_mux.v(13) " "Verilog HDL Always Construct warning at Bus_mux.v(13): inferring latch(es) for variable \"select\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[0\] Bus_mux.v(13) " "Inferred latch for \"select\[0\]\" at Bus_mux.v(13)" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[1\] Bus_mux.v(13) " "Inferred latch for \"select\[1\]\" at Bus_mux.v(13)" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[2\] Bus_mux.v(13) " "Inferred latch for \"select\[2\]\" at Bus_mux.v(13)" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[3\] Bus_mux.v(13) " "Inferred latch for \"select\[3\]\" at Bus_mux.v(13)" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[4\] Bus_mux.v(13) " "Inferred latch for \"select\[4\]\" at Bus_mux.v(13)" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[5\] Bus_mux.v(13) " "Inferred latch for \"select\[5\]\" at Bus_mux.v(13)" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[6\] Bus_mux.v(13) " "Inferred latch for \"select\[6\]\" at Bus_mux.v(13)" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[7\] Bus_mux.v(13) " "Inferred latch for \"select\[7\]\" at Bus_mux.v(13)" {  } { { "Bus_mux.v" "" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/Bus_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625124162149 "|processor|core:CORE_0|Bus_mux:BUSMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit core:CORE_0\|controlunit:CU " "Elaborating entity \"controlunit\" for hierarchy \"core:CORE_0\|controlunit:CU\"" {  } { { "core.v" "CU" { Text "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/core.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625124162159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/output_files/Project_2.map.smsg " "Generated suppressed messages file D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/MULTI_CORE_edit/output_files/Project_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1625124162478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625124162498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 12:52:42 2021 " "Processing ended: Thu Jul 01 12:52:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625124162498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625124162498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625124162498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625124162498 ""}
