// Seed: 2492614568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_9;
  logic id_10;
  assign id_6 = 1;
  assign id_3 = 1 == id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd71,
    parameter id_4 = 32'd81,
    parameter id_5 = 32'd75,
    parameter id_6 = 32'd9,
    parameter id_7 = 32'd27,
    parameter id_9 = 32'd67
) (
    input logic _id_2,
    input _id_4,
    input _id_5,
    output logic _id_6,
    output _id_7
);
  assign id_5 = id_3;
  always begin
    begin
      id_3 <= id_6[1'b0];
      begin
        SystemTFIdentifier();
      end
      SystemTFIdentifier(id_4, id_5, id_1, id_3);
    end : id_8
    if (id_1) forever;
    id_8 <= (1) ? 1 : id_7;
    id_2 = id_7;
    #1 id_7 <= 1'b0;
  end
  assign id_7 = 1 * 1;
  logic _id_9;
  initial
    case (1)
      id_4: @(posedge 1'b0 or 1);
      id_1#(
          .id_2(1),
          .id_7(1'h0)
      ):
      case (id_2)
        1: id_1 <= 1'b0;
        1 * 1: id_6[1 : 1] <= id_4[id_5][id_2 : id_1];
        id_9: id_4 <= "" & id_6 ^ SystemTFIdentifier;
        1'b0: ;
        {id_4} : id_9 = 1;
        1: id_5 = 1;
        1: id_5[1'b0] = id_6;
      endcase
      id_1: id_4 = 1 < id_4[1 : id_4[id_9]];
      (""): begin
        id_5 = id_4;
      end
      1'b0:
      if (id_6) begin
        id_6 = 1;
        if ("" && 1'b0)
          if (1'd0)
            if (1) begin
              id_2 <= 1;
              if  (  id_5  [  id_5  :  id_6  [  1 'b0 :  {  1 'b0 ,  id_6  [  id_6  ]  !==  (  id_5  )  || "" ,  1  ,  1  ,  1  }  ]  >  id_7  ]  [  id_7  :  id_2  ]  )  begin
                id_3.id_4 = 1'd0;
              end else SystemTFIdentifier(id_4, id_4, 1, (1 + id_3));
              #id_10 id_7 <= 1;
            end else id_2 <= id_7 != 1;
          else wait (1) id_7 = {1, !id_7, (1)};
        {id_4[id_5]} <= 1;
        id_9 = id_7;
      end
    endcase
  assign id_1 = 1;
  logic id_11;
endmodule
`define pp_1 0
