library ieee;
use ieee.std_logic_1164.all;

entity generator is

	port 
	(
		clk 		: in 	std_logic; 	--clk from frequency controller
		key_in 	: in 	std_logic;	--input key data
		key_out 	: out std_logic	--output key data
	);

end key_controller;

architecture rtl of key_controller is

begin

end rtl;