<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>SPU HAL &mdash; nrfx  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nordic.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nrfx.css" type="text/css" /> 
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
    <script src="../../_static/js/theme.js"></script>
<script
  type="text/javascript"
  src="../../_static/js/ncs.js"
></script>
<script src="../../_static/js/bootstrap.bundle.min.js"></script>

    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="STM" href="../stm/index.html" />
    <link rel="prev" title="SPU" href="index.html" />
<link
  href="../../_static/css/bootstrap.min.css"
  rel="stylesheet"
/>
<link
  rel="shortcut icon"
  href="../../_static/images/favicon.ico"
/>

</head>

<body class="wy-body-for-nav">

<div class="announcement">
</div>
<div class="d-print-none ncs-header">
  <div class="container-xl ncs-header-top">
    <div class="row h-100">
      <div class="d-none d-md-block col-2">
        <div class="bg-white py-4 px-3 ml-2 ncs-header-logo">
          <img
            class="ncs-header-logo"
            src="../../_static/images/nordic-logo.png"
            alt=""
          />
        </div>
      </div>
      <div
        class="col-8 col-md-7 pl-md-4 d-flex align-self-center justify-content-center"
      >
        <form class="w-75" action="../../search.html" method="get">
          <div class="form-group">
            <input
              type="text"
              name="q"
              class="ncs-search-input form-control"
              placeholder="Search all docs..."
            />
          </div>
        </form>
      </div>
    </div>
  </div>
</div>

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

<a href="../../index.html">
  nrfx
</a>
  <div class="version">
    3.5
  </div>
<div id="searchbox" role="search">
  <div class="searchformwrapper">
    <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
      <input type="text" name="q" placeholder="Search docs" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
  </div>
</div>
<script>$('#searchbox').show(0);</script>


        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../drv_supp_matrix.html">Driver support overview</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../api_reference.html">API Reference</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="../index.html">Drivers</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../aar/index.html">AAR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../acl/index.html">ACL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../adc/index.html">ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bellboard/index.html">BELLBOARD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bprot/index.html">BPROT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cache/index.html">CACHE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ccm/index.html">CCM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clock/index.html">CLOCK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../comp/index.html">COMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cracen/index.html">CRACEN</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ctrlap/index.html">CTRL-AP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dcnf/index.html">DCNF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dppi/index.html">DPPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ecb/index.html">ECB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../egu/index.html">EGU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../exmif/index.html">EXMIF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../fpu/index.html">FPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpio/index.html">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpiote/index.html">GPIOTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../grtc/index.html">GRTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i2s/index.html">I2S</a></li>
<li class="toctree-l3"><a class="reference internal" href="../icr/index.html">ICR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipc/index.html">IPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipct/index.html">IPCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../kmu/index.html">KMU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lpcomp/index.html">LPCOMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lrc/index.html">LRC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../memconf/index.html">MEMCONF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpc/index.html">MPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpu/index.html">MPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mutex/index.html">MUTEX</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mvdma/index.html">MVDMA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mwu/index.html">MWU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nfct/index.html">NFCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvmc/index.html">NVMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pdm/index.html">PDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../power/index.html">POWER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppi/index.html">PPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppib/index.html">PPIB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pwm/index.html">PWM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../qdec/index.html">QDEC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../qspi/index.html">QSPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../radio/index.html">RADIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ramc/index.html">RAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../resetinfo/index.html">RESETINFO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rng/index.html">RNG</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rramc/index.html">RRAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rtc/index.html">RTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../saadc/index.html">SAADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi/index.html">SPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spim/index.html">SPIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spis/index.html">SPIS</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">SPU</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">SPU HAL</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../stm/index.html">STM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../systick/index.html">SYSTICK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tampc/index.html">TAMPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tbm/index.html">TBM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tdm/index.html">TDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../temp/index.html">TEMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../timer/index.html">TIMER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twi/index.html">TWI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twim/index.html">TWIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twis/index.html">TWIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uart/index.html">UART</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uarte/index.html">UARTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbd/index.html">USBD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbhs/index.html">USBHS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vmc/index.html">VMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vpr/index.html">VPR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wdt/index.html">WDT</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../nrfx_api/index.html">nrfx API</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">nrfx</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../api_reference.html">API Reference</a></li>
          <li class="breadcrumb-item"><a href="../index.html">Drivers</a></li>
          <li class="breadcrumb-item"><a href="index.html">SPU</a></li>
      <li class="breadcrumb-item active">SPU HAL</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/drivers/spu/hal.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="spu-hal">
<h1>SPU HAL<a class="headerlink" href="#spu-hal" title="Permalink to this heading"></a></h1>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__nrf__spu__hal"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">nrf_spu_hal</span></span></dt>
<dd><p>Hardware access layer for managing the System Protection Unit (SPU) peripheral. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_PERIPHERAL_ACCESS">
<span class="target" id="group__nrf__spu__hal_1gaab4014f3cf67116e3d80ae20d65ff837"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_PERIPHERAL_ACCESS</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_PERIPHERAL_ACCESS" title="Permalink to this definition"></a><br /></dt>
<dd><p>Presence of peripheral access feature. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_PERIPHERAL_ACCESS_ERROR_INFO">
<span class="target" id="group__nrf__spu__hal_1ga98b997a0f3b31bd93a1f8428ef80c687"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_PERIPHERAL_ACCESS_ERROR_INFO</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_PERIPHERAL_ACCESS_ERROR_INFO" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether register containing information about the transaction that caused peripheral access error is present. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_OWNERSHIP">
<span class="target" id="group__nrf__spu__hal_1ga048a53af00c9dcb6da3647dd884f1720"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_OWNERSHIP</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_OWNERSHIP" title="Permalink to this definition"></a><br /></dt>
<dd><p>Presence of ownership feature. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_MEMORY">
<span class="target" id="group__nrf__spu__hal_1ga40a1a0a8d05076c0f72ceff2cdf3a84d"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_MEMORY</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_MEMORY" title="Permalink to this definition"></a><br /></dt>
<dd><p>Presence of memory feature. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_BLOCK">
<span class="target" id="group__nrf__spu__hal_1ga01c10baa92c4c6dd06eec4d749a1a864"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_BLOCK</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_BLOCK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether block feature is present. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_BELLS">
<span class="target" id="group__nrf__spu__hal_1ga6a99e5afe5afd97f6f9cfd4945542548"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_BELLS</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_BELLS" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether SPU has registers related to BELLS. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_DOMAIN">
<span class="target" id="group__nrf__spu__hal_1ga460e99db7029fd6e5ec13edfe1c72d17"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_DOMAIN</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_DOMAIN" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether SPU uses DOMAIN register name. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_IPCT">
<span class="target" id="group__nrf__spu__hal_1ga9e18262850998ecb3894154c387c93fa"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_IPCT</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_IPCT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether SPU has registers related to IPCT. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_TDD">
<span class="target" id="group__nrf__spu__hal_1gaabdb8c3f2d2d0bfb2494110ca9af47bf"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_TDD</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_TDD" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether SPU has registers related to TDD. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_HAS_MRAMC">
<span class="target" id="group__nrf__spu__hal_1ga4f39a304139e9846770235c0be41bd83"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_HAS_MRAMC</span></span></span><a class="headerlink" href="#c.NRF_SPU_HAS_MRAMC" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether SPU has registers related to MRAMC. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_PERIPH_COUNT">
<span class="target" id="group__nrf__spu__hal_1gac0e0e10b6088f821e9ec7c071986b121"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_PERIPH_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_PERIPH_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of peripherals. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_IPCT_CHANNEL_COUNT">
<span class="target" id="group__nrf__spu__hal_1gae30f789339871eac2c0f9695cc747863"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_IPCT_CHANNEL_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_IPCT_CHANNEL_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of IPCT channels. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_IPCT_INTERRUPT_COUNT">
<span class="target" id="group__nrf__spu__hal_1ga9f927d27e6364ba0251887aa60d39025"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_IPCT_INTERRUPT_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_IPCT_INTERRUPT_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of IPCT interrupts. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_DPPI_CHANNEL_COUNT">
<span class="target" id="group__nrf__spu__hal_1ga48d3215148737a51b65198ac42b3cf10"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_DPPI_CHANNEL_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_DPPI_CHANNEL_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of DPPI channels. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP_COUNT">
<span class="target" id="group__nrf__spu__hal_1ga345aa751d0891327b15d6a1eac4407a6"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of DPPI channel groups. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_GPIOTE_COUNT">
<span class="target" id="group__nrf__spu__hal_1ga8a3e6a15506ffb8cc8e41fdd047488d6"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GPIOTE_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_GPIOTE_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of GPIOTEs. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_GPIOTE_CHANNEL_COUNT">
<span class="target" id="group__nrf__spu__hal_1gadf9d14b0e40184cd1633f6b75ddcf062"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GPIOTE_CHANNEL_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_GPIOTE_CHANNEL_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of GPIOTE channels. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_GPIOTE_INTERRUPT_COUNT">
<span class="target" id="group__nrf__spu__hal_1gaa020d2c6d6119793c733e7adddf38ec6"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GPIOTE_INTERRUPT_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_GPIOTE_INTERRUPT_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of GPIOTE interrupts. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_GPIO_COUNT">
<span class="target" id="group__nrf__spu__hal_1gaebd932719b56117fd33d598f96e251d0"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GPIO_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_GPIO_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of GPIOs. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_GPIO_PIN_COUNT">
<span class="target" id="group__nrf__spu__hal_1ga83d9bfc4fa2a6d9cb1a03169a2654a1c"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GPIO_PIN_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_GPIO_PIN_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of GPIO pins. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_GRTC_CC_COUNT">
<span class="target" id="group__nrf__spu__hal_1ga016f5f723234ce5147c269fc845d93a2"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GRTC_CC_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_GRTC_CC_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of GRTC compare channels. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_GRTC_INTERRUPT_COUNT">
<span class="target" id="group__nrf__spu__hal_1ga90575272ee25f0d449e46fdc270ee304"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GRTC_INTERRUPT_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_GRTC_INTERRUPT_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of GRTC interrupts.. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_BELL_DOMAIN_COUNT">
<span class="target" id="group__nrf__spu__hal_1gacdd8cf71d46d434dac525136753b1dce"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_BELL_DOMAIN_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_BELL_DOMAIN_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of BELL domains. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_BELL_BELL_COUNT">
<span class="target" id="group__nrf__spu__hal_1gae992299f429668f72c433937f1b21433"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_BELL_BELL_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_BELL_BELL_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of BELL Domain/Processor features. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_TDD_COUNT">
<span class="target" id="group__nrf__spu__hal_1gab930b097abfffa1c91b384c44a40defd"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_TDD_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_TDD_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of TDDs. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_SPU_FEATURE_MRAMC_COUNT">
<span class="target" id="group__nrf__spu__hal_1gaaa47bc82953589b344f54d7b5b5b8dd9"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_MRAMC_COUNT</span></span></span><a class="headerlink" href="#c.NRF_SPU_FEATURE_MRAMC_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of MRAMCs. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-enums">Enums</p>
<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_spu_event_t">
<span class="target" id="group__nrf__spu__hal_1gaca772df92f8018db60b64684673403a6"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_event_t</span></span></span><a class="headerlink" href="#c.nrf_spu_event_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>SPU events. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_event_t.NRF_SPU_EVENT_RAMACCERR">
<span class="target" id="group__nrf__spu__hal_1ggaca772df92f8018db60b64684673403a6aaa31caa7b50e4970d7cda08812af19be"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_EVENT_RAMACCERR</span></span></span><a class="headerlink" href="#c.nrf_spu_event_t.NRF_SPU_EVENT_RAMACCERR" title="Permalink to this definition"></a><br /></dt>
<dd><p>A security violation has been detected for the RAM memory space. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_event_t.NRF_SPU_EVENT_FLASHACCERR">
<span class="target" id="group__nrf__spu__hal_1ggaca772df92f8018db60b64684673403a6ac6ad3b7f3e47c8a8582db960471b169f"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_EVENT_FLASHACCERR</span></span></span><a class="headerlink" href="#c.nrf_spu_event_t.NRF_SPU_EVENT_FLASHACCERR" title="Permalink to this definition"></a><br /></dt>
<dd><p>A security violation has been detected for the Flash memory space. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_event_t.NRF_SPU_EVENT_PERIPHACCERR">
<span class="target" id="group__nrf__spu__hal_1ggaca772df92f8018db60b64684673403a6ac55127f75f98e0be611c2009ab883052"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_EVENT_PERIPHACCERR</span></span></span><a class="headerlink" href="#c.nrf_spu_event_t.NRF_SPU_EVENT_PERIPHACCERR" title="Permalink to this definition"></a><br /></dt>
<dd><p>A security violation has been detected on one or several peripherals. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_spu_int_mask_t">
<span class="target" id="group__nrf__spu__hal_1ga44a6e9c6511f38d0246e967076179519"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_int_mask_t</span></span></span><a class="headerlink" href="#c.nrf_spu_int_mask_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>SPU interrupts. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_int_mask_t.NRF_SPU_INT_RAMACCERR_MASK">
<span class="target" id="group__nrf__spu__hal_1gga44a6e9c6511f38d0246e967076179519a8dc6bb66508e4cf4f32b0801d70de165"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_INT_RAMACCERR_MASK</span></span></span><a class="headerlink" href="#c.nrf_spu_int_mask_t.NRF_SPU_INT_RAMACCERR_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on RAMACCERR event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_int_mask_t.NRF_SPU_INT_FLASHACCERR_MASK">
<span class="target" id="group__nrf__spu__hal_1gga44a6e9c6511f38d0246e967076179519a236c5f3afb426371c0105377e91b715d"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_INT_FLASHACCERR_MASK</span></span></span><a class="headerlink" href="#c.nrf_spu_int_mask_t.NRF_SPU_INT_FLASHACCERR_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on FLASHACCERR event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_int_mask_t.NRF_SPU_INT_PERIPHACCERR_MASK">
<span class="target" id="group__nrf__spu__hal_1gga44a6e9c6511f38d0246e967076179519a7ee08e69378f053e63a0727830b919a0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_INT_PERIPHACCERR_MASK</span></span></span><a class="headerlink" href="#c.nrf_spu_int_mask_t.NRF_SPU_INT_PERIPHACCERR_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on PERIPHACCERR event. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t">
<span class="target" id="group__nrf__spu__hal_1ga45f740567f5b83d2f7eca5a8d18cff94"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_nsc_size_t</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>SPU Non-Secure Callable (NSC) region size. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_DISABLED">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94a875353222524f16265c720a1f818f5de"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_DISABLED</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_DISABLED" title="Permalink to this definition"></a><br /></dt>
<dd><p>Not defined as a non-secure callable region. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_32B">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94a80ae19ec3a1c0ae36a0ccdd23cdbfb60"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_32B</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_32B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-Secure Callable region with a 32-byte size. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_64B">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94a28724cd813cd3df4cbe36a82527d5910"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_64B</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_64B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-Secure Callable region with a 64-byte size. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_128B">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94a43fc9e24300cf96a121f175311243623"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_128B</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_128B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-Secure Callable region with a 128-byte size. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_256B">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94ac7f5658740dab3ec33e973784548cfc5"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_256B</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_256B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-Secure Callable region with a 256-byte size. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_512B">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94a19bf4751cf0a17fa4a1176dbeeaa4542"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_512B</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_512B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-Secure Callable region with a 512-byte size. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_1024B">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94a8e329246efb352f991937d3e8c1b1cd2"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_1024B</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_1024B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-Secure Callable region with a 1024-byte size. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_2048B">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94a2c5720f5bc224b6bec52f781098465be"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_2048B</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_2048B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-Secure Callable region with a 2048-byte size. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_4096B">
<span class="target" id="group__nrf__spu__hal_1gga45f740567f5b83d2f7eca5a8d18cff94a9483e4865c487560d215570215d9ded7"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_NSC_SIZE_4096B</span></span></span><a class="headerlink" href="#c.nrf_spu_nsc_size_t.NRF_SPU_NSC_SIZE_4096B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-Secure Callable region with a 4096-byte size. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_spu_mem_perm_t">
<span class="target" id="group__nrf__spu__hal_1gafe75ab0f3d1142b83a6211f2143850fc"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_mem_perm_t</span></span></span><a class="headerlink" href="#c.nrf_spu_mem_perm_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>SPU memory region permissions. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_mem_perm_t.NRF_SPU_MEM_PERM_EXECUTE">
<span class="target" id="group__nrf__spu__hal_1ggafe75ab0f3d1142b83a6211f2143850fca9a72b741820101251a417c3815bdeeeb"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_MEM_PERM_EXECUTE</span></span></span><a class="headerlink" href="#c.nrf_spu_mem_perm_t.NRF_SPU_MEM_PERM_EXECUTE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Allow code execution from particular memory region. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_mem_perm_t.NRF_SPU_MEM_PERM_WRITE">
<span class="target" id="group__nrf__spu__hal_1ggafe75ab0f3d1142b83a6211f2143850fca3be27a79290460a4e969e3b7c760a069"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_MEM_PERM_WRITE</span></span></span><a class="headerlink" href="#c.nrf_spu_mem_perm_t.NRF_SPU_MEM_PERM_WRITE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Allow write operation on particular memory region. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_mem_perm_t.NRF_SPU_MEM_PERM_READ">
<span class="target" id="group__nrf__spu__hal_1ggafe75ab0f3d1142b83a6211f2143850fca2df2bef69809b5249db4f8dc69746408"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_MEM_PERM_READ</span></span></span><a class="headerlink" href="#c.nrf_spu_mem_perm_t.NRF_SPU_MEM_PERM_READ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Allow read operation from particular memory region. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_spu_securemapping_t">
<span class="target" id="group__nrf__spu__hal_1ga5cf6c98f4cb95c5c49bb1a6e85ed3023"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_securemapping_t</span></span></span><a class="headerlink" href="#c.nrf_spu_securemapping_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>SPU read capabilities for TrustZone Cortex-M secure attribute. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_securemapping_t.NRF_SPU_SECUREMAPPING_NONSECURE">
<span class="target" id="group__nrf__spu__hal_1gga5cf6c98f4cb95c5c49bb1a6e85ed3023aacf88e38058393479e91304f58bca9ba"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_SECUREMAPPING_NONSECURE</span></span></span><a class="headerlink" href="#c.nrf_spu_securemapping_t.NRF_SPU_SECUREMAPPING_NONSECURE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Peripheral is always accessible as non-secure. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_securemapping_t.NRF_SPU_SECUREMAPPING_SECURE">
<span class="target" id="group__nrf__spu__hal_1gga5cf6c98f4cb95c5c49bb1a6e85ed3023a64328376a41d5dfc2986c75aed3fdc33"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_SECUREMAPPING_SECURE</span></span></span><a class="headerlink" href="#c.nrf_spu_securemapping_t.NRF_SPU_SECUREMAPPING_SECURE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Peripheral is always accessible as secure. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_securemapping_t.NRF_SPU_SECUREMAPPING_USERSELECTABLE">
<span class="target" id="group__nrf__spu__hal_1gga5cf6c98f4cb95c5c49bb1a6e85ed3023acde7766ec08af43a7fef33c7a1a378ac"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_SECUREMAPPING_USERSELECTABLE</span></span></span><a class="headerlink" href="#c.nrf_spu_securemapping_t.NRF_SPU_SECUREMAPPING_USERSELECTABLE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Non-secure or secure attribute for this peripheral is defined by the PERIPH[n].PERM register. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_securemapping_t.NRF_SPU_SECUREMAPPING_SPLIT">
<span class="target" id="group__nrf__spu__hal_1gga5cf6c98f4cb95c5c49bb1a6e85ed3023aa53394b582de83ae0aa9b62bf350bcdf"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_SECUREMAPPING_SPLIT</span></span></span><a class="headerlink" href="#c.nrf_spu_securemapping_t.NRF_SPU_SECUREMAPPING_SPLIT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Peripheral implements the split security mechanism. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_spu_dma_t">
<span class="target" id="group__nrf__spu__hal_1ga9e1f6046a4de5110aeb69bc50134a033"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_dma_t</span></span></span><a class="headerlink" href="#c.nrf_spu_dma_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>SPU DMA capabilities. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_dma_t.NRF_SPU_DMA_NODMA">
<span class="target" id="group__nrf__spu__hal_1gga9e1f6046a4de5110aeb69bc50134a033a64d243877930bbda516bb6b88a298958"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_DMA_NODMA</span></span></span><a class="headerlink" href="#c.nrf_spu_dma_t.NRF_SPU_DMA_NODMA" title="Permalink to this definition"></a><br /></dt>
<dd><p>Peripheral has no DMA capability. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_dma_t.NRF_SPU_DMA_NOSEPARATEATTRIBUTE">
<span class="target" id="group__nrf__spu__hal_1gga9e1f6046a4de5110aeb69bc50134a033a9603e10a06b00ec076748c69eef6cf8e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_DMA_NOSEPARATEATTRIBUTE</span></span></span><a class="headerlink" href="#c.nrf_spu_dma_t.NRF_SPU_DMA_NOSEPARATEATTRIBUTE" title="Permalink to this definition"></a><br /></dt>
<dd><p>DMA transfers always have the same security attribute as assigned to the peripheral. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_dma_t.NRF_SPU_DMA_SEPARATEATTRIBUTE">
<span class="target" id="group__nrf__spu__hal_1gga9e1f6046a4de5110aeb69bc50134a033a5ec1f8ef0e82c738e86839aa892b5817"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_DMA_SEPARATEATTRIBUTE</span></span></span><a class="headerlink" href="#c.nrf_spu_dma_t.NRF_SPU_DMA_SEPARATEATTRIBUTE" title="Permalink to this definition"></a><br /></dt>
<dd><p>DMA transfers can have a different security attribute than the one assigned to the peripheral. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t">
<span class="target" id="group__nrf__spu__hal_1ga96d287b38368a0b90d2d50fa507d5910"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>SPU features. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_IPCT_CHANNEL">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a7baa958274d1e9c51a5241bfdbd0f3db"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_IPCT_CHANNEL</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_IPCT_CHANNEL" title="Permalink to this definition"></a><br /></dt>
<dd><p>IPCT channel. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_IPCT_INTERRUPT">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a9547ff64dcb63fcadccb8f7b4ca56873"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_IPCT_INTERRUPT</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_IPCT_INTERRUPT" title="Permalink to this definition"></a><br /></dt>
<dd><p>IPCT interrupt. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_DPPI_CHANNEL">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a4a5ff0ecfc8eebd0efca979edbc6d089"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_DPPI_CHANNEL</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_DPPI_CHANNEL" title="Permalink to this definition"></a><br /></dt>
<dd><p>DPPI channel. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a0a31d1189078fe62d9d8cb0aab52b0bd"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_DPPI_CHANNEL_GROUP" title="Permalink to this definition"></a><br /></dt>
<dd><p>DPPI channel group. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_GPIOTE_CHANNEL">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910aad0854b3dcc9365b7818296b429e9446"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GPIOTE_CHANNEL</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_GPIOTE_CHANNEL" title="Permalink to this definition"></a><br /></dt>
<dd><p>GPIOTE channel. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_GPIOTE_INTERRUPT">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a26a0e7cb4a4f0dfd4b2cbf0c80b27b39"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GPIOTE_INTERRUPT</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_GPIOTE_INTERRUPT" title="Permalink to this definition"></a><br /></dt>
<dd><p>GPIOTE interrupt. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_GPIO_PIN">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a3ef48fa94d14fc8a637bf047d4856bab"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GPIO_PIN</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_GPIO_PIN" title="Permalink to this definition"></a><br /></dt>
<dd><p>GPIO pin. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_GRTC_CC">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910ae13fcbd2355939fa7576fc5996b02644"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GRTC_CC</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_GRTC_CC" title="Permalink to this definition"></a><br /></dt>
<dd><p>GRTC compare channel. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_GRTC_SYSCOUNTER">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a18f692cf4cdaaea2a3a2ead78fa0c48a"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GRTC_SYSCOUNTER</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_GRTC_SYSCOUNTER" title="Permalink to this definition"></a><br /></dt>
<dd><p>GRTC SYSCOUNTER. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_GRTC_INTERRUPT">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a7afd8ebd9f5bbfab544194c705f51c21"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_GRTC_INTERRUPT</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_GRTC_INTERRUPT" title="Permalink to this definition"></a><br /></dt>
<dd><p>GRTC interrupt. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_BELLS_BELL">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910aa6b4d41fd7253e12e2cf9ebc416f0203"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_BELLS_BELL</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_BELLS_BELL" title="Permalink to this definition"></a><br /></dt>
<dd><p>BELLS bell pair. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_TDD">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a619f8775f5fcaa382154b4e7fb5f40a2"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_TDD</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_TDD" title="Permalink to this definition"></a><br /></dt>
<dd><p>TDD. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_MRAMC_WAITSTATES">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910ab64395a095c8b996c8eb6cfbde3678fa"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_MRAMC_WAITSTATES</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_MRAMC_WAITSTATES" title="Permalink to this definition"></a><br /></dt>
<dd><p>MRAMC waitstates. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_MRAMC_AUTODPOWERDOWN">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a2cd49f3916e7ebf525bd4e812b3b88b0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_MRAMC_AUTODPOWERDOWN</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_MRAMC_AUTODPOWERDOWN" title="Permalink to this definition"></a><br /></dt>
<dd><p>MRAMC automatic power-down. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_spu_feature_t.NRF_SPU_FEATURE_MRAMC_READY">
<span class="target" id="group__nrf__spu__hal_1gga96d287b38368a0b90d2d50fa507d5910a88e95648761808813dcdb3ee3f180e81"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_SPU_FEATURE_MRAMC_READY</span></span></span><a class="headerlink" href="#c.nrf_spu_feature_t.NRF_SPU_FEATURE_MRAMC_READY" title="Permalink to this definition"></a><br /></dt>
<dd><p>MRAMC ready. </p>
</dd></dl>

</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_event_clear">
<span class="target" id="group__nrf__spu__hal_1ga68219a0729e52f40c0d7cbb9759b7a8b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_event_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_event_t" title="nrf_spu_event_t"><span class="n"><span class="pre">nrf_spu_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_event_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing a specific SPU event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to clear. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_event_check">
<span class="target" id="group__nrf__spu__hal_1ga70ba554940e198a2c00862945deade16"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_event_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_event_t" title="nrf_spu_event_t"><span class="n"><span class="pre">nrf_spu_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_event_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for retrieving the state of the SPU event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to be checked.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – The event has been generated. </p></li>
<li><p><strong>false</strong> – The event has not been generated. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_int_enable">
<span class="target" id="group__nrf__spu__hal_1gad978dc17a54c14ead43c2fa1671c66b4"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_int_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_int_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling specified interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be enabled. Use <a class="reference internal" href="#group__nrf__spu__hal_1ga44a6e9c6511f38d0246e967076179519"><span class="std std-ref">nrf_spu_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_int_disable">
<span class="target" id="group__nrf__spu__hal_1ga068fbe3a30786954e8ca216c0a8a5e53"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_int_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_int_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling specified interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be disabled. Use <a class="reference internal" href="#group__nrf__spu__hal_1ga44a6e9c6511f38d0246e967076179519"><span class="std std-ref">nrf_spu_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_int_enable_check">
<span class="target" id="group__nrf__spu__hal_1ga1dc0a504e03ed6f38f9c4a5c364b1715"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_int_enable_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_int_enable_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the specified interrupts are enabled. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be checked. Use <a class="reference internal" href="#group__nrf__spu__hal_1ga44a6e9c6511f38d0246e967076179519"><span class="std std-ref">nrf_spu_int_mask_t</span></a> values for bit masking.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Mask of enabled interrupts. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_publish_set">
<span class="target" id="group__nrf__spu__hal_1ga200ee02fe1c23101aad0ce846fca29ba"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_publish_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_event_t" title="nrf_spu_event_t"><span class="n"><span class="pre">nrf_spu_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">channel</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_publish_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting up publication configuration of a given SPU event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to configure. </p></li>
<li><p><strong>channel</strong> – <strong>[in]</strong> Channel to connect with published event. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_publish_clear">
<span class="target" id="group__nrf__spu__hal_1ga78d3fa9ec803eaef4593e1a52820bcbb"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_publish_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_event_t" title="nrf_spu_event_t"><span class="n"><span class="pre">nrf_spu_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_publish_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing publication configuration of a given SPU event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to clear. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_tz_is_available">
<span class="target" id="group__nrf__spu__hal_1ga2df21cb782ba105b5e208bad095a011a"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_tz_is_available</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_tz_is_available" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for retrieving the capabilities of the current device. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – ARM TrustZone support is available. </p></li>
<li><p><strong>false</strong> – ARM TrustZone support is not available. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_dppi_config_set">
<span class="target" id="group__nrf__spu__hal_1ga9f7ed30e65625d27a94d2367c8fe3faa"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_dppi_config_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">dppi_id</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">channels_mask</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">lock_conf</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_dppi_config_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring the DPPI channels to be available in particular domains. </p>
<p>Channels are configured as bitmask. Set one in bitmask to make channels available only in secure domain. Set zero to make it available in secure and non-secure domains.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>dppi_id</strong> – <strong>[in]</strong> DPPI peripheral id. </p></li>
<li><p><strong>channels_mask</strong> – <strong>[in]</strong> Bitmask with channels configuration. </p></li>
<li><p><strong>lock_conf</strong> – <strong>[in]</strong> Lock configuration until next SoC reset. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_gpio_config_set">
<span class="target" id="group__nrf__spu__hal_1ga6ca19b4ad46b497cd693047115e12347"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_gpio_config_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">gpio_port</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">gpio_mask</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">lock_conf</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_gpio_config_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring the GPIO pins to be available in particular domains. </p>
<p>GPIO pins are configured as bitmask. Set one in bitmask to make particular pin available only in secure domain. Set zero to make it available in secure and non-secure domains.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>gpio_port</strong> – <strong>[in]</strong> Port number. </p></li>
<li><p><strong>gpio_mask</strong> – <strong>[in]</strong> Bitmask with gpio configuration. </p></li>
<li><p><strong>lock_conf</strong> – <strong>[in]</strong> Lock configuration until next SoC reset. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_flashnsc_set">
<span class="target" id="group__nrf__spu__hal_1ga8f549ce08f3891c83d62a5256a7594c8"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_flashnsc_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">flash_nsc_id</span></span>, <a class="reference internal" href="#c.nrf_spu_nsc_size_t" title="nrf_spu_nsc_size_t"><span class="n"><span class="pre">nrf_spu_nsc_size_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">flash_nsc_size</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">region_number</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">lock_conf</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_flashnsc_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring non-secure callable flash region. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>flash_nsc_id</strong> – <strong>[in]</strong> Non-secure callable flash region ID. </p></li>
<li><p><strong>flash_nsc_size</strong> – <strong>[in]</strong> Non-secure callable flash region size. </p></li>
<li><p><strong>region_number</strong> – <strong>[in]</strong> Flash region number. </p></li>
<li><p><strong>lock_conf</strong> – <strong>[in]</strong> Lock configuration until next SoC reset. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_ramnsc_set">
<span class="target" id="group__nrf__spu__hal_1ga289b83bd30667a37519640cb5c6a74fd"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_ramnsc_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">ram_nsc_id</span></span>, <a class="reference internal" href="#c.nrf_spu_nsc_size_t" title="nrf_spu_nsc_size_t"><span class="n"><span class="pre">nrf_spu_nsc_size_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">ram_nsc_size</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">region_number</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">lock_conf</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_ramnsc_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring non-secure callable RAM region. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>ram_nsc_id</strong> – <strong>[in]</strong> Non-secure callable RAM region ID. </p></li>
<li><p><strong>ram_nsc_size</strong> – <strong>[in]</strong> Non-secure callable RAM region size. </p></li>
<li><p><strong>region_number</strong> – <strong>[in]</strong> RAM region number. </p></li>
<li><p><strong>lock_conf</strong> – <strong>[in]</strong> Lock configuration until next SoC reset. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_flashregion_set">
<span class="target" id="group__nrf__spu__hal_1ga3d59cd2c2e218eeec8b98ae49225da4e"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_flashregion_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">region_id</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">secure_attr</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">permissions</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">lock_conf</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_flashregion_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring security for a particular flash region. </p>
<p>Permissions parameter must be set by using the logical OR on the <a class="reference internal" href="#group__nrf__spu__hal_1gafe75ab0f3d1142b83a6211f2143850fc"><span class="std std-ref">nrf_spu_mem_perm_t</span></a> values.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>region_id</strong> – <strong>[in]</strong> Flash region index. </p></li>
<li><p><strong>secure_attr</strong> – <strong>[in]</strong> Set region attribute to secure. </p></li>
<li><p><strong>permissions</strong> – <strong>[in]</strong> Flash region permissions. </p></li>
<li><p><strong>lock_conf</strong> – <strong>[in]</strong> Lock configuration until next SoC reset. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_ramregion_set">
<span class="target" id="group__nrf__spu__hal_1gad3d8c40545df1ac1f7a40d2e3b23dee5"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_ramregion_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">region_id</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">secure_attr</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">permissions</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">lock_conf</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_ramregion_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring security for the RAM region. </p>
<p>Permissions parameter must be set by using the logical OR on the <a class="reference internal" href="#group__nrf__spu__hal_1gafe75ab0f3d1142b83a6211f2143850fc"><span class="std std-ref">nrf_spu_mem_perm_t</span></a> values.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>region_id</strong> – <strong>[in]</strong> RAM region index. </p></li>
<li><p><strong>secure_attr</strong> – <strong>[in]</strong> Set region attribute to secure. </p></li>
<li><p><strong>permissions</strong> – <strong>[in]</strong> RAM region permissions. </p></li>
<li><p><strong>lock_conf</strong> – <strong>[in]</strong> Lock configuration until next SoC reset. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_peripheral_set">
<span class="target" id="group__nrf__spu__hal_1ga5518273cfb31711bc2bc98341149ca5d"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_peripheral_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">peripheral_id</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">secure_attr</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">secure_dma</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">lock_conf</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_peripheral_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring access permissions of the peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>peripheral_id</strong> – <strong>[in]</strong> ID number of a particular peripheral. </p></li>
<li><p><strong>secure_attr</strong> – <strong>[in]</strong> Peripheral registers accessible only from secure domain. </p></li>
<li><p><strong>secure_dma</strong> – <strong>[in]</strong> DMA transfers possible only from RAM memory in secure domain. </p></li>
<li><p><strong>lock_conf</strong> – <strong>[in]</strong> Lock configuration until next SoC reset. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_extdomain_set">
<span class="target" id="group__nrf__spu__hal_1ga26f1482b45a4443897ffe48f91e578e9"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_extdomain_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">domain_id</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">secure_attr</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">lock_conf</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_extdomain_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring bus access permissions of the specified external domain. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>domain_id</strong> – <strong>[in]</strong> ID number of a particular external domain. </p></li>
<li><p><strong>secure_attr</strong> – <strong>[in]</strong> Specifies if the bus accesses from this domain have the secure attribute set. </p></li>
<li><p><strong>lock_conf</strong> – <strong>[in]</strong> Specifies if the configuration should be locked until next SoC reset. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periphaccerr_address_get">
<span class="target" id="group__nrf__spu__hal_1gacbafb55d6851f8899248996a3e7b503d"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periphaccerr_address_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periphaccerr_address_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the address of the security violation. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The event PERIPHACCERR must be cleared to clear this register.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Address of the transaction that caused first error. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periphaccerr_ownerid_get">
<span class="target" id="group__nrf__spu__hal_1ga99c0ed224649632d21662232df24e22e"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">nrf_owner_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periphaccerr_ownerid_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periphaccerr_ownerid_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the owner ID of the security violation. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The event PERIPHACCERR must be cleared to clear this register.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Owner ID of the transaction that caused first error. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_securemapping_get">
<span class="target" id="group__nrf__spu__hal_1gadc7939f13a352b9ed85baa764820d66a"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><a class="reference internal" href="#c.nrf_spu_securemapping_t" title="nrf_spu_securemapping_t"><span class="n"><span class="pre">nrf_spu_securemapping_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_securemapping_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_securemapping_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the capabilities for TrustZone Cortex-M secure attribute of the specified slave. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>TrustZone capabilities. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_dma_get">
<span class="target" id="group__nrf__spu__hal_1gaf6580f7851c2dd66b0773ffecef19466"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><a class="reference internal" href="#c.nrf_spu_dma_t" title="nrf_spu_dma_t"><span class="n"><span class="pre">nrf_spu_dma_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_dma_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_dma_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the DMA capabilities of the specified slave. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>DMA capabilities. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_secattr_get">
<span class="target" id="group__nrf__spu__hal_1gae93e3fe9eee85ad284840b3bbd007858"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_secattr_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_secattr_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the security mapping of the specified slave. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – Peripheral is mapped in secure peripheral address space. </p></li>
<li><p><strong>false</strong> – If TrustZone capabilities are <a class="reference internal" href="#group__nrf__spu__hal_1gga5cf6c98f4cb95c5c49bb1a6e85ed3023acde7766ec08af43a7fef33c7a1a378ac"><span class="std std-ref">NRF_SPU_SECUREMAPPING_USERSELECTABLE</span></a>, then peripheral is mapped in non-secure peripheral address space. If TrustZone capabilities are <a class="reference internal" href="#group__nrf__spu__hal_1gga5cf6c98f4cb95c5c49bb1a6e85ed3023aa53394b582de83ae0aa9b62bf350bcdf"><span class="std std-ref">NRF_SPU_SECUREMAPPING_SPLIT</span></a>, then peripheral is mapped in non-secure and secure peripheral address space. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_secattr_set">
<span class="target" id="group__nrf__spu__hal_1ga72c2eda8b1aa5fc262ac3364b1e42b2e"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_secattr_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_secattr_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the security mapping of the specified slave. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This bit has effect only if TrustZone capabilities are either <a class="reference internal" href="#group__nrf__spu__hal_1gga5cf6c98f4cb95c5c49bb1a6e85ed3023acde7766ec08af43a7fef33c7a1a378ac"><span class="std std-ref">NRF_SPU_SECUREMAPPING_USERSELECTABLE</span></a> or <a class="reference internal" href="#group__nrf__spu__hal_1gga5cf6c98f4cb95c5c49bb1a6e85ed3023aa53394b582de83ae0aa9b62bf350bcdf"><span class="std std-ref">NRF_SPU_SECUREMAPPING_SPLIT</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if security mapping is to be set, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_dmasec_get">
<span class="target" id="group__nrf__spu__hal_1gad4797b13e8352b1d16e839915d93291f"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_dmasec_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_dmasec_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the security attribution for the DMA transfer of the specified slave. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if DMA transfers initiated by this peripheral have the secure attribute set, false otherwise. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_dmasec_set">
<span class="target" id="group__nrf__spu__hal_1ga32806730a0b60e4a65fcfd06b35b65d0"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_dmasec_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_dmasec_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the security attribution for the DMA transfer of the specified slave. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This bit has effect only if peripheral security mapping is enabled.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if secure attribute for the DMA transfer is to be set, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_block_get">
<span class="target" id="group__nrf__spu__hal_1ga801ac355cde9424713bf9ff25de270dc"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_block_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_block_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the status of the peripheral access lock of the specified slave. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When peripheral access lock is enabled, reading or modifying the registers of the peripheral is blocked.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if the peripheral access is locked, false otherwise. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_block_enable">
<span class="target" id="group__nrf__spu__hal_1gae4238c89034e45d4b4b16381b530f47d"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_block_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_block_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling the peripheral access lock of the specified slave. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When peripheral access lock is enabled, reading or modifying the registers of the peripheral is blocked.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_lock_get">
<span class="target" id="group__nrf__spu__hal_1ga1881ee3346de4ed5a95eb0e3d0e0131d"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_lock_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_lock_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the status of the peripheral management lock of the specified slave. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When peripheral management lock is enabled, modifying the SPU configuration associated with specified peripheral is not possible.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if the peripheral management is locked, false otherwise. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_lock_enable">
<span class="target" id="group__nrf__spu__hal_1ga03b4ff6cfffed66789549900aa6c7bd4"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_lock_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_lock_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling the peripheral management lock of the specified slave. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When peripheral management lock is enabled, modifying the SPU configuration associated with specified peripheral is not possible.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_ownerid_get">
<span class="target" id="group__nrf__spu__hal_1gacb4c7161984ddd9d05d09a670287059c"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">nrf_owner_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_ownerid_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_ownerid_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the peripheral owner ID of the specified slave. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Owner ID. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_ownerid_set">
<span class="target" id="group__nrf__spu__hal_1gab10e1128d592f7573f0fcbedafcc4b94"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_ownerid_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">nrf_owner_t</span></span><span class="w"> </span><span class="n"><span class="pre">owner_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_ownerid_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the peripheral owner ID of the specified slave. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index. </p></li>
<li><p><strong>owner_id</strong> – <strong>[in]</strong> Owner ID to be set. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_ownerprog_get">
<span class="target" id="group__nrf__spu__hal_1ga2558e753e968a4322a91c6957a95a6ce"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_ownerprog_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_ownerprog_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the indication if owner ID of the specified slave is programmable or not. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if owner ID is programmable, false otherwise. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_periph_perm_present_get">
<span class="target" id="group__nrf__spu__hal_1gac88ce0843392afbed0314e969aded8c6"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_periph_perm_present_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_periph_perm_present_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the indication if peripheral with the specified slave index is present. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Peripheral slave index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if peripheral is present, false otherwise. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_feature_secattr_get">
<span class="target" id="group__nrf__spu__hal_1gad2f33b71131b6e984f4dd0661caf8f09"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_secattr_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_feature_t" title="nrf_spu_feature_t"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">feature</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">subindex</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_feature_secattr_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the security mapping of the specified feature. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>feature</strong> – <strong>[in]</strong> Feature to be accessed. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Feature index. </p></li>
<li><p><strong>subindex</strong> – <strong>[in]</strong> Feature subindex. Only used for applicable features, otherwise skipped.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – Feature is available for secure usage. </p></li>
<li><p><strong>false</strong> – Feature is available for non-secure usage. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_feature_secattr_set">
<span class="target" id="group__nrf__spu__hal_1ga5041c2c330a50d77d47b5e3638b12f7a"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_secattr_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_feature_t" title="nrf_spu_feature_t"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">feature</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">subindex</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_feature_secattr_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the security mapping of the specified feature. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>feature</strong> – <strong>[in]</strong> Feature to be accessed. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Feature index. </p></li>
<li><p><strong>subindex</strong> – <strong>[in]</strong> Feature subindex. Only used for applicable features, otherwise skipped. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if security mapping is to be set, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_feature_lock_get">
<span class="target" id="group__nrf__spu__hal_1gaaa80a705edd8347b7222401a87f26f59"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_lock_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_feature_t" title="nrf_spu_feature_t"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">feature</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">subindex</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_feature_lock_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the status of the management lock of the specified feature. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When feature management lock is enabled, modifying the SPU configuration associated with specified feature is not possible.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>feature</strong> – <strong>[in]</strong> Feature to be accessed. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Feature index. </p></li>
<li><p><strong>subindex</strong> – <strong>[in]</strong> Feature subindex. Only used for applicable features, otherwise skipped.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if feature management is locked, false otherwise. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_feature_lock_enable">
<span class="target" id="group__nrf__spu__hal_1ga0be19d03dc1415fd873eb3fd8b70bb1f"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_lock_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_feature_t" title="nrf_spu_feature_t"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">feature</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">subindex</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_feature_lock_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling the management lock of the specified feature. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When feature management lock is enabled, modifying the SPU configuration associated with specified feature is not possible.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>feature</strong> – <strong>[in]</strong> Feature to be accessed. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Feature index. </p></li>
<li><p><strong>subindex</strong> – <strong>[in]</strong> Feature subindex. Only used for applicable features, otherwise skipped. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_feature_block_get">
<span class="target" id="group__nrf__spu__hal_1ga0151c1446805884a8e238fcbf90cca38"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_block_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_feature_t" title="nrf_spu_feature_t"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">feature</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">subindex</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_feature_block_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting status of the access lock of the specified feature. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When feature access lock is enabled, reading or modifying the registers of the feature is blocked.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>feature</strong> – <strong>[in]</strong> Feature to be accessed. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Feature index. </p></li>
<li><p><strong>subindex</strong> – <strong>[in]</strong> Feature subindex. Only used for applicable features, otherwise skipped.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True if the feature access is locked, false otherwise. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_feature_block_enable">
<span class="target" id="group__nrf__spu__hal_1ga5ed56a25adf9f45e12eb44901f41aa36"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_block_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_feature_t" title="nrf_spu_feature_t"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">feature</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">subindex</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_feature_block_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling the feature block of the specified feature. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When feature access lock is enabled, reading or modifying the registers of the feature is blocked.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>feature</strong> – <strong>[in]</strong> Feature to be accessed. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Feature index. </p></li>
<li><p><strong>subindex</strong> – <strong>[in]</strong> Feature subindex. Only used for applicable features, otherwise skipped. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_feature_ownerid_get">
<span class="target" id="group__nrf__spu__hal_1ga2ce58ebf39fc9cee317d7cfe0a0770d4"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">nrf_owner_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_ownerid_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_feature_t" title="nrf_spu_feature_t"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">feature</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">subindex</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_feature_ownerid_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the feature owner ID of the specified feature. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>feature</strong> – <strong>[in]</strong> Feature to be accessed. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Feature index. </p></li>
<li><p><strong>subindex</strong> – <strong>[in]</strong> Feature subindex. Only used for applicable features, otherwise skipped.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Owner ID. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_spu_feature_ownerid_set">
<span class="target" id="group__nrf__spu__hal_1ga75edeaa9063ab5cba1b60c7c44fce989"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_spu_feature_ownerid_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_SPU_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_spu_feature_t" title="nrf_spu_feature_t"><span class="n"><span class="pre">nrf_spu_feature_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">feature</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">index</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">subindex</span></span>, <span class="n"><span class="pre">nrf_owner_t</span></span><span class="w"> </span><span class="n"><span class="pre">owner_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_spu_feature_ownerid_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the feature owner ID of the specified feature. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>feature</strong> – <strong>[in]</strong> Feature to be accessed. </p></li>
<li><p><strong>index</strong> – <strong>[in]</strong> Feature index. </p></li>
<li><p><strong>subindex</strong> – <strong>[in]</strong> Feature subindex. Only used for applicable features, otherwise skipped. </p></li>
<li><p><strong>owner_id</strong> – <strong>[in]</strong> Owner ID to be set. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

</div>
</dd></dl>

</section>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../stm/index.html" class="btn btn-neutral float-right" title="STM" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="index.html" class="btn btn-neutral" title="SPU" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">

<table>
<tr>
<td>
    <p>
        &copy; Copyright 2021, Nordic Semiconductor ASA.
      Last updated on May 10, 2024.

    </p>
</td>
<td id="nordiclogo">
  <a href="https://www.nordicsemi.com/"><img src="../../_static/images/nordic-logo.png" border="0"/></a>
</td>
</tr>
</table>
  </div> 


</footer>

<div id="scroll-container">
  <button type="button" id="scroll-btn" class="btn">
    <svg xmlns="http://www.w3.org/2000/svg" height="24" viewBox="0 0 24 24" width="24"><path d="M0 0h24v24H0z" fill="none"/><path d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z" fill="#fff"/></svg>
  </button>
</div>

<script>
  const scrollBtn = document.querySelector("#scroll-btn");

  document.addEventListener("scroll", () => {
    if (window.scrollY > 400) {
          scrollBtn.style.visibility = "visible";
      } else {
          scrollBtn.style.visibility = "hidden";
      }
  });

  scrollBtn.addEventListener("click", () => {
      window.scrollTo({ top: 0, behavior: "smooth" });
  });
</script>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>