{"index": 956, "svad": "This property verifies that when the TTMP register is written with specific control conditions, it correctly captures the value from the previous clock cycle.\n\nThe property triggers on every positive edge of the clk signal when all the following conditions are simultaneously true: the active-high reset signal rst is deasserted (0), the write enable signal io_we is asserted (1), the read enable signal io_re is deasserted (0), and the address signal io_a equals 2'b01.\n\nWhen these trigger conditions are met, the property requires that in the very next clock cycle (##1), the value of the TTMP register must equal the value that the data input signal io_di had in the previous clock cycle (captured using $past).\n\nThe property is disabled and does not check during any clock cycle where the reset signal rst is asserted (1).", "reference_sva": "property p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 (TTMP == $past(io_di));\nendproperty\nassert_p_TTMP_assignment_logic: assert property (p_TTMP_assignment_logic) else $error(\"Assertion failed: TTMP does not match the previous cycle's io_di when io_we is asserted, io_re is deasserted, and io_a is 2'b01\");", "generated_sva": "property p_ttmp_capture;\n    @(posedge clk) disable iff (rst)\n    ((!rst && io_we && !io_re && (io_a == 2'b01)) |=> (TTMP == $past(io_di, 1)));\nendproperty\n\nassert property (p_ttmp_capture);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_TTMP_assignment_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `TTMP`, `b01`, `io_a`, `io_di`, `io_re`, `io_we`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk` (posedge)\n    * Reset Signal: `rst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01)`\n    * Response condition: `##1 (TTMP == $past(io_di))`\n\n* **Edge/Change Detection & Built-in Functions:**\n    * `$past(io_di)`: Reference to signal value from previous cycles\n\n* **Past Values:**\n    * Reference to previous value of `io_di`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (TTMP == $past(io_di))`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (rst == 1)`\n    * Property is disabled when reset `rst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk) (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 (TTMP == $past(io_di))`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_TTMP_assignment_logic;\n    @(posedge clk) disable iff (rst == 1)\n        (rst == 0 && io_we == 1 && io_re == 0 && io_a == 2'b01) |-> ##1 (TTMP == $past(io_di));\nendproperty\nassert_p_TTMP_assignment_logic: assert property (p_TTMP_assignment_logic) else $error(\"Assertion failed: TTMP does not match the previous cycle's io_di when io_we is asserted, io_re is deasserted, and io_a is 2'b01\");\n```\n\n**Summary:**\nProperty `p_TTMP_assignment_logic` uses overlapping implication synchronized to `clk` using built-in functions: $past.", "error_message": null, "generation_time": 2.516592502593994, "verification_time": 0.01090097427368164, "from_cache": false}