Supported RISC-V instructions in this CPU project:

* OP-IMM:
	* ADDI
	* SLTI
	* SLTIU
	* XORI
	* ORI
	* ANDI
	* SLLI
	* SRLI
	* SRAI
* OP:
	* ADD
	* SUB
	* SLL
	* SLT
	* SLTU
	* XOR
	* SRL
	* SRA
	* OR
	* AND
