# Design: Design SDRAM already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -work SDRAM -2002  $dsn/src/fsm.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\fsm.vhd
# Compile Entity "fsm"
# Compile Architecture "fsm" of Entity "fsm"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\fsm.vhd
# Compile Entity "fsm"
# Compile Architecture "fsm" of Entity "fsm"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\fsm.vhd
# Compile Entity "fsm"
# Compile Architecture "fsm" of Entity "fsm"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\fsm.vhd
# Compile Entity "fsm"
# Compile Architecture "fsm" of Entity "fsm"
# Error: COMP96_0055: fsm.vhd : (14, 9): Cannot find referenced context element.
# Error: COMP96_0056: fsm.vhd : (36, 1): Cannot find referenced entity declaration "fsm".
# Compile failure 2 Errors 0 Warnings  Analysis time :  63.0 [ms]
alog -sve  -work SDRAM $dsn/src/mt48lc4m32b2.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: mt48lc4m32b2.
# $root top modules: mt48lc4m32b2.
# Compile success 0 Errors 0 Warnings  Analysis time: 3[s].
# done
acom -reorder -work SDRAM -2002  $dsn/src/random.vhd $dsn/src/sdram_ctrl.vhd $dsn/src/sdram_ctrl_tb.vhd $dsn/src/sdram_ctrl_tester.vhd $dsn/src/sdram_pack.vhd $dsn/src/utils.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\random.vhd
# Compile Entity "random"
# Compile Architecture "rtl" of Entity "random"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl.vhd
# Compile Entity "sdram_ctrl"
# Compile Architecture "struct" of Entity "sdram_ctrl"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl_tb.vhd
# Compile Entity "sdram_ctrl_tb"
# Compile Architecture "struct" of Entity "sdram_ctrl_tb"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl_tester.vhd
# Compile Entity "sdram_ctrl_tester"
# Compile Architecture "behav" of Entity "sdram_ctrl_tester"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_pack.vhd
# Compile Package "sdram_pack"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\utils.vhd
# Compile Package "utils"
# Compile Package Body "utils"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl.vhd
# Compile Entity "sdram_ctrl"
# Compile Architecture "struct" of Entity "sdram_ctrl"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl_tester.vhd
# Compile Entity "sdram_ctrl_tester"
# Compile Architecture "behav" of Entity "sdram_ctrl_tester"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl_tb.vhd
# Compile Architecture "struct" of Entity "sdram_ctrl_tb"
# Top-level unit(s) detected:
# Entity => sdram_ctrl_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Component /DUT/U_0 : fsm not bound.
# ELBREAD: Elaboration time 0.2 [s].
acom -work SDRAM -2002  $dsn/src/random.vhd $dsn/src/sdram_pack.vhd $dsn/src/utils.vhd $dsn/src/sdram_ctrl.vhd $dsn/src/sdram_ctrl_tester.vhd $dsn/src/fsm.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\random.vhd
# Compile Entity "random"
# Compile Architecture "rtl" of Entity "random"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_pack.vhd
# Compile Package "sdram_pack"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\utils.vhd
# Compile Package "utils"
# Compile Package Body "utils"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl.vhd
# Compile Entity "sdram_ctrl"
# Compile Architecture "struct" of Entity "sdram_ctrl"
# Warning: ELAB1_0026: sdram_ctrl.vhd : (223, 0): There is no default binding for component "fsm".(No entity named "fsm" was found).
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl_tester.vhd
# Compile Entity "sdram_ctrl_tester"
# Compile Architecture "behav" of Entity "sdram_ctrl_tester"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\fsm.vhd
# Compile Entity "fsm"
# Compile Architecture "fsm" of Entity "fsm"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
alog -sve  -work SDRAM $dsn/src/mt48lc4m32b2.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Module \$root found in current working library.
# Unit top modules: mt48lc4m32b2.
# $root top modules: mt48lc4m32b2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
acom -work SDRAM -2002  $dsn/src/sdram_ctrl_tb.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl_tb.vhd
# Compile Entity "sdram_ctrl_tb"
# Compile Architecture "struct" of Entity "sdram_ctrl_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Library Manager: Library "SDRAM" contents cleared.
acom -reorder -work SDRAM -2002  $dsn/src/random.vhd $dsn/src/sdram_pack.vhd $dsn/src/utils.vhd $dsn/src/sdram_ctrl.vhd $dsn/src/sdram_ctrl_tester.vhd $dsn/src/fsm.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\random.vhd
# Compile Entity "random"
# Compile Architecture "rtl" of Entity "random"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_pack.vhd
# Compile Package "sdram_pack"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\utils.vhd
# Compile Package "utils"
# Compile Package Body "utils"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl.vhd
# Compile Entity "sdram_ctrl"
# Compile Architecture "struct" of Entity "sdram_ctrl"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl_tester.vhd
# Compile Entity "sdram_ctrl_tester"
# Compile Architecture "behav" of Entity "sdram_ctrl_tester"
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\fsm.vhd
# Compile Entity "fsm"
# Compile Architecture "fsm" of Entity "fsm"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => sdram_ctrl
# Entity => sdram_ctrl_tester
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl.vhd
# Compile Architecture "struct" of Entity "sdram_ctrl"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -sve  -work SDRAM $dsn/src/mt48lc4m32b2.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: mt48lc4m32b2.
# $root top modules: mt48lc4m32b2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
acom -reorder -work SDRAM -2002  $dsn/src/sdram_ctrl_tb.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: D:\NEW_2023-2024\HGS-SDRAM-Controller\Controller\SDRAM\src\sdram_ctrl_tb.vhd
# Compile Entity "sdram_ctrl_tb"
# Compile Architecture "struct" of Entity "sdram_ctrl_tb"
# Top-level unit(s) detected:
# Entity => sdram_ctrl_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# add wave -noreg {dbus_out}
# add wave -noreg {initdone}
# add wave -noreg {ready}
# add wave -noreg {abus}
# add wave -noreg {ale}
# add wave -noreg {clk}
# add wave -noreg {csn}
# add wave -noreg {dbus_in}
# add wave -noreg {rdn}
# add wave -noreg {resetn}
# add wave -noreg {sdram_clk}
# add wave -noreg {wrn}
# add wave -noreg {clk_s}
# add wave -noreg {data_s}
# add wave -noreg {wdata_s}
# add wave -noreg {abus_s}
# add wave -noreg {addrcnt_s}
# add wave -noreg {dOut}
# add wave -noreg {ranout_s}
# add wave -noreg {enable_s}
# add wave -noreg {fail_s}
asim -O5 +access +r +m+sdram_ctrl_tester sdram_ctrl_tester behav
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Program Files (x86)\Aldec\Active-HDL 8.2\bin/systf.dll'
# VHPI: Loading library 'systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2482 kB (elbread=1025 elab2=1107 kernel=349 sdf=0)
#  19:29, 29 םגאנ 2024 ד.
#  Simulation has been initialized
#  Selected Top-Level: sdram_ctrl_tester (behav)
run
endsim
# KERNEL: stopped at time: 129830287 ns
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: You do not have a license to run Verilog performance optimized simulation.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Elaboration time 0.0 [s].
# add wave -noreg {abus}
# add wave -noreg {ale}
# add wave -noreg {clk}
# add wave -noreg {csn}
# add wave -noreg {dbus_in}
# add wave -noreg {dbus_out}
# add wave -noreg {initdone}
# add wave -noreg {rdn}
# add wave -noreg {ready}
# add wave -noreg {resetn}
# add wave -noreg {sdram_a}
# add wave -noreg {sdram_ba}
# add wave -noreg {sdram_cas_n}
# add wave -noreg {sdram_cke}
# add wave -noreg {sdram_clk}
# add wave -noreg {sdram_cs_n}
# add wave -noreg {sdram_dq}
# add wave -noreg {sdram_dqm}
# add wave -noreg {sdram_ras_n}
# add wave -noreg {sdram_we_n}
# add wave -noreg {wrn}
asim -O5 +access +r +m+sdram_ctrl_tb sdram_ctrl_tb struct
# ELBREAD: Elaboration process.
# ELBREAD: You do not have a license to run Verilog performance optimized simulation.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Program Files (x86)\Aldec\Active-HDL 8.2\bin/systf.dll'
# VHPI: Loading library 'systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 35536 kB (elbread=1025 elab2=34161 kernel=349 sdf=0)
#  19:31, 29 םגאנ 2024 ד.
#  Simulation has been initialized
#  Selected Top-Level: sdram_ctrl_tb (struct)
run
# KERNEL: ------- Read/Write to the same row --------
# KERNEL: ------- Read/Write to a different row/bank --------
# KERNEL: ------- Random R/W --------
endsim
# KERNEL: stopped at time: 23378227 ns
#  Simulation has been stopped
