INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/Cont.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cont
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/InsMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/MyPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sources_1/imports/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.srcs/sim_1/new/MyPC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyPC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprkle/OneDrive - Auburn University/Academics/Compuer architecture/Project/project_CPU_RET_fixed _impl_seven_segment - demo/project_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
