##########################################################################################################
#File: vload_encoded_unitstrideCase-0mask.txt
#Brief: Test Configuration EEW>VLEN=SEW,LMUL=1,VL=1 : spills of V[vd=0]
#Details: Only first (1) and last element (8) are enabled by mask register v0
##########################################################################################################

#Input:

EEW:32
MSTART:0
XLEN:64
SEW:32
LMUL:8
VD:8
VSTART:0
VLEN:32
VL:8
VM:0

M+0	[1f|1e|1d|1c|1b|1a|19|18|17|16|15|14|13|12|11|10|0f|0e|0d|0c|0b|0a|09|08|07|06|05|04|03|02|01|00]

V0	[00|00|00|81]
V1	[00|00|00|00]
V2	[00|00|00|00]
V3	[00|00|00|00]
V4	[00|00|00|00]
V5	[00|00|00|00]
V6	[00|00|00|00]
V7	[00|00|00|00]
V8	[55|55|55|55]
V9	[55|55|55|55]
V10	[55|55|55|55]
V11	[55|55|55|55]
V12	[55|55|55|55]
V13	[55|55|55|55]
V14	[55|55|55|55]
V15	[55|55|55|55]
V16	[00|00|00|00]
V17	[00|00|00|00]
V18	[00|00|00|00]
V19	[00|00|00|00]
V20	[00|00|00|00]
V21	[00|00|00|00]
V22	[00|00|00|00]
V23	[00|00|00|00]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

#Output:

M+0	[1f|1e|1d|1c|1b|1a|19|18|17|16|15|14|13|12|11|10|0f|0e|0d|0c|0b|0a|09|08|07|06|05|04|03|02|01|00]

V0	[00|00|00|81]
V1	[00|00|00|00]
V2	[00|00|00|00]
V3	[00|00|00|00]
V4	[00|00|00|00]
V5	[00|00|00|00]
V6	[00|00|00|00]
V7	[00|00|00|00]
V8	[03|02|01|00]
V9	[55|55|55|55]
V10	[55|55|55|55]
V11	[55|55|55|55]
V12	[55|55|55|55]
V13	[55|55|55|55]
V14	[55|55|55|55]
V15	[1f|1e|1d|1c]
V16	[00|00|00|00]
V17	[00|00|00|00]
V18	[00|00|00|00]
V19	[00|00|00|00]
V20	[00|00|00|00]
V21	[00|00|00|00]
V22	[00|00|00|00]
V23	[00|00|00|00]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

EXCEPTION:0
