<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/ocmb/explorer/procedures/xml/attribute_info/exp_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2018                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<!-- -->
<!-- @file memory_attributes.xml -->
<!-- @brief Attribute xml for memory attributes -->
<!-- -->
<!-- *HWP HWP Owner: Andre Marin <aamarin@us.ibm.com> -->
<!-- *HWP HWP Backup: Stephen Glancy <sglancy@us.ibm.com> -->
<!-- *HWP FW Owner: Bill Hoffa <wghoffa@us.ibm.com> -->
<!-- *HWP Team: Memory -->
<!-- *HWP Level: 2 -->
<!-- *HWP Consumed by: FSP:HB -->
<!-- -->


<attributes>
    <attribute>
        <id>ATTR_MSS_OCMB_ENTERPRISE_MODE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Indicates whether the OCMB can support enterprise mode or
            if it has been fused to only support non-enterprise mode.
            Note: needs to be setup by the get ECID functionality
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <enum>
            NON_ENTERPRISE = 0,
            ENTERPRISE = 1
        </enum>
        <writeable/>
        <mssAccessorName>ocmb_enterprise_mode</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MSS_OCMB_NONENTERPRISE_MODE_OVERRIDE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            An override to allow an enterprise capable DIMM to be run in non-enterprise mode.
            Defaults to NO_OVERRIDE
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <enum>
            NO_OVERRIDE = 0,
            OVERRIDE_NON_ENTERPRISE = 1
        </enum>
        <writeable/>
        <mssAccessorName>ocmb_nonenterprise_mode_override</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MSS_OCMB_HALF_DIMM_MODE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Indicates whether the OCMB should be run in half DIMM mode or not
            Note: needs to be setup by the get ECID functionality
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <enum>
            FULL_DIMM = 0,
            HALF_DIMM = 1
        </enum>
        <writeable/>
        <mssAccessorName>ocmb_half_dimm_mode</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MSS_OCMB_HALF_DIMM_MODE_OVERRIDE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            An override that allows the user to control full or half DIMM mode
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <enum>
            NO_OVERRIDE = 0,
            OVERRIDE_FULL_DIMM = 1,
            OVERRIDE_HALF_DIMM = 2
        </enum>
        <writeable/>
        <mssAccessorName>ocmb_half_dimm_mode_override</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MSS_MEM_MVPD_FWMS</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Mark store records from OCMB VPD. The array dimension is [port][mark].
          Explorer only has one port so only [0][mark] is used in explorer.
        </description>
        <initToZero></initToZero>
        <valueType>uint32</valueType>
        <writeable/>
        <array> 8 </array>
        <mssAccessorName>mvpd_fwms</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_FIRMWARE_EMULATION_MODE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Enable Special mode for Emulation Support
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <enum>NORMAL = 0, EMULATION = 1</enum>
        <writeable/>
        <mssAccessorName>exp_firmware_emulation_mode</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_CHIP_SELECT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Indicate presence of DRAM at each Chip Select for PHY
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <writeable/>
        <mssAccessorName>exp_chip_select</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_PHY_EQUALIZATION</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
           Phy Equalization mode enable
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <enum>DISABLE = 0, ENABLE = 1</enum>
        <writeable/>
        <mssAccessorName>exp_phy_equalization</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_INIT_VREF_DQ</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
           Initial VrefDQ setting before training
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <writeable/>
        <mssAccessorName>exp_init_vref_dq</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_INIT_PHY_VREF</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
           Initial DQ Vref setting of PHY before training
        </description>
        <valueType>uint16</valueType>
        <initToZero></initToZero>
        <writeable/>
        <mssAccessorName>exp_init_phy_vref</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_ODT_MAP_CS_WR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
           Desired ODT Value to write to the ranks
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <writeable/>
        <mssAccessorName>exp_odt_map_cs_wr</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_ODT_MAP_CS_RD</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
           Desired ODT Value when reading from the ranks
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <writeable/>
        <mssAccessorName>exp_odt_map_cs_rd</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_RCD_DIC</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
           CA and CS signal Driver Characteristics from F0RC03, F0RC04, F0RC05
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <writeable/>
        <mssAccessorName>exp_rcd_dic</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_RCD_VOLTAGE_CTRL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
           RCD operating voltage VDD and VrefCA control from F0RC0B and F0RC1x
        </description>
        <valueType>uint8</valueType>
        <initToZero></initToZero>
        <writeable/>
        <mssAccessorName>exp_rcd_voltage_ctrl</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_DRAM_ADDRESS_MIRRORING</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Ranks that have address mirroring.
            This data is derived from SPD or VPD.
            Note: This is a bit-wise map and muliple ranks can be mirrored.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <array>2</array>
        <writeable/>
        <mssAccessorName>exp_dram_address_mirroring</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_SPD_CL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Cas Latency Supported by DRAM
        </description>
        <initToZero></initToZero>
        <valueType>uint32</valueType>
        <writeable/>
        <mssAccessorName>exp_spd_cl</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EXP_RCD_SLEW_RATE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            RCD slew rate control from F1RC02,F1RC03,F1RC04,F1RC05
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <mssAccessorName>exp_rcd_slew_rate</mssAccessorName>
    </attribute>

</attributes>
