// Seed: 3455987947
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign id_4 = (1 ? 1 : ~(id_2)) * 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4 = 1, id_5 = 1;
  always #1 #1;
  tri1 id_6;
  assign id_3 = id_6 ? id_5 : 1;
  wire id_7;
  module_0(
      id_4, id_6, id_7, id_3
  );
endmodule
