{"vcs1":{"timestamp_begin":1680553846.619379579, "rt":0.92, "ut":0.25, "st":0.22}}
{"vcselab":{"timestamp_begin":1680553847.572111746, "rt":1.11, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1680553848.698442640, "rt":0.60, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680553846.341939666}
{"VCS_COMP_START_TIME": 1680553846.341939666}
{"VCS_COMP_END_TIME": 1680553850.111141160}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339648}}
{"stitch_vcselab": {"peak_mem": 239008}}
