<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Matriz_LED.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_A.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Clock_A.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Clock_A.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock_B.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Clock_B.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Clock_B.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Col.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Col.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Col.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Col_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Col_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Col_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Col_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Count_A.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Count_A.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Count_A.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Count_B.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Count_B.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Count_B.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="D1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="D1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="D1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="D1.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fil.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Fil.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Fil.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LetreloLed.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LetreloLed.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LetreloLed.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LetreloLed.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LetreloLed.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LetreloLed.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LetreloLed.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LetreloLed.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LetreloLed.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LetreloLed.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LetreloLed.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LetreloLed.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LetreloLed.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LetreloLed.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LetreloLed.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LetreloLed.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="LetreloLed.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LetreloLed.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LetreloLed.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LetreloLed.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LetreloLed.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LetreloLed.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LetreloLed.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LetreloLed_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LetreloLed_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LetreloLed_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LetreloLed_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LetreloLed_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LetreloLed_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LetreloLed_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LetreloLed_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LetreloLed_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LetreloLed_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LetreloLed_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LetreloLed_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LetreloLed_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LetreloLed_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LetreloLed_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Plus.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Plus.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Plus.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Plus.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Plus.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Plus_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Plus_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="letreloled.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="letreloled.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="letreloled.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/LetreloLed_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/LetreloLed_synthesis.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1635206561" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1635206561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635488448" xil_pn:in_ck="-3746838643304225803" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1635488448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Clock_A.vhd"/>
      <outfile xil_pn:name="Clock_B.vhd"/>
      <outfile xil_pn:name="Col.vhd"/>
      <outfile xil_pn:name="Count_A.vhd"/>
      <outfile xil_pn:name="Count_B.vhd"/>
      <outfile xil_pn:name="Fil.vhd"/>
      <outfile xil_pn:name="LetreloLed.vhd"/>
      <outfile xil_pn:name="Plus.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1635488541" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7500057603681375349" xil_pn:start_ts="1635488541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635488541" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2703176623591727575" xil_pn:start_ts="1635488541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635206561" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4517375697685493373" xil_pn:start_ts="1635206561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635488456" xil_pn:in_ck="-3746838643304225803" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1635488456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Clock_A.vhd"/>
      <outfile xil_pn:name="Clock_B.vhd"/>
      <outfile xil_pn:name="Col.vhd"/>
      <outfile xil_pn:name="Count_A.vhd"/>
      <outfile xil_pn:name="Count_B.vhd"/>
      <outfile xil_pn:name="Fil.vhd"/>
      <outfile xil_pn:name="LetreloLed.vhd"/>
      <outfile xil_pn:name="Plus.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1635488548" xil_pn:in_ck="-3746838643304225803" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5979292724414218159" xil_pn:start_ts="1635488541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Col_beh.prj"/>
      <outfile xil_pn:name="Col_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1635488548" xil_pn:in_ck="-2455108717568232448" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1476388857581977838" xil_pn:start_ts="1635488548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Col_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1635199274" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1635199274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635206810" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7759043154326682601" xil_pn:start_ts="1635206810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635206810" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4517375697685493373" xil_pn:start_ts="1635206810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635206810" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1635206810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635206810" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6968468152620694265" xil_pn:start_ts="1635206810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635206810" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1635206810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635206810" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-926894804078180153" xil_pn:start_ts="1635206810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635550532" xil_pn:in_ck="-3746838643304225803" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1779143392876665318" xil_pn:start_ts="1635550507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LetreloLed.lso"/>
      <outfile xil_pn:name="LetreloLed.ngc"/>
      <outfile xil_pn:name="LetreloLed.ngr"/>
      <outfile xil_pn:name="LetreloLed.prj"/>
      <outfile xil_pn:name="LetreloLed.stx"/>
      <outfile xil_pn:name="LetreloLed.syr"/>
      <outfile xil_pn:name="LetreloLed.xst"/>
      <outfile xil_pn:name="LetreloLed_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1635457470" xil_pn:in_ck="43575121159833474" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2130050278633092060" xil_pn:start_ts="1635457470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635551013" xil_pn:in_ck="6560811055694946964" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9135638170437505102" xil_pn:start_ts="1635550990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LetreloLed.bld"/>
      <outfile xil_pn:name="LetreloLed.ngd"/>
      <outfile xil_pn:name="LetreloLed_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635551109" xil_pn:in_ck="-8994584644083170123" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1635551013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LetreloLed.pcf"/>
      <outfile xil_pn:name="LetreloLed_map.map"/>
      <outfile xil_pn:name="LetreloLed_map.mrp"/>
      <outfile xil_pn:name="LetreloLed_map.ncd"/>
      <outfile xil_pn:name="LetreloLed_map.ngm"/>
      <outfile xil_pn:name="LetreloLed_map.xrpt"/>
      <outfile xil_pn:name="LetreloLed_summary.xml"/>
      <outfile xil_pn:name="LetreloLed_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635551186" xil_pn:in_ck="4454442056171170414" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1635551109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LetreloLed.ncd"/>
      <outfile xil_pn:name="LetreloLed.pad"/>
      <outfile xil_pn:name="LetreloLed.par"/>
      <outfile xil_pn:name="LetreloLed.ptwx"/>
      <outfile xil_pn:name="LetreloLed.unroutes"/>
      <outfile xil_pn:name="LetreloLed.xpi"/>
      <outfile xil_pn:name="LetreloLed_pad.csv"/>
      <outfile xil_pn:name="LetreloLed_pad.txt"/>
      <outfile xil_pn:name="LetreloLed_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635457683" xil_pn:in_ck="4134471761723186255" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1635457631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LetreloLed.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="letreloled.bgn"/>
      <outfile xil_pn:name="letreloled.bit"/>
      <outfile xil_pn:name="letreloled.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1635462053" xil_pn:in_ck="-5461631482714687911" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1635462052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1635459177" xil_pn:in_ck="-5461631482714687911" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7946589813949879364" xil_pn:start_ts="1635459176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1635551186" xil_pn:in_ck="-3270944455131944015" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1635551158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LetreloLed.twr"/>
      <outfile xil_pn:name="LetreloLed.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635550984" xil_pn:in_ck="4134471761723186386" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-7636460513514852288" xil_pn:start_ts="1635550974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/LetreloLed_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/LetreloLed_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
