$date
	Thu Jun 25 11:50:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MealyPatternTestbench $end
$var wire 2 ! out [1:0] $end
$var reg 4 " c [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ currInp $end
$var reg 10 % inp [9:0] $end
$scope module machine $end
$var wire 1 # clock $end
$var wire 1 $ i $end
$var wire 2 & o [1:0] $end
$var reg 1 ' ff1 $end
$var reg 1 ( ff2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
0'
b0 &
b1001100111 %
0$
1#
b0 "
b0 !
$end
#5
0#
#10
0(
1#
#15
0#
#20
1'
1#
b0 !
b0 &
1$
#25
0#
#30
b10 !
b10 &
1(
1#
#35
0#
#40
1#
#45
0#
#50
0'
1#
b0 !
b0 &
0$
#55
0#
#60
0(
1#
#65
0#
#70
1'
1#
b0 !
b0 &
1$
#75
0#
#80
b10 !
b10 &
1(
1#
#85
0#
#90
0'
1#
b0 !
b0 &
0$
#95
0#
#100
0(
1#
#105
0#
#110
1'
1#
b0 !
b0 &
1$
#115
0#
#120
b10 !
b10 &
1(
1#
