{
  "Top": "Conv",
  "RtlTop": "Conv",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i"
  },
  "HlsSolution": {"Config": [
      "config_export -display_name=Conv_no_opt",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vendor=xilinx.com",
      "config_export -version=1.0.0",
      "config_export -library=xilinx.com"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1172",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "xilinx.com",
    "Name": "Conv",
    "Version": "1.0",
    "DisplayName": "Conv_no_opt",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/Conv_no_opt.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Conv_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/Conv_dmul_64ns_64ns_64_5_max_dsp_1.vhd",
      "impl\/vhdl\/Conv_input_mat.vhd",
      "impl\/vhdl\/Conv_padded_image.vhd",
      "impl\/vhdl\/Conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Conv_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/Conv_dmul_64ns_64ns_64_5_max_dsp_1.v",
      "impl\/verilog\/Conv_input_mat.v",
      "impl\/verilog\/Conv_padded_image.v",
      "impl\/verilog\/Conv.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Conv_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/Conv_ap_dmul_3_max_dsp_64_ip.tcl"
    ],
    "DesignXml": "\/home\/kida925e\/Final_submission\/Conv_no_opt_HLS\/solution1\/.autopilot\/db\/Conv.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "Conv_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Conv_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Conv_ap_dmul_3_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Conv_ap_dmul_3_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "data_in data_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "data_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    },
    "data_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "data_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "64"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "data_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "data_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "data_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "data_in_V_data": {
      "interfaceRef": "data_in",
      "dir": "in"
    },
    "data_in_V_last_V": {
      "interfaceRef": "data_in",
      "dir": "in"
    },
    "data_out_V_data": {
      "interfaceRef": "data_out",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "data_out_V_last_V": {
      "interfaceRef": "data_out",
      "dir": "out",
      "firstOutLatency": "9"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Conv"},
    "Metrics": {"Conv": {
        "Latency": {
          "LatencyBest": "1172",
          "LatencyAvg": "1172",
          "LatencyWorst": "1172",
          "PipelineII": "1173",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.334"
        },
        "Loops": [
          {
            "Name": "L1_Image_Matrix",
            "TripCount": "3",
            "Latency": "15",
            "PipelineII": "",
            "PipelineDepth": "5",
            "Loops": [{
                "Name": "L2_Image_Matrix",
                "TripCount": "3",
                "Latency": "3",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "L1_Kernal_Matrix",
            "TripCount": "3",
            "Latency": "15",
            "PipelineII": "",
            "PipelineDepth": "5",
            "Loops": [{
                "Name": "L2_Kernal_Matrix",
                "TripCount": "3",
                "Latency": "3",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "memset_padded_image",
            "TripCount": "5",
            "Latency": "29",
            "PipelineII": "",
            "PipelineDepth": "6",
            "Loops": [{
                "Name": "memset_padded_image",
                "TripCount": "5",
                "Latency": "4",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "3",
            "Latency": "24",
            "PipelineII": "",
            "PipelineDepth": "8",
            "Loops": [{
                "Name": "Loop 4.1",
                "TripCount": "3",
                "Latency": "6",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "C1",
            "TripCount": "3",
            "Latency": "1050",
            "PipelineII": "",
            "PipelineDepth": "350",
            "Loops": [{
                "Name": "C2",
                "TripCount": "3",
                "Latency": "348",
                "PipelineII": "",
                "PipelineDepth": "116",
                "Loops": [{
                    "Name": "C3",
                    "TripCount": "3",
                    "Latency": "114",
                    "PipelineII": "",
                    "PipelineDepth": "38",
                    "Loops": [{
                        "Name": "C4",
                        "TripCount": "3",
                        "Latency": "36",
                        "PipelineII": "",
                        "PipelineDepth": "12"
                      }]
                  }]
              }]
          },
          {
            "Name": "output_loop_1",
            "TripCount": "3",
            "Latency": "33",
            "PipelineII": "",
            "PipelineDepth": "11",
            "Loops": [{
                "Name": "output_loop_2",
                "TripCount": "3",
                "Latency": "9",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "14",
          "FF": "1864",
          "LUT": "2097",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "Conv",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-12-06 13:44:27 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3.1"
  }
}
