m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/cinnabon_fpga/simulation/modelsim
valtera_pcie_hard_ip_reset_controller
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1582494227
!i10b 1
!s100 Z1M4bS8^?oNPHE2dPQUfi1
IIo=JmAaUKP[mKPPA3oLD40
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_pcie_hard_ip_reset_controller_v_unit
S1
R0
Z4 w1582473635
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_pcie_hard_ip_reset_controller.v
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_pcie_hard_ip_reset_controller.v
L0 34
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1582494227.000000
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_pcie_hard_ip_reset_controller.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_pcie_hard_ip_reset_controller.v|-work|reset_controller_internal|
!i113 1
Z7 o-work reset_controller_internal
Z8 tSvlog 1 CvgOpt 0
valtpcie_pll_100_250
R1
R2
!i10b 1
!s100 Bkd13a[^^`A`GHoYV02Dl2
I3EKh0m1YnN0<c7c7o4^ib0
R3
!s105 altpcie_pll_100_250_v_unit
S1
R0
R4
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_100_250.v
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_100_250.v
Z9 L0 49
R5
r1
!s85 0
31
R6
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_100_250.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_100_250.v|-work|reset_controller_internal|
!i113 1
R7
R8
valtpcie_pll_125_250
R1
R2
!i10b 1
!s100 gemTL2S@4_dl?HQ?7WoNP3
I=Lak_=E3ge[VPo]VZKQOf2
R3
!s105 altpcie_pll_125_250_v_unit
S1
R0
R4
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_125_250.v
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_125_250.v
R9
R5
r1
!s85 0
31
R6
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_125_250.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_125_250.v|-work|reset_controller_internal|
!i113 1
R7
R8
valtpcie_rs_serdes
R1
R2
!i10b 1
!s100 meWX[?=gE[U@TEmWH:8b[0
I=V_e?l9Gnf_N47c1jV5FD1
R3
!s105 altpcie_rs_serdes_v_unit
S1
R0
R4
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_rs_serdes.v
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_rs_serdes.v
L0 33
R5
r1
!s85 0
31
R6
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_rs_serdes.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_rs_serdes.v|-work|reset_controller_internal|
!i113 1
R7
R8
