Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,76499
design__instance__area,448793
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,164
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3088
design__max_cap_violation__count__corner:nom_tt_025C_1v80,113
power__internal__total,0.00395736051723361
power__switching__total,0.003701298963278532
power__leakage__total,4.0971033854475536E-7
power__total,0.007659069262444973
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5634924908398271
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5634924908398271
timing__hold__ws__corner:nom_tt_025C_1v80,0.2546172234009707
timing__setup__ws__corner:nom_tt_025C_1v80,70.60538309412283
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.254617
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,96.020515
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1468
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3088
design__max_cap_violation__count__corner:nom_ss_100C_1v60,123
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7862390960830331
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7862390960830331
timing__hold__ws__corner:nom_ss_100C_1v60,0.7995710986289967
timing__setup__ws__corner:nom_ss_100C_1v60,61.43510407619505
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.799571
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,92.234909
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3088
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,110
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4681025699554323
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4681025699554323
timing__hold__ws__corner:nom_ff_n40C_1v95,0.06863221296653932
timing__setup__ws__corner:nom_ff_n40C_1v95,74.16177748487627
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.068632
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,97.382202
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1766
design__max_fanout_violation__count,3088
design__max_cap_violation__count,156
clock__skew__worst_hold,-0.45709168299712266
clock__skew__worst_setup,0.45709168299712266
timing__hold__ws,0.06415057555628559
timing__setup__ws,61.170924279567934
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.064151
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,92.041878
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1300.0 550.0
design__core__bbox,5.52 10.88 1294.44 538.56
flow__warnings__count,1
flow__errors__count,0
design__io,107
design__die__area,715000
design__core__area,680137
design__instance__count__stdcell,76499
design__instance__area__stdcell,448793
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.659856
design__instance__utilization__stdcell,0.659856
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,12101552
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.6343E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1862
antenna__violating__nets,17
antenna__violating__pins,17
route__antenna_violation__count,17
route__net,33771
route__net__special,2
route__drc_errors__iter:1,50174
route__wirelength__iter:1,1996204
route__drc_errors__iter:2,24465
route__wirelength__iter:2,1979815
route__drc_errors__iter:3,23720
route__wirelength__iter:3,1974588
route__drc_errors__iter:4,5111
route__wirelength__iter:4,1971853
route__drc_errors__iter:5,960
route__wirelength__iter:5,1971520
route__drc_errors__iter:6,249
route__wirelength__iter:6,1971469
route__drc_errors__iter:7,42
route__wirelength__iter:7,1971463
route__drc_errors__iter:8,2
route__wirelength__iter:8,1971432
route__drc_errors__iter:9,0
route__wirelength__iter:9,1971431
route__drc_errors,0
route__wirelength,1971431
route__vias,365180
route__vias__singlecut,365180
route__vias__multicut,0
design__disconnected_pin__count,31
design__critical_disconnected_pin__count,0
route__wirelength__max,1704.86
timing__unannotated_net__count__corner:nom_tt_025C_1v80,429
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,429
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,429
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,66
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3088
design__max_cap_violation__count__corner:min_tt_025C_1v80,72
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5480095421451219
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5480095421451219
timing__hold__ws__corner:min_tt_025C_1v80,0.2570197460942075
timing__setup__ws__corner:min_tt_025C_1v80,70.73461661055785
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.257020
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,96.150108
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,429
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1142
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3088
design__max_cap_violation__count__corner:min_ss_100C_1v60,79
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7626859359940865
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7626859359940865
timing__hold__ws__corner:min_ss_100C_1v60,0.8029308556411378
timing__setup__ws__corner:min_ss_100C_1v60,61.70288632459436
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.802931
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,92.478821
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,429
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3088
design__max_cap_violation__count__corner:min_ff_n40C_1v95,72
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.45709168299712266
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.45709168299712266
timing__hold__ws__corner:min_ff_n40C_1v95,0.06935385795295519
timing__setup__ws__corner:min_ff_n40C_1v95,74.24210434342574
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.069354
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,97.465805
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,429
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,272
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3088
design__max_cap_violation__count__corner:max_tt_025C_1v80,142
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5824516589452503
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5824516589452503
timing__hold__ws__corner:max_tt_025C_1v80,0.24740343807214651
timing__setup__ws__corner:max_tt_025C_1v80,70.48139338322602
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.247403
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,95.913094
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,429
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1766
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3088
design__max_cap_violation__count__corner:max_ss_100C_1v60,156
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8113387968890218
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8113387968890218
timing__hold__ws__corner:max_ss_100C_1v60,0.7926228786551734
timing__setup__ws__corner:max_ss_100C_1v60,61.170924279567934
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.792623
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,92.041878
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,429
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,15
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3088
design__max_cap_violation__count__corner:max_ff_n40C_1v95,142
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4827433034398374
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4827433034398374
timing__hold__ws__corner:max_ff_n40C_1v95,0.06415057555628559
timing__setup__ws__corner:max_ff_n40C_1v95,74.0944606641865
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.064151
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,97.311249
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,429
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,429
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0001674
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000195675
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000227037
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000195675
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002239999999999999898635770489985219455775222741067409515380859375
ir__drop__worst,0.0001669999999999999935017258589908806243329308927059173583984375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
