{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1444027618779 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eecs301_lab3 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"eecs301_lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1444027619037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1444027619086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1444027619086 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1444027619659 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1444027620053 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1444027620105 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1444027633705 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1444027634086 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1444027634086 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1444027634086 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 782 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 782 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1444027634087 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 211 global CLKCTRL_G7 " "KEY\[0\]~inputCLKENA0 with 211 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1444027634087 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1444027634087 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1444027634087 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444027634481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1444027634530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1444027634544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1444027634557 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1444027634564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1444027634566 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1444027634570 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636571 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636571 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636571 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1444027636571 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1444027636571 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab3.sdc " "Reading SDC File: 'eecs301_lab3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1444027636588 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1444027636590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1444027636590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab3.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab3.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1444027636591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab3.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab3.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636591 ""}  } { { "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1444027636591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab3.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab3.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636592 ""}  } { { "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1444027636592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1444027636623 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1444027636625 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444027636627 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1444027636627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1444027636779 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "25 DSP block " "Packed 25 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1444027636785 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1444027636785 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444027637124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1444027643849 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1444027645053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444027648577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1444027651266 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1444027652970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444027652971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1444027656252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1444027664225 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1444027664225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444027666704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1444027666705 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1444027666705 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.42 " "Total time spent on timing analysis during the Fitter is 4.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1444027671148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1444027671351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1444027673000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1444027673129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1444027674794 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444027691621 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 164 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 166 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 167 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 168 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 169 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 176 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 177 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 178 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 179 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 180 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 181 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 182 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 183 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 184 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 185 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 186 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 187 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 188 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 190 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 192 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 194 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 196 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 198 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 199 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 200 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 201 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 202 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 203 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 205 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 206 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 207 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 208 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 209 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 210 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 211 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 212 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 213 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 214 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 215 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 216 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 217 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 218 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 219 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 220 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 221 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 222 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 223 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 224 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 225 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 226 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 227 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 228 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 229 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 230 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 231 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 170 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/" { { 0 { 0 ""} 0 172 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1444027692330 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1444027692330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.fit.smsg " "Generated suppressed messages file C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1444027692651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2558 " "Peak virtual memory: 2558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444027694198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 02:48:14 2015 " "Processing ended: Mon Oct 05 02:48:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444027694198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444027694198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444027694198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1444027694198 ""}
