#Digital Systems Laboratory 
SystemVerilog modules corresponding to subset of LC-3 that does not include TRAP routines.
