Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Apr 25 09:24:58 2022
| Host         : PC-096 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.525        0.000                      0                  699        0.060        0.000                      0                  699        8.750        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                10.525        0.000                      0                  699        0.060        0.000                      0                  699        8.750        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       10.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.525ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 3.310ns (36.948%)  route 5.648ns (63.052%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.208    10.013    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X38Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.159 f  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156    11.315    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.356    11.671 f  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=42, routed)          1.696    13.367    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.354    13.721 r  embedded_kcpsm6_i/processor/LED_reg[7]_i_1/O
                         net (fo=8, routed)           0.588    14.309    LED_reg
    SLICE_X39Y38         FDRE                                         r  LED_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.575    24.933    CLK_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  LED_reg_reg[4]/C
                         clock pessimism              0.391    25.324    
                         clock uncertainty           -0.061    25.263    
    SLICE_X39Y38         FDRE (Setup_fdre_C_CE)      -0.429    24.834    LED_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                 10.525    

Slack (MET) :             10.525ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 3.310ns (36.948%)  route 5.648ns (63.052%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.208    10.013    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X38Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.159 f  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156    11.315    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.356    11.671 f  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=42, routed)          1.696    13.367    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.354    13.721 r  embedded_kcpsm6_i/processor/LED_reg[7]_i_1/O
                         net (fo=8, routed)           0.588    14.309    LED_reg
    SLICE_X39Y38         FDRE                                         r  LED_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.575    24.933    CLK_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  LED_reg_reg[5]/C
                         clock pessimism              0.391    25.324    
                         clock uncertainty           -0.061    25.263    
    SLICE_X39Y38         FDRE (Setup_fdre_C_CE)      -0.429    24.834    LED_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                 10.525    

Slack (MET) :             10.525ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 3.310ns (36.948%)  route 5.648ns (63.052%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.208    10.013    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X38Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.159 f  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156    11.315    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.356    11.671 f  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=42, routed)          1.696    13.367    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.354    13.721 r  embedded_kcpsm6_i/processor/LED_reg[7]_i_1/O
                         net (fo=8, routed)           0.588    14.309    LED_reg
    SLICE_X39Y38         FDRE                                         r  LED_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.575    24.933    CLK_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  LED_reg_reg[6]/C
                         clock pessimism              0.391    25.324    
                         clock uncertainty           -0.061    25.263    
    SLICE_X39Y38         FDRE (Setup_fdre_C_CE)      -0.429    24.834    LED_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                 10.525    

Slack (MET) :             10.525ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 3.310ns (36.948%)  route 5.648ns (63.052%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.208    10.013    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X38Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.159 f  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156    11.315    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.356    11.671 f  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=42, routed)          1.696    13.367    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.354    13.721 r  embedded_kcpsm6_i/processor/LED_reg[7]_i_1/O
                         net (fo=8, routed)           0.588    14.309    LED_reg
    SLICE_X39Y38         FDRE                                         r  LED_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.575    24.933    CLK_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  LED_reg_reg[7]/C
                         clock pessimism              0.391    25.324    
                         clock uncertainty           -0.061    25.263    
    SLICE_X39Y38         FDRE (Setup_fdre_C_CE)      -0.429    24.834    LED_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                 10.525    

Slack (MET) :             10.581ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_REF_7_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 3.448ns (38.622%)  route 5.480ns (61.378%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          1.842     9.647    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRC1
    SLICE_X34Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.800 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.141    10.940    embedded_kcpsm6_i/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X35Y36         LUT5 (Prop_lut5_I0_O)        0.359    11.299 f  embedded_kcpsm6_i/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           1.045    12.344    embedded_kcpsm6_i/processor/port_id[6]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.332    12.676 r  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_2/O
                         net (fo=8, routed)           0.810    13.486    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_2_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.150    13.636 r  embedded_kcpsm6_i/processor/PWM_REF_7_reg[7]_i_1/O
                         net (fo=8, routed)           0.642    14.278    PWM_REF_7_reg
    SLICE_X41Y41         FDRE                                         r  PWM_REF_7_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.578    24.936    CLK_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  PWM_REF_7_reg_reg[1]/C
                         clock pessimism              0.391    25.327    
                         clock uncertainty           -0.061    25.266    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.407    24.859    PWM_REF_7_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 10.581    

Slack (MET) :             10.646ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 3.310ns (37.301%)  route 5.564ns (62.699%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.208    10.013    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X38Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.159 f  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156    11.315    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.356    11.671 f  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=42, routed)          1.696    13.367    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.354    13.721 r  embedded_kcpsm6_i/processor/LED_reg[7]_i_1/O
                         net (fo=8, routed)           0.503    14.224    LED_reg
    SLICE_X42Y37         FDRE                                         r  LED_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.575    24.933    CLK_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  LED_reg_reg[0]/C
                         clock pessimism              0.391    25.324    
                         clock uncertainty           -0.061    25.263    
    SLICE_X42Y37         FDRE (Setup_fdre_C_CE)      -0.393    24.870    LED_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                 10.646    

Slack (MET) :             10.646ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 3.310ns (37.301%)  route 5.564ns (62.699%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.208    10.013    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X38Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.159 f  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156    11.315    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.356    11.671 f  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=42, routed)          1.696    13.367    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.354    13.721 r  embedded_kcpsm6_i/processor/LED_reg[7]_i_1/O
                         net (fo=8, routed)           0.503    14.224    LED_reg
    SLICE_X42Y37         FDRE                                         r  LED_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.575    24.933    CLK_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  LED_reg_reg[1]/C
                         clock pessimism              0.391    25.324    
                         clock uncertainty           -0.061    25.263    
    SLICE_X42Y37         FDRE (Setup_fdre_C_CE)      -0.393    24.870    LED_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                 10.646    

Slack (MET) :             10.646ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 3.310ns (37.301%)  route 5.564ns (62.699%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.208    10.013    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X38Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.159 f  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156    11.315    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.356    11.671 f  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=42, routed)          1.696    13.367    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.354    13.721 r  embedded_kcpsm6_i/processor/LED_reg[7]_i_1/O
                         net (fo=8, routed)           0.503    14.224    LED_reg
    SLICE_X42Y37         FDRE                                         r  LED_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.575    24.933    CLK_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  LED_reg_reg[2]/C
                         clock pessimism              0.391    25.324    
                         clock uncertainty           -0.061    25.263    
    SLICE_X42Y37         FDRE (Setup_fdre_C_CE)      -0.393    24.870    LED_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                 10.646    

Slack (MET) :             10.646ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 3.310ns (37.301%)  route 5.564ns (62.699%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.208    10.013    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X38Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.159 f  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156    11.315    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.356    11.671 f  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=42, routed)          1.696    13.367    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.354    13.721 r  embedded_kcpsm6_i/processor/LED_reg[7]_i_1/O
                         net (fo=8, routed)           0.503    14.224    LED_reg
    SLICE_X42Y37         FDRE                                         r  LED_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.575    24.933    CLK_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  LED_reg_reg[3]/C
                         clock pessimism              0.391    25.324    
                         clock uncertainty           -0.061    25.263    
    SLICE_X42Y37         FDRE (Setup_fdre_C_CE)      -0.393    24.870    LED_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                 10.646    

Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_REF_7_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 3.448ns (39.232%)  route 5.341ns (60.768%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 24.935 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          1.842     9.647    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRC1
    SLICE_X34Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.800 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.141    10.940    embedded_kcpsm6_i/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X35Y36         LUT5 (Prop_lut5_I0_O)        0.359    11.299 f  embedded_kcpsm6_i/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           1.045    12.344    embedded_kcpsm6_i/processor/port_id[6]
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.332    12.676 r  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_2/O
                         net (fo=8, routed)           0.810    13.486    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_2_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.150    13.636 r  embedded_kcpsm6_i/processor/PWM_REF_7_reg[7]_i_1/O
                         net (fo=8, routed)           0.503    14.139    PWM_REF_7_reg
    SLICE_X40Y40         FDRE                                         r  PWM_REF_7_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.577    24.935    CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  PWM_REF_7_reg_reg[0]/C
                         clock pessimism              0.391    25.326    
                         clock uncertainty           -0.061    25.265    
    SLICE_X40Y40         FDRE (Setup_fdre_C_CE)      -0.407    24.858    PWM_REF_7_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                 10.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.439    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  embedded_kcpsm6_i/processor/address_loop[4].pc_flop/Q
                         net (fo=4, routed)           0.079     1.659    embedded_kcpsm6_i/processor/stack_ram_high/DIA0
    SLICE_X34Y34         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.953    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y34         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.501     1.452    
    SLICE_X34Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.599    embedded_kcpsm6_i/processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.182%)  route 0.178ns (55.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.439    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  embedded_kcpsm6_i/processor/address_loop[4].pc_flop/Q
                         net (fo=4, routed)           0.178     1.758    embedded_kcpsm6_i/program_rom/address[4]
    RAMB36_X2Y6          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.869     1.994    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/CLKARDCLK
                         clock pessimism             -0.500     1.494    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.677    embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[0].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.999%)  route 0.135ns (49.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.560     1.438    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[0].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  embedded_kcpsm6_i/processor/address_loop[0].pc_flop/Q
                         net (fo=4, routed)           0.135     1.714    embedded_kcpsm6_i/processor/stack_ram_low/DIC0
    SLICE_X34Y33         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.827     1.952    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X34Y33         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.501     1.451    
    SLICE_X34Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.595    embedded_kcpsm6_i/processor/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.439    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  embedded_kcpsm6_i/processor/address_loop[8].pc_flop/Q
                         net (fo=4, routed)           0.139     1.719    embedded_kcpsm6_i/processor/stack_ram_high/DIC0
    SLICE_X34Y34         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.953    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y34         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.500     1.453    
    SLICE_X34Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.597    embedded_kcpsm6_i/processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.817%)  route 0.232ns (62.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.439    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  embedded_kcpsm6_i/processor/address_loop[8].pc_flop/Q
                         net (fo=4, routed)           0.232     1.812    embedded_kcpsm6_i/program_rom/address[8]
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.874     1.999    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                         clock pessimism             -0.500     1.499    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.682    embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/bank_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.949%)  route 0.153ns (52.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.559     1.437    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  embedded_kcpsm6_i/processor/bank_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  embedded_kcpsm6_i/processor/bank_flop/Q
                         net (fo=11, routed)          0.153     1.731    embedded_kcpsm6_i/processor/stack_ram_low/DIB0
    SLICE_X34Y33         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.827     1.952    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X34Y33         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.500     1.452    
    SLICE_X34Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.598    embedded_kcpsm6_i/processor/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.214%)  route 0.238ns (62.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.439    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  embedded_kcpsm6_i/processor/address_loop[10].pc_flop/Q
                         net (fo=4, routed)           0.238     1.818    embedded_kcpsm6_i/program_rom/address[10]
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.874     1.999    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                         clock pessimism             -0.500     1.499    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.682    embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.603%)  route 0.234ns (62.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.439    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  embedded_kcpsm6_i/processor/address_loop[9].pc_flop/Q
                         net (fo=4, routed)           0.234     1.814    embedded_kcpsm6_i/program_rom/address[9]
    RAMB36_X2Y6          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.869     1.994    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/CLKARDCLK
                         clock pessimism             -0.500     1.494    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.677    embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.960%)  route 0.240ns (63.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.439    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  embedded_kcpsm6_i/processor/address_loop[11].pc_flop/Q
                         net (fo=4, routed)           0.240     1.820    embedded_kcpsm6_i/program_rom/address[11]
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.874     1.999    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                         clock pessimism             -0.500     1.499    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.682    embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.439    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  embedded_kcpsm6_i/processor/address_loop[7].pc_flop/Q
                         net (fo=4, routed)           0.135     1.715    embedded_kcpsm6_i/processor/stack_ram_high/DIB1
    SLICE_X34Y34         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.953    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y34         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.501     1.452    
    SLICE_X34Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.576    embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y6     embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y37    LED_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y37    LED_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y37    LED_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y37    LED_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y38    LED_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y38    LED_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y38    LED_reg_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y34    embedded_kcpsm6_i/processor/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y34    embedded_kcpsm6_i/processor/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y34    embedded_kcpsm6_i/processor/stack_ram_high/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y34    embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y34    embedded_kcpsm6_i/processor/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y34    embedded_kcpsm6_i/processor/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y34    embedded_kcpsm6_i/processor/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y34    embedded_kcpsm6_i/processor/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y36    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y36    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y36    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y36    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y36    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y36    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y33    embedded_kcpsm6_i/processor/stack_ram_low/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y33    embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y33    embedded_kcpsm6_i/processor/stack_ram_low/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y35    embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y35    embedded_kcpsm6_i/processor/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y35    embedded_kcpsm6_i/processor/lower_reg_banks/RAMB/CLK



