# compile verilog/system verilog design source files
verilog xil_defaultlib  "huffman_test_time_synth.v"
verilog xil_defaultlib  "../../../../HUFFMAN_TEST_MAIN.srcs/sim_1/imports/new/huffman_test.v"

# Do not sort compile order
nosort
