{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518809787153 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project_piu_piu EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"project_piu_piu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518809787204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518809787258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518809787258 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1\" has been set to clock1" {  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 46 -1 0 } } { "" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 824 9684 10422 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1518809787312 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|wire_pll1_clk\[1\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 46 -1 0 } } { "" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 825 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1518809787318 ""}  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 46 -1 0 } } { "" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 824 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1518809787318 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518809787613 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518809787861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518809787861 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518809787861 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518809787861 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 9788 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518809787870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 9790 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518809787870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 9792 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518809787870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 9794 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518809787870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 9796 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518809787870 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518809787870 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518809787871 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1518809787883 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788771 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788771 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1518809788771 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1518809788771 ""}
{ "Info" "ISTA_SDC_FOUND" "project_piu_piu.sdc " "Reading SDC File: 'project_piu_piu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518809788800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 85 *rdptr_g* keeper " "Ignored filter at project_piu_piu.sdc(85): *rdptr_g* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518809788803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 85 *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* keeper " "Ignored filter at project_piu_piu.sdc(85): *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518809788804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788805 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518809788805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(85): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518809788805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 86 *delayed_wrptr_g* keeper " "Ignored filter at project_piu_piu.sdc(86): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518809788807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 86 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* keeper " "Ignored filter at project_piu_piu.sdc(86): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518809788809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788809 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518809788809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(86): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518809788809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 87 *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* keeper " "Ignored filter at project_piu_piu.sdc(87): *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518809788811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788811 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518809788811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(87): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518809788811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project_piu_piu.sdc 88 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at project_piu_piu.sdc(88): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518809788813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788813 ""}  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518809788813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path project_piu_piu.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at project_piu_piu.sdc(88): Argument <to> is an empty collection" {  } { { "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/project_piu_piu.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518809788814 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst13\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788869 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1518809788869 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518809788870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518809788870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Rise) clock_in (Rise) setup and hold " "From clock_in (Rise) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518809788870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_in (Fall) clock_in (Rise) setup and hold " "From clock_in (Fall) to clock_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1518809788870 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1518809788870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1518809788870 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788870 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788870 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788870 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_in " "  20.000     clock_in" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1518809788870 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1518809788870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:inst13\|altpll:altpll_component\|PLL_altpll7:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518809789139 ""}  } { { "db/pll_altpll7.v" "" { Text "E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v" 81 -1 0 } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 824 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518809789139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518809789139 ""}  } { { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 1348 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518809789139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518809789139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 5708 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518809789139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 1974 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518809789139 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518809789139 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 4277 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518809789139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518809789913 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518809789921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518809789921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518809789931 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518809789947 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518809789962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518809789962 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518809789970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518809790123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1518809790130 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518809790130 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[10\] " "Node \"ADC_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[11\] " "Node \"ADC_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[12\] " "Node \"ADC_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[13\] " "Node \"ADC_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[14\] " "Node \"ADC_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[15\] " "Node \"ADC_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[1\] " "Node \"ADC_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[2\] " "Node \"ADC_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[3\] " "Node \"ADC_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[4\] " "Node \"ADC_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[5\] " "Node \"ADC_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[6\] " "Node \"ADC_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[7\] " "Node \"ADC_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[8\] " "Node \"ADC_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_data\[9\] " "Node \"ADC_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD_sp_signal " "Node \"AD_sp_signal\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_sp_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD_trig_signal " "Node \"AD_trig_signal\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_trig_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX12 " "Node \"UART_TX12\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "stm_signal " "Node \"stm_signal\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1518809790232 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1518809790232 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518809790234 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1518809790242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518809791585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518809792288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518809792334 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518809793629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518809793629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518809794348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1518809797223 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518809797223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518809797454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1518809797455 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1518809797455 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518809797455 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.94 " "Total time spent on timing analysis during the Fitter is 1.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1518809797581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518809797675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518809798119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518809798181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518809798798 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518809799935 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518809800276 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_10_temp 3.3-V LVTTL R14 " "Pin clock_10_temp uses I/O standard 3.3-V LVTTL at R14" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { clock_10_temp } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_10_temp" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -56 192 368 -40 "clock_10_temp" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_10_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 141 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518809800295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL E1 " "Pin key1 uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { key1 } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -168 -1048 -880 -152 "key1" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 144 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518809800295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key0 3.3-V LVTTL J15 " "Pin key0 uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { key0 } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key0" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 176 -1280 -1112 192 "key0" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 143 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518809800295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_10MHz_adc_i 3.3-V LVTTL N14 " "Pin clk_10MHz_adc_i uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { clk_10MHz_adc_i } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_10MHz_adc_i" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 64 192 376 80 "clk_10MHz_adc_i" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_10MHz_adc_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 139 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518809800295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_in 3.3-V LVTTL R8 " "Pin clock_in uses I/O standard 3.3-V LVTTL at R8" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { clock_in } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_in" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { -56 -1264 -1096 -40 "clock_in" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 137 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518809800295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL A2 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_14/14.0/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_14/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "top_file.bdf" "" { Schematic "E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf" { { 392 -1272 -1104 408 "UART_RX" "" } } } } { "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus_14/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/SPI_MEMS/proj_line/" { { 0 { 0 ""} 0 138 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1518809800295 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1518809800295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GITHUB/SPI_MEMS/proj_line/output_files/project_piu_piu.fit.smsg " "Generated suppressed messages file E:/GITHUB/SPI_MEMS/proj_line/output_files/project_piu_piu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518809800689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1352 " "Peak virtual memory: 1352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518809802251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 22:36:42 2018 " "Processing ended: Fri Feb 16 22:36:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518809802251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518809802251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518809802251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518809802251 ""}
