

================================================================
== Vitis HLS Report for 'BatchNorm_4_5_6_7_11_13_1'
================================================================
* Date:           Mon Oct 16 16:29:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446209|   446209|  6.693 ms|  6.693 ms|  446209|  446209|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212  |BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4  |      144|      144|  2.160 us|  2.160 us|  144|  144|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3  |   446208|   446208|       166|          -|          -|  2688|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 24 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 25 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten135 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_49, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 648, void @empty_48, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%beta_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %beta" [BatchNorm.cpp:6]   --->   Operation 31 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gamma_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gamma" [BatchNorm.cpp:6]   --->   Operation 32 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%running_var_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %running_var" [BatchNorm.cpp:6]   --->   Operation 33 'read' 'running_var_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%running_mean_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %running_mean" [BatchNorm.cpp:6]   --->   Operation 34 'read' 'running_mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Y_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Y_data" [BatchNorm.cpp:6]   --->   Operation 35 'read' 'Y_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%X_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %X_data" [BatchNorm.cpp:6]   --->   Operation 36 'read' 'X_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast3_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %running_mean_read, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 37 'partselect' 'p_cast3_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast4_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %running_var_read, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 38 'partselect' 'p_cast4_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast5_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gamma_read, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 39 'partselect' 'p_cast5_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast6_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %beta_read, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 40 'partselect' 'p_cast6_mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln13 = store i12 0, i12 %indvar_flatten135" [BatchNorm.cpp:13]   --->   Operation 41 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln13 = store i12 0, i12 %indvar_flatten" [BatchNorm.cpp:13]   --->   Operation 42 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 0, i5 %c" [BatchNorm.cpp:13]   --->   Operation 43 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln13 = store i7 0, i7 %h" [BatchNorm.cpp:13]   --->   Operation 44 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_16_4" [BatchNorm.cpp:13]   --->   Operation 45 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%c_4 = load i5 %c"   --->   Operation 46 'load' 'c_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten135_load = load i12 %indvar_flatten135" [BatchNorm.cpp:13]   --->   Operation 47 'load' 'indvar_flatten135_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %c_4, i2 0"   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast10 = zext i7 %tmp_s"   --->   Operation 49 'zext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.14ns)   --->   "%empty = add i64 %p_cast10, i64 %running_mean_read" [BatchNorm.cpp:6]   --->   Operation 50 'add' 'empty' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.14ns)   --->   "%empty_175 = add i64 %p_cast10, i64 %running_var_read" [BatchNorm.cpp:6]   --->   Operation 51 'add' 'empty_175' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.14ns)   --->   "%empty_176 = add i64 %p_cast10, i64 %gamma_read" [BatchNorm.cpp:6]   --->   Operation 52 'add' 'empty_176' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%empty_177 = add i64 %p_cast10, i64 %beta_read" [BatchNorm.cpp:6]   --->   Operation 53 'add' 'empty_177' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %c_4, i7 0"   --->   Operation 54 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i12 %p_shl2"   --->   Operation 55 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %c_4, i4 0"   --->   Operation 56 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3"   --->   Operation 57 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.74ns)   --->   "%tmp3 = sub i13 %p_shl2_cast, i13 %p_shl3_cast"   --->   Operation 58 'sub' 'tmp3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 59 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_175, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 60 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_176, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 61 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_177, i32 2, i32 63" [BatchNorm.cpp:6]   --->   Operation 62 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.62ns)   --->   "%icmp_ln13 = icmp_eq  i12 %indvar_flatten135_load, i12 2688" [BatchNorm.cpp:13]   --->   Operation 63 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.74ns)   --->   "%add_ln13 = add i12 %indvar_flatten135_load, i12 1" [BatchNorm.cpp:13]   --->   Operation 64 'add' 'add_ln13' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc56.loopexit, void %for.end58.loopexit" [BatchNorm.cpp:13]   --->   Operation 65 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h_load = load i7 %h" [BatchNorm.cpp:15]   --->   Operation 66 'load' 'h_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [BatchNorm.cpp:14]   --->   Operation 67 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.62ns)   --->   "%icmp_ln14 = icmp_eq  i12 %indvar_flatten_load, i12 2688" [BatchNorm.cpp:14]   --->   Operation 68 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.27ns)   --->   "%select_ln13 = select i1 %icmp_ln14, i5 0, i5 %c_4" [BatchNorm.cpp:13]   --->   Operation 69 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node empty_179)   --->   "%select_ln13_1 = select i1 %icmp_ln14, i13 0, i13 %tmp3" [BatchNorm.cpp:13]   --->   Operation 70 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_2)   --->   "%select_ln13_2 = select i1 %icmp_ln14, i62 %p_cast3_mid, i62 %p_cast3" [BatchNorm.cpp:13]   --->   Operation 71 'select' 'select_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_3)   --->   "%select_ln13_3 = select i1 %icmp_ln14, i62 %p_cast4_mid, i62 %p_cast4" [BatchNorm.cpp:13]   --->   Operation 72 'select' 'select_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_4)   --->   "%select_ln13_4 = select i1 %icmp_ln14, i62 %p_cast5_mid, i62 %p_cast5" [BatchNorm.cpp:13]   --->   Operation 73 'select' 'select_ln13_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_5)   --->   "%select_ln13_5 = select i1 %icmp_ln14, i62 %p_cast6_mid, i62 %p_cast6" [BatchNorm.cpp:13]   --->   Operation 74 'select' 'select_ln13_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%xor_ln13 = xor i1 %icmp_ln14, i1 1" [BatchNorm.cpp:13]   --->   Operation 75 'xor' 'xor_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.59ns)   --->   "%icmp_ln15 = icmp_eq  i7 %h_load, i7 112" [BatchNorm.cpp:15]   --->   Operation 76 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln13 = and i1 %icmp_ln15, i1 %xor_ln13" [BatchNorm.cpp:13]   --->   Operation 77 'and' 'and_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln14 = add i5 %select_ln13, i5 1" [BatchNorm.cpp:14]   --->   Operation 78 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln14)   --->   "%or_ln14 = or i1 %and_ln13, i1 %icmp_ln14" [BatchNorm.cpp:14]   --->   Operation 79 'or' 'or_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln14 = select i1 %or_ln14, i7 0, i7 %h_load" [BatchNorm.cpp:14]   --->   Operation 80 'select' 'select_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln14, i2 0" [BatchNorm.cpp:14]   --->   Operation 81 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast10_mid1 = zext i7 %p_mid1" [BatchNorm.cpp:14]   --->   Operation 82 'zext' 'p_cast10_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.14ns)   --->   "%p_mid118 = add i64 %p_cast10_mid1, i64 %running_mean_read" [BatchNorm.cpp:14]   --->   Operation 83 'add' 'p_mid118' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.14ns)   --->   "%p_mid120 = add i64 %p_cast10_mid1, i64 %running_var_read" [BatchNorm.cpp:14]   --->   Operation 84 'add' 'p_mid120' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.14ns)   --->   "%p_mid122 = add i64 %p_cast10_mid1, i64 %gamma_read" [BatchNorm.cpp:14]   --->   Operation 85 'add' 'p_mid122' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.14ns)   --->   "%p_mid124 = add i64 %p_cast10_mid1, i64 %beta_read" [BatchNorm.cpp:14]   --->   Operation 86 'add' 'p_mid124' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %add_ln14, i7 0" [BatchNorm.cpp:14]   --->   Operation 87 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i12 %p_shl2_mid1" [BatchNorm.cpp:14]   --->   Operation 88 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14, i4 0" [BatchNorm.cpp:14]   --->   Operation 89 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i9 %p_shl3_mid1" [BatchNorm.cpp:14]   --->   Operation 90 'zext' 'p_shl3_cast_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.74ns)   --->   "%tmp3_mid1 = sub i13 %p_shl2_cast_mid1, i13 %p_shl3_cast_mid1" [BatchNorm.cpp:14]   --->   Operation 91 'sub' 'tmp3_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node empty_179)   --->   "%select_ln14_1 = select i1 %and_ln13, i13 %tmp3_mid1, i13 %select_ln13_1" [BatchNorm.cpp:14]   --->   Operation 92 'select' 'select_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_2)   --->   "%p_cast3_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid118, i32 2, i32 63" [BatchNorm.cpp:14]   --->   Operation 93 'partselect' 'p_cast3_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln14_2 = select i1 %and_ln13, i62 %p_cast3_mid1, i62 %select_ln13_2" [BatchNorm.cpp:14]   --->   Operation 94 'select' 'select_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i62 %select_ln14_2" [BatchNorm.cpp:14]   --->   Operation 95 'sext' 'sext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln14" [BatchNorm.cpp:14]   --->   Operation 96 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_3)   --->   "%p_cast4_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid120, i32 2, i32 63" [BatchNorm.cpp:14]   --->   Operation 97 'partselect' 'p_cast4_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln14_3 = select i1 %and_ln13, i62 %p_cast4_mid1, i62 %select_ln13_3" [BatchNorm.cpp:14]   --->   Operation 98 'select' 'select_ln14_3' <Predicate = (!icmp_ln13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i62 %select_ln14_3" [BatchNorm.cpp:14]   --->   Operation 99 'sext' 'sext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln14_1" [BatchNorm.cpp:14]   --->   Operation 100 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_4)   --->   "%p_cast5_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid122, i32 2, i32 63" [BatchNorm.cpp:14]   --->   Operation 101 'partselect' 'p_cast5_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln14_4 = select i1 %and_ln13, i62 %p_cast5_mid1, i62 %select_ln13_4" [BatchNorm.cpp:14]   --->   Operation 102 'select' 'select_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i62 %select_ln14_4" [BatchNorm.cpp:14]   --->   Operation 103 'sext' 'sext_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln14_2" [BatchNorm.cpp:14]   --->   Operation 104 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln14_5)   --->   "%p_cast6_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid124, i32 2, i32 63" [BatchNorm.cpp:14]   --->   Operation 105 'partselect' 'p_cast6_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln14_5 = select i1 %and_ln13, i62 %p_cast6_mid1, i62 %select_ln13_5" [BatchNorm.cpp:14]   --->   Operation 106 'select' 'select_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i62 %select_ln14_5" [BatchNorm.cpp:14]   --->   Operation 107 'sext' 'sext_ln14_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln14_3" [BatchNorm.cpp:14]   --->   Operation 108 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.27ns)   --->   "%select_ln14_6 = select i1 %and_ln13, i5 %add_ln14, i5 %select_ln13" [BatchNorm.cpp:14]   --->   Operation 109 'select' 'select_ln14_6' <Predicate = (!icmp_ln13)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node empty_179)   --->   "%h_cast = zext i7 %select_ln14" [BatchNorm.cpp:14]   --->   Operation 110 'zext' 'h_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.75ns) (out node of the LUT)   --->   "%empty_179 = add i13 %h_cast, i13 %select_ln14_1" [BatchNorm.cpp:14]   --->   Operation 111 'add' 'empty_179' <Predicate = (!icmp_ln13)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i13.i7, i13 %empty_179, i7 0" [BatchNorm.cpp:14]   --->   Operation 112 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i13.i4, i13 %empty_179, i4 0" [BatchNorm.cpp:14]   --->   Operation 113 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i17 %p_shl5" [BatchNorm.cpp:14]   --->   Operation 114 'sext' 'p_shl5_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.80ns)   --->   "%empty_180 = sub i20 %p_shl4, i20 %p_shl5_cast" [BatchNorm.cpp:14]   --->   Operation 115 'sub' 'empty_180' <Predicate = (!icmp_ln13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %empty_180, i2 0" [BatchNorm.cpp:14]   --->   Operation 116 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i22 %tmp_13" [BatchNorm.cpp:14]   --->   Operation 117 'sext' 'tmp_26_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.14ns)   --->   "%empty_181 = add i64 %tmp_26_cast, i64 %Y_data_read" [BatchNorm.cpp:14]   --->   Operation 118 'add' 'empty_181' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.14ns)   --->   "%empty_182 = add i64 %tmp_26_cast, i64 %X_data_read" [BatchNorm.cpp:14]   --->   Operation 119 'add' 'empty_182' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_182, i32 2, i32 63" [BatchNorm.cpp:16]   --->   Operation 120 'partselect' 'trunc_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_181, i32 2, i32 63" [BatchNorm.cpp:16]   --->   Operation 121 'partselect' 'trunc_ln16_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln15 = add i7 %select_ln14, i7 1" [BatchNorm.cpp:15]   --->   Operation 122 'add' 'add_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.74ns)   --->   "%add_ln14_1 = add i12 %indvar_flatten_load, i12 1" [BatchNorm.cpp:14]   --->   Operation 123 'add' 'add_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.29ns)   --->   "%select_ln14_7 = select i1 %icmp_ln14, i12 1, i12 %add_ln14_1" [BatchNorm.cpp:14]   --->   Operation 124 'select' 'select_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln15 = store i12 %add_ln13, i12 %indvar_flatten135" [BatchNorm.cpp:15]   --->   Operation 125 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln15 = store i12 %select_ln14_7, i12 %indvar_flatten" [BatchNorm.cpp:15]   --->   Operation 126 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln15 = store i5 %select_ln14_6, i5 %c" [BatchNorm.cpp:15]   --->   Operation 127 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 %add_ln15, i7 %h" [BatchNorm.cpp:15]   --->   Operation 128 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [BatchNorm.cpp:22]   --->   Operation 129 'ret' 'ret_ln22' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 130 [7/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 131 [6/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 132 [7/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 132 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 133 [5/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 134 [6/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 134 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 135 [7/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 135 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 136 [4/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 137 [5/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 137 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 138 [6/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 138 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 139 [7/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 139 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 140 [3/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 141 [4/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 141 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 142 [5/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 142 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 143 [6/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 143 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 144 [2/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 145 [3/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 145 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 146 [4/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 146 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 147 [5/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 147 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 10.9>
ST_9 : Operation 148 [1/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [BatchNorm.cpp:14]   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 149 [2/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 149 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 150 [3/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 150 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 151 [4/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 151 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 152 [1/1] (10.9ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [BatchNorm.cpp:14]   --->   Operation 152 'read' 'gmem_addr_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 153 [1/7] (10.9ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [BatchNorm.cpp:14]   --->   Operation 153 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 154 [2/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 154 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 155 [3/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 155 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 10.9>
ST_11 : Operation 156 [1/1] (10.9ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25" [BatchNorm.cpp:14]   --->   Operation 156 'read' 'gmem_addr_25_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [1/7] (10.9ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [BatchNorm.cpp:14]   --->   Operation 157 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 158 [2/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 158 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 10.9>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i32 %gmem_addr_25_read" [BatchNorm.cpp:14]   --->   Operation 159 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (6.41ns)   --->   "%add_mid2_v = fpext i32 %bitcast_ln14_1" [BatchNorm.cpp:14]   --->   Operation 160 'fpext' 'add_mid2_v' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 161 [1/7] (10.9ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [BatchNorm.cpp:14]   --->   Operation 161 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.50>
ST_13 : Operation 162 [2/2] (8.50ns)   --->   "%add_mid2 = dadd i64 %add_mid2_v, i64 1e-06" [BatchNorm.cpp:14]   --->   Operation 162 'dadd' 'add_mid2' <Predicate = true> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.50>
ST_14 : Operation 163 [1/2] (8.50ns)   --->   "%add_mid2 = dadd i64 %add_mid2_v, i64 1e-06" [BatchNorm.cpp:14]   --->   Operation 163 'dadd' 'add_mid2' <Predicate = true> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 9.73>
ST_15 : Operation 164 [8/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 164 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 9.73>
ST_16 : Operation 165 [7/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 165 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 9.73>
ST_17 : Operation 166 [6/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 166 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.73>
ST_18 : Operation 167 [5/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 167 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.9>
ST_19 : Operation 168 [1/1] (10.9ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26" [BatchNorm.cpp:14]   --->   Operation 168 'read' 'gmem_addr_26_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 169 [4/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 169 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.9>
ST_20 : Operation 170 [1/1] (10.9ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27" [BatchNorm.cpp:14]   --->   Operation 170 'read' 'gmem_addr_27_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 171 [3/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 171 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 9.73>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln14_2 = bitcast i32 %gmem_addr_26_read" [BatchNorm.cpp:14]   --->   Operation 172 'bitcast' 'bitcast_ln14_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (6.41ns)   --->   "%conv2_mid2 = fpext i32 %bitcast_ln14_2" [BatchNorm.cpp:14]   --->   Operation 173 'fpext' 'conv2_mid2' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln14_3 = bitcast i32 %gmem_addr_27_read" [BatchNorm.cpp:14]   --->   Operation 174 'bitcast' 'bitcast_ln14_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (6.41ns)   --->   "%conv3_mid2 = fpext i32 %bitcast_ln14_3" [BatchNorm.cpp:14]   --->   Operation 175 'fpext' 'conv3_mid2' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 176 [2/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 176 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 9.73>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %gmem_addr_read" [BatchNorm.cpp:14]   --->   Operation 177 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/8] (9.73ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add_mid2" [BatchNorm.cpp:17]   --->   Operation 178 'dsqrt' 'tmp' <Predicate = true> <Delay = 9.73> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 7> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln16 = call void @BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4, i32 %gmem1, i62 %trunc_ln, i32 %gmem2, i62 %trunc_ln16_1, i32 %bitcast_ln14, i64 %tmp, i64 %conv2_mid2, i64 %conv3_mid2" [BatchNorm.cpp:16]   --->   Operation 179 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%empty_178 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2688, i64 2688, i64 2688"   --->   Operation 181 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_2_VITIS_LOOP_15_3_str"   --->   Operation 182 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [BatchNorm.cpp:15]   --->   Operation 183 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln16 = call void @BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4, i32 %gmem1, i62 %trunc_ln, i32 %gmem2, i62 %trunc_ln16_1, i32 %bitcast_ln14, i64 %tmp, i64 %conv2_mid2, i64 %conv3_mid2" [BatchNorm.cpp:16]   --->   Operation 184 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_4" [BatchNorm.cpp:15]   --->   Operation 185 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ X_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Y_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ running_mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ running_var]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gamma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                      (alloca           ) [ 011111111111111111111111]
c                      (alloca           ) [ 011111111111111111111111]
indvar_flatten         (alloca           ) [ 011111111111111111111111]
indvar_flatten135      (alloca           ) [ 011111111111111111111111]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
beta_read              (read             ) [ 001111111111111111111111]
gamma_read             (read             ) [ 001111111111111111111111]
running_var_read       (read             ) [ 001111111111111111111111]
running_mean_read      (read             ) [ 001111111111111111111111]
Y_data_read            (read             ) [ 001111111111111111111111]
X_data_read            (read             ) [ 001111111111111111111111]
p_cast3_mid            (partselect       ) [ 001111111111111111111111]
p_cast4_mid            (partselect       ) [ 001111111111111111111111]
p_cast5_mid            (partselect       ) [ 001111111111111111111111]
p_cast6_mid            (partselect       ) [ 001111111111111111111111]
store_ln13             (store            ) [ 000000000000000000000000]
store_ln13             (store            ) [ 000000000000000000000000]
store_ln13             (store            ) [ 000000000000000000000000]
store_ln13             (store            ) [ 000000000000000000000000]
br_ln13                (br               ) [ 000000000000000000000000]
c_4                    (load             ) [ 000000000000000000000000]
indvar_flatten135_load (load             ) [ 000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 000000000000000000000000]
p_cast10               (zext             ) [ 000000000000000000000000]
empty                  (add              ) [ 000000000000000000000000]
empty_175              (add              ) [ 000000000000000000000000]
empty_176              (add              ) [ 000000000000000000000000]
empty_177              (add              ) [ 000000000000000000000000]
p_shl2                 (bitconcatenate   ) [ 000000000000000000000000]
p_shl2_cast            (zext             ) [ 000000000000000000000000]
p_shl3                 (bitconcatenate   ) [ 000000000000000000000000]
p_shl3_cast            (zext             ) [ 000000000000000000000000]
tmp3                   (sub              ) [ 000000000000000000000000]
p_cast3                (partselect       ) [ 000000000000000000000000]
p_cast4                (partselect       ) [ 000000000000000000000000]
p_cast5                (partselect       ) [ 000000000000000000000000]
p_cast6                (partselect       ) [ 000000000000000000000000]
icmp_ln13              (icmp             ) [ 001111111111111111111111]
add_ln13               (add              ) [ 000000000000000000000000]
br_ln13                (br               ) [ 000000000000000000000000]
h_load                 (load             ) [ 000000000000000000000000]
indvar_flatten_load    (load             ) [ 000000000000000000000000]
icmp_ln14              (icmp             ) [ 000000000000000000000000]
select_ln13            (select           ) [ 000000000000000000000000]
select_ln13_1          (select           ) [ 000000000000000000000000]
select_ln13_2          (select           ) [ 000000000000000000000000]
select_ln13_3          (select           ) [ 000000000000000000000000]
select_ln13_4          (select           ) [ 000000000000000000000000]
select_ln13_5          (select           ) [ 000000000000000000000000]
xor_ln13               (xor              ) [ 000000000000000000000000]
icmp_ln15              (icmp             ) [ 000000000000000000000000]
and_ln13               (and              ) [ 000000000000000000000000]
add_ln14               (add              ) [ 000000000000000000000000]
or_ln14                (or               ) [ 000000000000000000000000]
select_ln14            (select           ) [ 000000000000000000000000]
p_mid1                 (bitconcatenate   ) [ 000000000000000000000000]
p_cast10_mid1          (zext             ) [ 000000000000000000000000]
p_mid118               (add              ) [ 000000000000000000000000]
p_mid120               (add              ) [ 000000000000000000000000]
p_mid122               (add              ) [ 000000000000000000000000]
p_mid124               (add              ) [ 000000000000000000000000]
p_shl2_mid1            (bitconcatenate   ) [ 000000000000000000000000]
p_shl2_cast_mid1       (zext             ) [ 000000000000000000000000]
p_shl3_mid1            (bitconcatenate   ) [ 000000000000000000000000]
p_shl3_cast_mid1       (zext             ) [ 000000000000000000000000]
tmp3_mid1              (sub              ) [ 000000000000000000000000]
select_ln14_1          (select           ) [ 000000000000000000000000]
p_cast3_mid1           (partselect       ) [ 000000000000000000000000]
select_ln14_2          (select           ) [ 000000000000000000000000]
sext_ln14              (sext             ) [ 000000000000000000000000]
gmem_addr              (getelementptr    ) [ 000111111110000000000000]
p_cast4_mid1           (partselect       ) [ 000000000000000000000000]
select_ln14_3          (select           ) [ 000000000000000000000000]
sext_ln14_1            (sext             ) [ 000000000000000000000000]
gmem_addr_25           (getelementptr    ) [ 000111111111000000000000]
p_cast5_mid1           (partselect       ) [ 000000000000000000000000]
select_ln14_4          (select           ) [ 000000000000000000000000]
sext_ln14_2            (sext             ) [ 000000000000000000000000]
gmem_addr_26           (getelementptr    ) [ 000111111111111111110000]
p_cast6_mid1           (partselect       ) [ 000000000000000000000000]
select_ln14_5          (select           ) [ 000000000000000000000000]
sext_ln14_3            (sext             ) [ 000000000000000000000000]
gmem_addr_27           (getelementptr    ) [ 000111111111111111111000]
select_ln14_6          (select           ) [ 000000000000000000000000]
h_cast                 (zext             ) [ 000000000000000000000000]
empty_179              (add              ) [ 000000000000000000000000]
p_shl4                 (bitconcatenate   ) [ 000000000000000000000000]
p_shl5                 (bitconcatenate   ) [ 000000000000000000000000]
p_shl5_cast            (sext             ) [ 000000000000000000000000]
empty_180              (sub              ) [ 000000000000000000000000]
tmp_13                 (bitconcatenate   ) [ 000000000000000000000000]
tmp_26_cast            (sext             ) [ 000000000000000000000000]
empty_181              (add              ) [ 000000000000000000000000]
empty_182              (add              ) [ 000000000000000000000000]
trunc_ln               (partselect       ) [ 000111111111111111111111]
trunc_ln16_1           (partselect       ) [ 000111111111111111111111]
add_ln15               (add              ) [ 000000000000000000000000]
add_ln14_1             (add              ) [ 000000000000000000000000]
select_ln14_7          (select           ) [ 000000000000000000000000]
store_ln15             (store            ) [ 000000000000000000000000]
store_ln15             (store            ) [ 000000000000000000000000]
store_ln15             (store            ) [ 000000000000000000000000]
store_ln15             (store            ) [ 000000000000000000000000]
ret_ln22               (ret              ) [ 000000000000000000000000]
gmem_load_req          (readreq          ) [ 000000000000000000000000]
gmem_addr_read         (read             ) [ 000000000001111111111110]
gmem_load_25_req       (readreq          ) [ 000000000000000000000000]
gmem_addr_25_read      (read             ) [ 000000000000100000000000]
gmem_load_26_req       (readreq          ) [ 000000000000000000000000]
bitcast_ln14_1         (bitcast          ) [ 000000000000000000000000]
add_mid2_v             (fpext            ) [ 000000000000011000000000]
gmem_load_27_req       (readreq          ) [ 000000000000000000000000]
add_mid2               (dadd             ) [ 000000000000000111111110]
gmem_addr_26_read      (read             ) [ 000000000000000000001100]
gmem_addr_27_read      (read             ) [ 000000000000000000000100]
bitcast_ln14_2         (bitcast          ) [ 000000000000000000000000]
conv2_mid2             (fpext            ) [ 000000000000000000000011]
bitcast_ln14_3         (bitcast          ) [ 000000000000000000000000]
conv3_mid2             (fpext            ) [ 000000000000000000000011]
bitcast_ln14           (bitcast          ) [ 000000000000000000000001]
tmp                    (dsqrt            ) [ 000000000000000000000001]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000]
empty_178              (speclooptripcount) [ 000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000]
specloopname_ln15      (specloopname     ) [ 000000000000000000000000]
call_ln16              (call             ) [ 000000000000000000000000]
br_ln15                (br               ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Y_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="running_mean">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="running_mean"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="running_var">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="running_var"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gamma">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="beta">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i13.i7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i13.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i20.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_14_2_VITIS_LOOP_15_3_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="h_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten135_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten135/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="beta_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="gamma_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="running_var_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="running_var_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="running_mean_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="running_mean_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Y_data_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_data_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="X_data_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_data_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_readreq_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_25_req/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_readreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="3"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_26_req/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_readreq_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="4"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_27_req/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gmem_addr_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="8"/>
<pin id="195" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="gmem_addr_25_read_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="9"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_25_read/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="gmem_addr_26_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="17"/>
<pin id="205" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_26_read/19 "/>
</bind>
</comp>

<comp id="207" class="1004" name="gmem_addr_27_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="18"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_27_read/20 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="62" slack="20"/>
<pin id="216" dir="0" index="3" bw="32" slack="0"/>
<pin id="217" dir="0" index="4" bw="62" slack="20"/>
<pin id="218" dir="0" index="5" bw="32" slack="0"/>
<pin id="219" dir="0" index="6" bw="64" slack="0"/>
<pin id="220" dir="0" index="7" bw="64" slack="1"/>
<pin id="221" dir="0" index="8" bw="64" slack="1"/>
<pin id="222" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/22 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="add_mid2_v/12 conv2_mid2/21 "/>
</bind>
</comp>

<comp id="229" class="1004" name="conv3_mid2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv3_mid2/21 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_mid2/13 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="1"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_mid2_v conv2_mid2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_cast3_mid_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="62" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3_mid/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_cast4_mid_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="62" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4_mid/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_cast5_mid_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="62" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast5_mid/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_cast6_mid_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="62" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast6_mid/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln13_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln13_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="12" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln13_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln13_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="c_4_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="1"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_4/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="indvar_flatten135_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="1"/>
<pin id="314" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten135_load/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_cast10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="1"/>
<pin id="330" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_175_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="1"/>
<pin id="335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_175/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="empty_176_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="1"/>
<pin id="340" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_176/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="empty_177_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="1"/>
<pin id="345" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_177/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_shl2_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_shl3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_shl3_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="0"/>
<pin id="374" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_cast3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="62" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_cast4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="62" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="0" index="2" bw="3" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_cast5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="62" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="3" slack="0"/>
<pin id="401" dir="0" index="3" bw="7" slack="0"/>
<pin id="402" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast5/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_cast6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="62" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="3" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln13_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="12" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln13_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="h_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="1"/>
<pin id="431" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="indvar_flatten_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="1"/>
<pin id="434" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln14_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln13_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln13_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="13" slack="0"/>
<pin id="453" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln13_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="62" slack="1"/>
<pin id="460" dir="0" index="2" bw="62" slack="0"/>
<pin id="461" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln13_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="62" slack="1"/>
<pin id="467" dir="0" index="2" bw="62" slack="0"/>
<pin id="468" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln13_4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="62" slack="1"/>
<pin id="474" dir="0" index="2" bw="62" slack="0"/>
<pin id="475" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln13_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="62" slack="1"/>
<pin id="481" dir="0" index="2" bw="62" slack="0"/>
<pin id="482" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_5/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="xor_ln13_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln15_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln13_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln14_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="or_ln14_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln14_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="7" slack="0"/>
<pin id="519" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_mid1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_cast10_mid1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10_mid1/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_mid118_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="0" index="1" bw="64" slack="1"/>
<pin id="538" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid118/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_mid120_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="1"/>
<pin id="543" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid120/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_mid122_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="1"/>
<pin id="548" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid122/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_mid124_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="1"/>
<pin id="553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid124/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_shl2_mid1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_shl2_cast_mid1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="0"/>
<pin id="565" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid1/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_shl3_mid1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid1/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_shl3_cast_mid1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_mid1/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp3_mid1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="0"/>
<pin id="581" dir="0" index="1" bw="9" slack="0"/>
<pin id="582" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3_mid1/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln14_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="13" slack="0"/>
<pin id="588" dir="0" index="2" bw="13" slack="0"/>
<pin id="589" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_cast3_mid1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="62" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="0"/>
<pin id="596" dir="0" index="2" bw="3" slack="0"/>
<pin id="597" dir="0" index="3" bw="7" slack="0"/>
<pin id="598" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3_mid1/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln14_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="62" slack="0"/>
<pin id="606" dir="0" index="2" bw="62" slack="0"/>
<pin id="607" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln14_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="62" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="gmem_addr_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="62" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_cast4_mid1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="62" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="0"/>
<pin id="624" dir="0" index="2" bw="3" slack="0"/>
<pin id="625" dir="0" index="3" bw="7" slack="0"/>
<pin id="626" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4_mid1/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln14_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="62" slack="0"/>
<pin id="634" dir="0" index="2" bw="62" slack="0"/>
<pin id="635" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_3/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln14_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="62" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="gmem_addr_25_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="62" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_25/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="p_cast5_mid1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="62" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="0" index="2" bw="3" slack="0"/>
<pin id="653" dir="0" index="3" bw="7" slack="0"/>
<pin id="654" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast5_mid1/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln14_4_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="62" slack="0"/>
<pin id="662" dir="0" index="2" bw="62" slack="0"/>
<pin id="663" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_4/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln14_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="62" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_2/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="gmem_addr_26_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="62" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_26/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="p_cast6_mid1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="62" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="0"/>
<pin id="680" dir="0" index="2" bw="3" slack="0"/>
<pin id="681" dir="0" index="3" bw="7" slack="0"/>
<pin id="682" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast6_mid1/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln14_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="62" slack="0"/>
<pin id="690" dir="0" index="2" bw="62" slack="0"/>
<pin id="691" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_5/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln14_3_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="62" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_3/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="gmem_addr_27_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="62" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_27/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln14_6_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="5" slack="0"/>
<pin id="708" dir="0" index="2" bw="5" slack="0"/>
<pin id="709" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_6/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="h_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="empty_179_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="0" index="1" bw="13" slack="0"/>
<pin id="720" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_179/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_shl4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="20" slack="0"/>
<pin id="725" dir="0" index="1" bw="13" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_shl5_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="17" slack="0"/>
<pin id="733" dir="0" index="1" bw="13" slack="0"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_shl5_cast_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="17" slack="0"/>
<pin id="741" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="empty_180_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="20" slack="0"/>
<pin id="745" dir="0" index="1" bw="17" slack="0"/>
<pin id="746" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_180/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_13_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="22" slack="0"/>
<pin id="751" dir="0" index="1" bw="20" slack="0"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_26_cast_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="22" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="empty_181_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="22" slack="0"/>
<pin id="763" dir="0" index="1" bw="64" slack="1"/>
<pin id="764" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_181/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="empty_182_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="22" slack="0"/>
<pin id="768" dir="0" index="1" bw="64" slack="1"/>
<pin id="769" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_182/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="62" slack="0"/>
<pin id="773" dir="0" index="1" bw="64" slack="0"/>
<pin id="774" dir="0" index="2" bw="3" slack="0"/>
<pin id="775" dir="0" index="3" bw="7" slack="0"/>
<pin id="776" dir="1" index="4" bw="62" slack="20"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln16_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="62" slack="0"/>
<pin id="783" dir="0" index="1" bw="64" slack="0"/>
<pin id="784" dir="0" index="2" bw="3" slack="0"/>
<pin id="785" dir="0" index="3" bw="7" slack="0"/>
<pin id="786" dir="1" index="4" bw="62" slack="20"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16_1/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln15_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add_ln14_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="12" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln14_7_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="0" index="2" bw="12" slack="0"/>
<pin id="807" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_7/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln15_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="12" slack="0"/>
<pin id="813" dir="0" index="1" bw="12" slack="1"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="store_ln15_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="0"/>
<pin id="818" dir="0" index="1" bw="12" slack="1"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="store_ln15_store_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="0"/>
<pin id="823" dir="0" index="1" bw="5" slack="1"/>
<pin id="824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="store_ln15_store_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="0"/>
<pin id="828" dir="0" index="1" bw="7" slack="1"/>
<pin id="829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="bitcast_ln14_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_1/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="bitcast_ln14_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="2"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_2/21 "/>
</bind>
</comp>

<comp id="839" class="1004" name="bitcast_ln14_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_3/21 "/>
</bind>
</comp>

<comp id="843" class="1004" name="bitcast_ln14_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="12"/>
<pin id="845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/22 "/>
</bind>
</comp>

<comp id="847" class="1005" name="h_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="0"/>
<pin id="849" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="854" class="1005" name="c_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="5" slack="0"/>
<pin id="856" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="861" class="1005" name="indvar_flatten_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="12" slack="0"/>
<pin id="863" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="868" class="1005" name="indvar_flatten135_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="12" slack="0"/>
<pin id="870" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten135 "/>
</bind>
</comp>

<comp id="875" class="1005" name="beta_read_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="1"/>
<pin id="877" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="881" class="1005" name="gamma_read_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gamma_read "/>
</bind>
</comp>

<comp id="887" class="1005" name="running_var_read_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="running_var_read "/>
</bind>
</comp>

<comp id="893" class="1005" name="running_mean_read_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="1"/>
<pin id="895" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="running_mean_read "/>
</bind>
</comp>

<comp id="899" class="1005" name="Y_data_read_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="1"/>
<pin id="901" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Y_data_read "/>
</bind>
</comp>

<comp id="904" class="1005" name="X_data_read_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="1"/>
<pin id="906" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="X_data_read "/>
</bind>
</comp>

<comp id="909" class="1005" name="p_cast3_mid_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="62" slack="1"/>
<pin id="911" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast3_mid "/>
</bind>
</comp>

<comp id="914" class="1005" name="p_cast4_mid_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="62" slack="1"/>
<pin id="916" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast4_mid "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_cast5_mid_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="62" slack="1"/>
<pin id="921" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast5_mid "/>
</bind>
</comp>

<comp id="924" class="1005" name="p_cast6_mid_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="62" slack="1"/>
<pin id="926" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast6_mid "/>
</bind>
</comp>

<comp id="932" class="1005" name="gmem_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="938" class="1005" name="gmem_addr_25_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="2"/>
<pin id="940" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_25 "/>
</bind>
</comp>

<comp id="944" class="1005" name="gmem_addr_26_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="3"/>
<pin id="946" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_26 "/>
</bind>
</comp>

<comp id="950" class="1005" name="gmem_addr_27_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="4"/>
<pin id="952" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_27 "/>
</bind>
</comp>

<comp id="956" class="1005" name="trunc_ln_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="62" slack="20"/>
<pin id="958" dir="1" index="1" bw="62" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="961" class="1005" name="trunc_ln16_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="62" slack="20"/>
<pin id="963" dir="1" index="1" bw="62" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln16_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="gmem_addr_read_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="12"/>
<pin id="968" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="971" class="1005" name="gmem_addr_25_read_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_25_read "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_mid2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="1"/>
<pin id="978" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_mid2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="gmem_addr_26_read_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="2"/>
<pin id="983" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_26_read "/>
</bind>
</comp>

<comp id="986" class="1005" name="gmem_addr_27_read_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_27_read "/>
</bind>
</comp>

<comp id="991" class="1005" name="conv3_mid2_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv3_mid2 "/>
</bind>
</comp>

<comp id="996" class="1005" name="bitcast_ln14_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="64" slack="1"/>
<pin id="1003" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="90" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="90" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="90" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="92" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="92" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="92" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="92" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="98" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="236"><net_src comp="94" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="237" pin="2"/><net_sink comp="212" pin=6"/></net>

<net id="242"><net_src comp="96" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="226" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="212" pin=7"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="146" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="140" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="134" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="128" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="309" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="323" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="323" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="323" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="309" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="309" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="355" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="327" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="332" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="50" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="403"><net_src comp="48" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="337" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="342" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="312" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="70" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="312" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="309" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="435" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="371" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="435" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="377" pin="4"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="435" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="387" pin="4"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="435" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="397" pin="4"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="435" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="407" pin="4"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="435" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="76" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="429" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="78" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="485" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="441" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="80" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="497" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="435" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="58" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="429" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="60" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="503" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="531" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="531" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="531" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="64" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="503" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="58" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="555" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="66" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="503" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="68" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="563" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="497" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="579" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="449" pin="3"/><net_sink comp="585" pin=2"/></net>

<net id="599"><net_src comp="48" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="535" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="50" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="52" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="608"><net_src comp="497" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="593" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="457" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="8" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="48" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="540" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="50" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="52" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="636"><net_src comp="497" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="621" pin="4"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="464" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="8" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="48" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="545" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="50" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="52" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="664"><net_src comp="497" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="649" pin="4"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="471" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="8" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="48" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="550" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="50" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="52" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="692"><net_src comp="497" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="677" pin="4"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="478" pin="3"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="8" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="497" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="503" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="441" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="716"><net_src comp="515" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="585" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="82" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="58" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="84" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="717" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="68" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="723" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="86" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="62" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="770"><net_src comp="757" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="777"><net_src comp="48" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="766" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="50" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="52" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="787"><net_src comp="48" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="761" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="50" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="52" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="795"><net_src comp="515" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="88" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="432" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="72" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="435" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="72" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="797" pin="2"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="423" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="803" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="705" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="791" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="831" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="838"><net_src comp="835" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="842"><net_src comp="839" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="846"><net_src comp="843" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="850"><net_src comp="112" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="853"><net_src comp="847" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="857"><net_src comp="116" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="860"><net_src comp="854" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="864"><net_src comp="120" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="871"><net_src comp="124" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="878"><net_src comp="128" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="884"><net_src comp="134" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="890"><net_src comp="140" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="896"><net_src comp="146" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="902"><net_src comp="152" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="907"><net_src comp="158" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="912"><net_src comp="249" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="917"><net_src comp="259" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="922"><net_src comp="269" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="927"><net_src comp="279" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="935"><net_src comp="615" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="941"><net_src comp="643" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="947"><net_src comp="671" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="953"><net_src comp="699" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="959"><net_src comp="771" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="964"><net_src comp="781" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="969"><net_src comp="192" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="974"><net_src comp="197" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="979"><net_src comp="232" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="984"><net_src comp="202" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="989"><net_src comp="207" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="994"><net_src comp="229" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="212" pin=8"/></net>

<net id="999"><net_src comp="843" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="1004"><net_src comp="237" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="212" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {22 23 }
 - Input state : 
	Port: BatchNorm.4.5.6.7.11.13.1 : gmem1 | {22 23 }
	Port: BatchNorm.4.5.6.7.11.13.1 : X_data | {1 }
	Port: BatchNorm.4.5.6.7.11.13.1 : Y_data | {1 }
	Port: BatchNorm.4.5.6.7.11.13.1 : gmem | {3 4 5 6 7 8 9 10 11 12 19 20 }
	Port: BatchNorm.4.5.6.7.11.13.1 : running_mean | {1 }
	Port: BatchNorm.4.5.6.7.11.13.1 : running_var | {1 }
	Port: BatchNorm.4.5.6.7.11.13.1 : gamma | {1 }
	Port: BatchNorm.4.5.6.7.11.13.1 : beta | {1 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
	State 2
		tmp_s : 1
		p_cast10 : 2
		empty : 3
		empty_175 : 3
		empty_176 : 3
		empty_177 : 3
		p_shl2 : 1
		p_shl2_cast : 2
		p_shl3 : 1
		p_shl3_cast : 2
		tmp3 : 3
		p_cast3 : 4
		p_cast4 : 4
		p_cast5 : 4
		p_cast6 : 4
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
		icmp_ln14 : 1
		select_ln13 : 2
		select_ln13_1 : 4
		select_ln13_2 : 5
		select_ln13_3 : 5
		select_ln13_4 : 5
		select_ln13_5 : 5
		xor_ln13 : 2
		icmp_ln15 : 1
		and_ln13 : 2
		add_ln14 : 3
		or_ln14 : 2
		select_ln14 : 2
		p_mid1 : 4
		p_cast10_mid1 : 5
		p_mid118 : 6
		p_mid120 : 6
		p_mid122 : 6
		p_mid124 : 6
		p_shl2_mid1 : 4
		p_shl2_cast_mid1 : 5
		p_shl3_mid1 : 4
		p_shl3_cast_mid1 : 5
		tmp3_mid1 : 6
		select_ln14_1 : 7
		p_cast3_mid1 : 7
		select_ln14_2 : 8
		sext_ln14 : 9
		gmem_addr : 10
		p_cast4_mid1 : 7
		select_ln14_3 : 8
		sext_ln14_1 : 9
		gmem_addr_25 : 10
		p_cast5_mid1 : 7
		select_ln14_4 : 8
		sext_ln14_2 : 9
		gmem_addr_26 : 10
		p_cast6_mid1 : 7
		select_ln14_5 : 8
		sext_ln14_3 : 9
		gmem_addr_27 : 10
		select_ln14_6 : 2
		h_cast : 3
		empty_179 : 8
		p_shl4 : 9
		p_shl5 : 9
		p_shl5_cast : 10
		empty_180 : 11
		tmp_13 : 12
		tmp_26_cast : 13
		empty_181 : 14
		empty_182 : 14
		trunc_ln : 15
		trunc_ln16_1 : 15
		add_ln15 : 3
		add_ln14_1 : 1
		select_ln14_7 : 2
		store_ln15 : 2
		store_ln15 : 3
		store_ln15 : 3
		store_ln15 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_mid2_v : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		conv2_mid2 : 1
		conv3_mid2 : 1
	State 22
		call_ln16 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212 |    13   |  1.548  |   1586  |   1101  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                           grp_fu_232                          |    3    |    0    |   343   |   708   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                          empty_fu_327                         |    0    |    0    |    0    |    71   |
|          |                        empty_175_fu_332                       |    0    |    0    |    0    |    71   |
|          |                        empty_176_fu_337                       |    0    |    0    |    0    |    71   |
|          |                        empty_177_fu_342                       |    0    |    0    |    0    |    71   |
|          |                        add_ln13_fu_423                        |    0    |    0    |    0    |    19   |
|          |                        add_ln14_fu_503                        |    0    |    0    |    0    |    12   |
|          |                        p_mid118_fu_535                        |    0    |    0    |    0    |    71   |
|    add   |                        p_mid120_fu_540                        |    0    |    0    |    0    |    71   |
|          |                        p_mid122_fu_545                        |    0    |    0    |    0    |    71   |
|          |                        p_mid124_fu_550                        |    0    |    0    |    0    |    71   |
|          |                        empty_179_fu_717                       |    0    |    0    |    0    |    20   |
|          |                        empty_181_fu_761                       |    0    |    0    |    0    |    71   |
|          |                        empty_182_fu_766                       |    0    |    0    |    0    |    71   |
|          |                        add_ln15_fu_791                        |    0    |    0    |    0    |    14   |
|          |                       add_ln14_1_fu_797                       |    0    |    0    |    0    |    19   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                       select_ln13_fu_441                      |    0    |    0    |    0    |    5    |
|          |                      select_ln13_1_fu_449                     |    0    |    0    |    0    |    13   |
|          |                      select_ln13_2_fu_457                     |    0    |    0    |    0    |    61   |
|          |                      select_ln13_3_fu_464                     |    0    |    0    |    0    |    61   |
|          |                      select_ln13_4_fu_471                     |    0    |    0    |    0    |    61   |
|          |                      select_ln13_5_fu_478                     |    0    |    0    |    0    |    61   |
|  select  |                       select_ln14_fu_515                      |    0    |    0    |    0    |    7    |
|          |                      select_ln14_1_fu_585                     |    0    |    0    |    0    |    13   |
|          |                      select_ln14_2_fu_603                     |    0    |    0    |    0    |    61   |
|          |                      select_ln14_3_fu_631                     |    0    |    0    |    0    |    61   |
|          |                      select_ln14_4_fu_659                     |    0    |    0    |    0    |    61   |
|          |                      select_ln14_5_fu_687                     |    0    |    0    |    0    |    61   |
|          |                      select_ln14_6_fu_705                     |    0    |    0    |    0    |    5    |
|          |                      select_ln14_7_fu_803                     |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                          tmp3_fu_371                          |    0    |    0    |    0    |    19   |
|    sub   |                        tmp3_mid1_fu_579                       |    0    |    0    |    0    |    19   |
|          |                        empty_180_fu_743                       |    0    |    0    |    0    |    27   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                        icmp_ln13_fu_417                       |    0    |    0    |    0    |    12   |
|   icmp   |                        icmp_ln14_fu_435                       |    0    |    0    |    0    |    12   |
|          |                        icmp_ln15_fu_491                       |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                        xor_ln13_fu_485                        |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                        and_ln13_fu_497                        |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                         or_ln14_fu_509                        |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                     beta_read_read_fu_128                     |    0    |    0    |    0    |    0    |
|          |                     gamma_read_read_fu_134                    |    0    |    0    |    0    |    0    |
|          |                  running_var_read_read_fu_140                 |    0    |    0    |    0    |    0    |
|          |                 running_mean_read_read_fu_146                 |    0    |    0    |    0    |    0    |
|   read   |                    Y_data_read_read_fu_152                    |    0    |    0    |    0    |    0    |
|          |                    X_data_read_read_fu_158                    |    0    |    0    |    0    |    0    |
|          |                   gmem_addr_read_read_fu_192                  |    0    |    0    |    0    |    0    |
|          |                 gmem_addr_25_read_read_fu_197                 |    0    |    0    |    0    |    0    |
|          |                 gmem_addr_26_read_read_fu_202                 |    0    |    0    |    0    |    0    |
|          |                 gmem_addr_27_read_read_fu_207                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                       grp_readreq_fu_164                      |    0    |    0    |    0    |    0    |
|  readreq |                       grp_readreq_fu_171                      |    0    |    0    |    0    |    0    |
|          |                       grp_readreq_fu_178                      |    0    |    0    |    0    |    0    |
|          |                       grp_readreq_fu_185                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   fpext  |                           grp_fu_226                          |    0    |    0    |    0    |    0    |
|          |                       conv3_mid2_fu_229                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   dsqrt  |                           grp_fu_237                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                       p_cast3_mid_fu_249                      |    0    |    0    |    0    |    0    |
|          |                       p_cast4_mid_fu_259                      |    0    |    0    |    0    |    0    |
|          |                       p_cast5_mid_fu_269                      |    0    |    0    |    0    |    0    |
|          |                       p_cast6_mid_fu_279                      |    0    |    0    |    0    |    0    |
|          |                         p_cast3_fu_377                        |    0    |    0    |    0    |    0    |
|          |                         p_cast4_fu_387                        |    0    |    0    |    0    |    0    |
|partselect|                         p_cast5_fu_397                        |    0    |    0    |    0    |    0    |
|          |                         p_cast6_fu_407                        |    0    |    0    |    0    |    0    |
|          |                      p_cast3_mid1_fu_593                      |    0    |    0    |    0    |    0    |
|          |                      p_cast4_mid1_fu_621                      |    0    |    0    |    0    |    0    |
|          |                      p_cast5_mid1_fu_649                      |    0    |    0    |    0    |    0    |
|          |                      p_cast6_mid1_fu_677                      |    0    |    0    |    0    |    0    |
|          |                        trunc_ln_fu_771                        |    0    |    0    |    0    |    0    |
|          |                      trunc_ln16_1_fu_781                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                          tmp_s_fu_315                         |    0    |    0    |    0    |    0    |
|          |                         p_shl2_fu_347                         |    0    |    0    |    0    |    0    |
|          |                         p_shl3_fu_359                         |    0    |    0    |    0    |    0    |
|          |                         p_mid1_fu_523                         |    0    |    0    |    0    |    0    |
|bitconcatenate|                       p_shl2_mid1_fu_555                      |    0    |    0    |    0    |    0    |
|          |                       p_shl3_mid1_fu_567                      |    0    |    0    |    0    |    0    |
|          |                         p_shl4_fu_723                         |    0    |    0    |    0    |    0    |
|          |                         p_shl5_fu_731                         |    0    |    0    |    0    |    0    |
|          |                         tmp_13_fu_749                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                        p_cast10_fu_323                        |    0    |    0    |    0    |    0    |
|          |                       p_shl2_cast_fu_355                      |    0    |    0    |    0    |    0    |
|          |                       p_shl3_cast_fu_367                      |    0    |    0    |    0    |    0    |
|   zext   |                      p_cast10_mid1_fu_531                     |    0    |    0    |    0    |    0    |
|          |                    p_shl2_cast_mid1_fu_563                    |    0    |    0    |    0    |    0    |
|          |                    p_shl3_cast_mid1_fu_575                    |    0    |    0    |    0    |    0    |
|          |                         h_cast_fu_713                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                        sext_ln14_fu_611                       |    0    |    0    |    0    |    0    |
|          |                       sext_ln14_1_fu_639                      |    0    |    0    |    0    |    0    |
|   sext   |                       sext_ln14_2_fu_667                      |    0    |    0    |    0    |    0    |
|          |                       sext_ln14_3_fu_695                      |    0    |    0    |    0    |    0    |
|          |                       p_shl5_cast_fu_739                      |    0    |    0    |    0    |    0    |
|          |                       tmp_26_cast_fu_757                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    16   |  1.548  |   1929  |   3251  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   X_data_read_reg_904   |   64   |
|   Y_data_read_reg_899   |   64   |
|     add_mid2_reg_976    |   64   |
|    beta_read_reg_875    |   64   |
|   bitcast_ln14_reg_996  |   32   |
|        c_reg_854        |    5   |
|    conv3_mid2_reg_991   |   64   |
|    gamma_read_reg_881   |   64   |
|gmem_addr_25_read_reg_971|   32   |
|   gmem_addr_25_reg_938  |   32   |
|gmem_addr_26_read_reg_981|   32   |
|   gmem_addr_26_reg_944  |   32   |
|gmem_addr_27_read_reg_986|   32   |
|   gmem_addr_27_reg_950  |   32   |
|  gmem_addr_read_reg_966 |   32   |
|    gmem_addr_reg_932    |   32   |
|        h_reg_847        |    7   |
|indvar_flatten135_reg_868|   12   |
|  indvar_flatten_reg_861 |   12   |
|   p_cast3_mid_reg_909   |   62   |
|   p_cast4_mid_reg_914   |   62   |
|   p_cast5_mid_reg_919   |   62   |
|   p_cast6_mid_reg_924   |   62   |
|         reg_243         |   64   |
|running_mean_read_reg_893|   64   |
| running_var_read_reg_887|   64   |
|       tmp_reg_1001      |   64   |
|   trunc_ln16_1_reg_961  |   62   |
|     trunc_ln_reg_956    |   62   |
+-------------------------+--------+
|          Total          |  1336  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212 |  p5  |   2  |  32  |   64   ||    9    |
| grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212 |  p6  |   2  |  64  |   128  ||    9    |
|                           grp_fu_226                          |  p0  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   256  ||  1.161  ||    27   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    1   |  1929  |  3251  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |  1336  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    2   |  3265  |  3278  |
+-----------+--------+--------+--------+--------+
