{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/ea627f1dee61499f8c2c70099a616413.lib -liberty /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/2cecd0f00efb460f9e0879d2a8cd8115.lib ",
   "modules": {
      "\\classifier_top": {
         "num_wires":         504,
         "num_wire_bits":     556,
         "num_pub_wires":     10,
         "num_pub_wire_bits": 62,
         "num_ports":         10,
         "num_port_bits":     62,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         537,
         "num_submodules":       0,
         "area":              7042.896000,
         "sequential_area":    2106.518400,
         "num_cells_by_type": {
            "sg13g2_a21o_1": 17,
            "sg13g2_a21oi_1": 32,
            "sg13g2_a221oi_1": 4,
            "sg13g2_a22oi_1": 16,
            "sg13g2_and2_1": 9,
            "sg13g2_and3_1": 3,
            "sg13g2_and4_1": 1,
            "sg13g2_dfrbpq_1": 43,
            "sg13g2_inv_1": 36,
            "sg13g2_mux2_1": 8,
            "sg13g2_nand2_1": 79,
            "sg13g2_nand2b_1": 26,
            "sg13g2_nand3_1": 15,
            "sg13g2_nand3b_1": 1,
            "sg13g2_nand4_1": 4,
            "sg13g2_nor2_1": 27,
            "sg13g2_nor2b_1": 30,
            "sg13g2_nor3_1": 12,
            "sg13g2_nor4_1": 2,
            "sg13g2_o21ai_1": 62,
            "sg13g2_or2_1": 6,
            "sg13g2_or3_1": 2,
            "sg13g2_xnor2_1": 62,
            "sg13g2_xor2_1": 40
         }
      }
   },
      "design": {
         "num_wires":         504,
         "num_wire_bits":     556,
         "num_pub_wires":     10,
         "num_pub_wire_bits": 62,
         "num_ports":         10,
         "num_port_bits":     62,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         537,
         "num_submodules":       0,
         "area":              7042.896000,
         "sequential_area":    2106.518400,
         "num_cells_by_type": {
            "sg13g2_a21o_1": 17,
            "sg13g2_a21oi_1": 32,
            "sg13g2_a221oi_1": 4,
            "sg13g2_a22oi_1": 16,
            "sg13g2_and2_1": 9,
            "sg13g2_and3_1": 3,
            "sg13g2_and4_1": 1,
            "sg13g2_dfrbpq_1": 43,
            "sg13g2_inv_1": 36,
            "sg13g2_mux2_1": 8,
            "sg13g2_nand2_1": 79,
            "sg13g2_nand2b_1": 26,
            "sg13g2_nand3_1": 15,
            "sg13g2_nand3b_1": 1,
            "sg13g2_nand4_1": 4,
            "sg13g2_nor2_1": 27,
            "sg13g2_nor2b_1": 30,
            "sg13g2_nor3_1": 12,
            "sg13g2_nor4_1": 2,
            "sg13g2_o21ai_1": 62,
            "sg13g2_or2_1": 6,
            "sg13g2_or3_1": 2,
            "sg13g2_xnor2_1": 62,
            "sg13g2_xor2_1": 40
         }
      }
}

