Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan  5 05:36:26 2023
| Host         : DESKTOP-B6S694L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/hdc_maxi_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.896        0.000                      0                71724        0.219        0.000                      0                71724        4.020        0.000                       0                 35128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.896        0.000                      0                71724        0.219        0.000                      0                71724        4.020        0.000                       0                 35128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 2.270ns (31.985%)  route 4.827ns (68.015%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_1_02_out[7077]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3931/O
                         net (fo=1, unplaced)         0.000     2.769    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3931_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.016 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_1666/O
                         net (fo=1, unplaced)         0.000     3.016    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_1666_n_2
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.114 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_534/O
                         net (fo=1, unplaced)         0.717     3.831    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_534_n_2
                         LUT6 (Prop_lut6_I0_O)        0.319     4.150 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_197/O
                         net (fo=1, unplaced)         0.000     4.150    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_197_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.397 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_55/O
                         net (fo=1, unplaced)         0.905     5.302    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_55_n_2
                         LUT6 (Prop_lut6_I1_O)        0.298     5.600 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_13/O
                         net (fo=1, unplaced)         1.111     6.711    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/sel0__0[5]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3/O
                         net (fo=1, unplaced)         1.111     7.946    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     8.070 r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.070    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_fu_295_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433_pp0_iter3_reg_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433
                         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433_pp0_iter3_reg_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433_pp0_iter3_reg_reg[0]_srl3/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433_pp0_iter3_reg_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/ngram_U/genblk1[1].ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK



