// Generated automatically via PyRTL
// As one initial test of synthesis, map to FPGA with:
//   yosys -p "synth_xilinx -top toplevel" thisfile.v

module toplevel(clk, rst, float_a, float_b, out1323, out1325, out1326, out1327, out1328);
    input clk;
    input rst;
    input[7:0] float_a;
    input[7:0] float_b;
    output out1323;
    output[4:0] out1325;
    output[3:0] out1326;
    output[3:0] out1327;
    output[3:0] out1328;

    wire const_243_1;
    wire const_244_1;
    wire const_245_1;
    wire const_246_0;
    wire const_247_0;
    wire const_248_0;
    wire const_249_0;
    wire const_250_1;
    wire const_251_0;
    wire const_252_0;
    wire tmp1309;
    wire tmp1310;
    wire tmp1311;
    wire tmp1312;
    wire[3:0] tmp1313;
    wire[3:0] tmp1314;
    wire[3:0] tmp1315;
    wire[3:0] tmp1316;
    wire[3:0] tmp1317;
    wire[3:0] tmp1318;
    wire[2:0] tmp1319;
    wire[3:0] tmp1320;
    wire[2:0] tmp1321;
    wire[3:0] tmp1322;
    wire tmp1323;
    wire[4:0] tmp1324;
    wire[4:0] tmp1325;
    wire[3:0] tmp1326;
    wire[3:0] tmp1327;
    wire[3:0] tmp1328;
    wire tmp1329;
    wire[3:0] tmp1330;
    wire[2:0] tmp1331;
    wire[3:0] tmp1332;
    wire[3:0] tmp1333;
    wire[3:0] tmp1334;
    wire[3:0] tmp1335;
    wire[3:0] tmp1336;
    wire[3:0] tmp1337;
    wire[3:0] tmp1338;
    wire[3:0] tmp1339;
    wire[2:0] tmp1340;
    wire tmp1341;
    wire[3:0] tmp1342;
    wire[3:0] tmp1343;
    wire tmp1344;
    wire tmp1345;
    wire tmp1346;
    wire tmp1347;
    wire[3:0] tmp1348;
    wire tmp1349;
    wire tmp1350;
    wire tmp1351;
    wire tmp1352;
    wire tmp1353;
    wire tmp1354;
    wire tmp1355;
    wire tmp1356;
    wire tmp1357;
    wire tmp1358;
    wire tmp1359;
    wire tmp1360;
    wire tmp1361;
    wire tmp1362;
    wire tmp1363;
    wire tmp1364;
    wire[4:0] tmp1365;
    wire tmp1366;
    wire[4:0] tmp1367;
    wire[4:0] tmp1368;
    wire tmp1369;
    wire[5:0] tmp1370;
    wire[4:0] tmp1371;
    wire tmp1372;
    wire tmp1373;
    wire tmp1374;
    wire[3:0] tmp1375;
    wire[3:0] tmp1376;
    wire tmp1377;
    wire[3:0] tmp1378;
    wire[3:0] tmp1379;
    wire[2:0] tmp1380;
    wire[3:0] tmp1381;
    wire[4:0] tmp1382;
    wire[3:0] tmp1383;
    wire[4:0] tmp1384;
    wire tmp1385;
    wire[4:0] tmp1386;
    wire[4:0] tmp1387;
    wire tmp1388;
    wire[3:0] tmp1389;
    wire tmp1390;
    wire[3:0] tmp1391;

    // Combinational
    assign const_243_1 = 1;
    assign const_244_1 = 1;
    assign const_245_1 = 1;
    assign const_246_0 = 0;
    assign const_247_0 = 0;
    assign const_248_0 = 0;
    assign const_249_0 = 0;
    assign const_250_1 = 1;
    assign const_251_0 = 0;
    assign const_252_0 = 0;
    assign out1323 = tmp1323;
    assign out1325 = tmp1325;
    assign out1326 = tmp1326;
    assign out1327 = tmp1327;
    assign out1328 = tmp1328;
    assign tmp1309 = tmp1311;
    assign tmp1310 = tmp1312;
    assign tmp1311 = {float_a[7]};
    assign tmp1312 = {float_b[7]};
    assign tmp1313 = tmp1315;
    assign tmp1314 = tmp1316;
    assign tmp1315 = {float_a[6], float_a[5], float_a[4], float_a[3]};
    assign tmp1316 = {float_b[6], float_b[5], float_b[4], float_b[3]};
    assign tmp1317 = tmp1320;
    assign tmp1318 = tmp1322;
    assign tmp1319 = {float_a[2], float_a[1], float_a[0]};
    assign tmp1320 = {const_243_1, tmp1319};
    assign tmp1321 = {float_b[2], float_b[1], float_b[0]};
    assign tmp1322 = {const_244_1, tmp1321};
    assign tmp1323 = tmp1329;
    assign tmp1324 = tmp1371;
    assign tmp1325 = tmp1387;
    assign tmp1326 = tmp1375;
    assign tmp1327 = tmp1389;
    assign tmp1328 = tmp1391;
    assign tmp1329 = tmp1309 ^ tmp1310;
    assign tmp1330 = ~tmp1314;
    assign tmp1331 = {const_246_0, const_246_0, const_246_0};
    assign tmp1332 = {tmp1331, const_245_1};
    assign tmp1333 = tmp1313 ^ tmp1330;
    assign tmp1334 = tmp1333 ^ tmp1332;
    assign tmp1335 = tmp1313 | tmp1330;
    assign tmp1336 = tmp1313 | tmp1332;
    assign tmp1337 = tmp1335 & tmp1336;
    assign tmp1338 = tmp1330 | tmp1332;
    assign tmp1339 = tmp1337 & tmp1338;
    assign tmp1340 = {tmp1334[3], tmp1334[2], tmp1334[1]};
    assign tmp1341 = {const_247_0};
    assign tmp1342 = {tmp1341, tmp1340};
    assign tmp1343 = tmp1342 ^ tmp1339;
    assign tmp1344 = {tmp1343[0]};
    assign tmp1345 = {tmp1343[1]};
    assign tmp1346 = {tmp1343[2]};
    assign tmp1347 = {tmp1343[3]};
    assign tmp1348 = tmp1342 & tmp1339;
    assign tmp1349 = {tmp1348[0]};
    assign tmp1350 = {tmp1348[1]};
    assign tmp1351 = {tmp1348[2]};
    assign tmp1352 = {tmp1348[3]};
    assign tmp1353 = tmp1347 & tmp1351;
    assign tmp1354 = tmp1352 | tmp1353;
    assign tmp1355 = tmp1347 & tmp1346;
    assign tmp1356 = tmp1346 & tmp1350;
    assign tmp1357 = tmp1351 | tmp1356;
    assign tmp1358 = tmp1346 & tmp1345;
    assign tmp1359 = tmp1345 & tmp1349;
    assign tmp1360 = tmp1350 | tmp1359;
    assign tmp1361 = tmp1355 & tmp1360;
    assign tmp1362 = tmp1354 | tmp1361;
    assign tmp1363 = tmp1358 & tmp1349;
    assign tmp1364 = tmp1357 | tmp1363;
    assign tmp1365 = {tmp1362, tmp1364, tmp1360, tmp1349, const_248_0};
    assign tmp1366 = {const_249_0};
    assign tmp1367 = {tmp1366, tmp1343};
    assign tmp1368 = tmp1365 ^ tmp1367;
    assign tmp1369 = {tmp1334[0]};
    assign tmp1370 = {tmp1368, tmp1369};
    assign tmp1371 = {tmp1370[4], tmp1370[3], tmp1370[2], tmp1370[1], tmp1370[0]};
    assign tmp1372 = {tmp1324[4]};
    assign tmp1373 = ~tmp1372;
    assign tmp1374 = {tmp1324[4]};
    assign tmp1375 = tmp1374 ? tmp1314 : tmp1313;
    assign tmp1376 = {tmp1324[3], tmp1324[2], tmp1324[1], tmp1324[0]};
    assign tmp1377 = {tmp1324[4]};
    assign tmp1378 = {tmp1324[3], tmp1324[2], tmp1324[1], tmp1324[0]};
    assign tmp1379 = ~tmp1378;
    assign tmp1380 = {const_251_0, const_251_0, const_251_0};
    assign tmp1381 = {tmp1380, const_250_1};
    assign tmp1382 = tmp1379 + tmp1381;
    assign tmp1383 = {tmp1382[3], tmp1382[2], tmp1382[1], tmp1382[0]};
    assign tmp1384 = {tmp1377, tmp1383};
    assign tmp1385 = {const_252_0};
    assign tmp1386 = {tmp1385, tmp1376};
    assign tmp1387 = tmp1373 ? tmp1384 : tmp1386;
    assign tmp1388 = {tmp1324[4]};
    assign tmp1389 = tmp1388 ? tmp1317 : tmp1318;
    assign tmp1390 = {tmp1324[4]};
    assign tmp1391 = tmp1390 ? tmp1318 : tmp1317;

endmodule

