./sim_define.v

../../src/rtl/refCPU/pipeline/rev00_protect/SMU_RV32I_Pipeline_System.vp

../../testbench/isa_testbench.v
