sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog v_vid_in_axi4s_v4_0_3 "../../../../project_1.srcs/sources_1/bd/design_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog v_vid_in_axi4s_v4_0_3 "../../../../project_1.srcs/sources_1/bd/design_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog v_vid_in_axi4s_v4_0_3 "../../../../project_1.srcs/sources_1/bd/design_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog v_vid_in_axi4s_v4_0_3 "../../../bd/design_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/user/video_in_ip_v1_0/src/I2C_Controller.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/user/video_in_ip_v1_0/src/I2C_OV7670_RGB565_VGA_Config.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/user/video_in_ip_v1_0/src/debounce.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/user/video_in_ip_v1_0/src/I2C_AV_Config.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/user/video_in_ip_v1_0/src/capture.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/user/video_in_ip_v1_0/src/ov7670_top.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ipshared/user/video_in_ip_v1_0/hdl/video_in_ip_v1_0.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_video_in_ip_0_0/sim/design_1_video_in_ip_0_0.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog blk_mem_gen_v8_3_3 "../../../ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_vdma_v6_2_8 "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_vdma_v6_2_8 "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_vdma_v6_2_8 "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_vdma_v6_2_8 "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_vdma_v6_2_8 "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_vdma_v6_2_8 "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axi_vdma_v6_2_8 "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v" --include "../../../ipstatic/axi_vdma_v6_2/hdl/src/verilog" --include "../../../ipstatic/clk_wiz_v5_3"

verilog xil_defaultlib "glbl.v"

nosort
