UVM_INFO <removed> @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase build
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase build
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase build
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase build
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase build
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase build
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase connect
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase connect
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase connect
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase connect
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase connect
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase connect
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase end_of_elaboration
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase end_of_elaboration
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase end_of_elaboration
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase end_of_elaboration
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase end_of_elaboration
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase end_of_elaboration
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase start_of_simulation
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase start_of_simulation
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase start_of_simulation
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase start_of_simulation
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase start_of_simulation
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase start_of_simulation
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase run
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase run
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase run
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase pre_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase pre_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase pre_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase pre_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase pre_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase pre_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase reset
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase reset
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase post_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase post_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase post_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase post_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase post_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase post_reset
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase pre_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase pre_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase pre_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase pre_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase pre_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase pre_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase configure
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase configure
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase post_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase post_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase post_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase post_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase post_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase post_configure
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase pre_main
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase pre_main
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase pre_main
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l1 [ENDED] Phase ended for phase pre_main
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top.l2 [ENDED] Phase ended for phase pre_main
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 0: uvm_test_top [ENDED] Phase ended for phase pre_main
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l1 [STARTED] Phase started for phase main
UVM_INFO test.sv(68) @ 0: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top.l2 [STARTED] Phase started for phase main
UVM_INFO test.sv(68) @ 0: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 0: uvm_test_top [STARTED] Phase started for phase main
UVM_INFO test.sv(68) @ 0: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO <removed> @ 10: reporter [PH_JUMP] phase main (schedule uvm_sched, domain uvm) is jumping to phase reset
UVM_INFO test.sv(133) @ 10: uvm_test_top.l1 [ENDED] Phase ended for phase main
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l2 [ENDED] Phase ended for phase main
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top [ENDED] Phase ended for phase main
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l1 [STARTED] Phase started for phase reset
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l2 [STARTED] Phase started for phase reset
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top [STARTED] Phase started for phase reset
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l1 [ENDED] Phase ended for phase reset
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l2 [ENDED] Phase ended for phase reset
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top [ENDED] Phase ended for phase reset
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l1 [STARTED] Phase started for phase post_reset
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l2 [STARTED] Phase started for phase post_reset
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top [STARTED] Phase started for phase post_reset
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l1 [ENDED] Phase ended for phase post_reset
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l2 [ENDED] Phase ended for phase post_reset
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top [ENDED] Phase ended for phase post_reset
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l1 [STARTED] Phase started for phase pre_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l2 [STARTED] Phase started for phase pre_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top [STARTED] Phase started for phase pre_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l1 [ENDED] Phase ended for phase pre_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l2 [ENDED] Phase ended for phase pre_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top [ENDED] Phase ended for phase pre_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l1 [STARTED] Phase started for phase configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l2 [STARTED] Phase started for phase configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top [STARTED] Phase started for phase configure
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l1 [ENDED] Phase ended for phase configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l2 [ENDED] Phase ended for phase configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top [ENDED] Phase ended for phase configure
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l1 [STARTED] Phase started for phase post_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l2 [STARTED] Phase started for phase post_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top [STARTED] Phase started for phase post_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l1 [ENDED] Phase ended for phase post_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l2 [ENDED] Phase ended for phase post_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top [ENDED] Phase ended for phase post_configure
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l1 [STARTED] Phase started for phase pre_main
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l2 [STARTED] Phase started for phase pre_main
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top [STARTED] Phase started for phase pre_main
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l1 [ENDED] Phase ended for phase pre_main
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top.l2 [ENDED] Phase ended for phase pre_main
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 10: uvm_test_top [ENDED] Phase ended for phase pre_main
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l1 [STARTED] Phase started for phase main
UVM_INFO test.sv(68) @ 10: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top.l2 [STARTED] Phase started for phase main
UVM_INFO test.sv(68) @ 10: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 10: uvm_test_top [STARTED] Phase started for phase main
UVM_INFO test.sv(68) @ 10: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase main
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase main
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase main
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l1 [STARTED] Phase started for phase post_main
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l2 [STARTED] Phase started for phase post_main
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top [STARTED] Phase started for phase post_main
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase post_main
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase post_main
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase post_main
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l1 [STARTED] Phase started for phase pre_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l2 [STARTED] Phase started for phase pre_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top [STARTED] Phase started for phase pre_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase pre_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase pre_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase pre_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l1 [STARTED] Phase started for phase shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l2 [STARTED] Phase started for phase shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top [STARTED] Phase started for phase shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l1 [STARTED] Phase started for phase post_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l2 [STARTED] Phase started for phase post_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top [STARTED] Phase started for phase post_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase run
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase run
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase run
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase post_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase post_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase post_shutdown
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l1 [STARTED] Phase started for phase extract
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l2 [STARTED] Phase started for phase extract
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top [STARTED] Phase started for phase extract
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase extract
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase extract
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase extract
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l1 [STARTED] Phase started for phase check
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l2 [STARTED] Phase started for phase check
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top [STARTED] Phase started for phase check
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase check
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase check
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase check
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l1 [STARTED] Phase started for phase report
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l2 [STARTED] Phase started for phase report
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top [STARTED] Phase started for phase report
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase report
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase report
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase report
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top [STARTED] Phase started for phase final
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l1 [STARTED] Phase started for phase final
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(83) @ 20: uvm_test_top.l2 [STARTED] Phase started for phase final
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
*** UVM TEST PASSED ***
UVM_INFO test.sv(133) @ 20: uvm_test_top [ENDED] Phase ended for phase final
UVM_INFO test.sv(68) @ 20: uvm_test_top [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l1 [ENDED] Phase ended for phase final
UVM_INFO test.sv(68) @ 20: uvm_test_top.l1 [CHECKER]   Checking a phase...
UVM_INFO test.sv(133) @ 20: uvm_test_top.l2 [ENDED] Phase ended for phase final
UVM_INFO test.sv(68) @ 20: uvm_test_top.l2 [CHECKER]   Checking a phase...
UVM_INFO <removed> @ 20: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO <removed> @ 20: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  340
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[CHECKER]   168
[ENDED]    84
[PH_JUMP]     1
[RNTST]     1
[STARTED]    84
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1

Simulation complete via $finish(1) at time 20 NS + 103

