

================================================================
== Vitis HLS Report for 'lshiftWordByOctet_512_51_s'
================================================================
* Date:           Tue Jul 19 06:13:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.536 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_shift2pseudoFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_shift2pseudoFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_shift2pseudoFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_shift2pseudoFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln564 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:564]   --->   Operation 11 'specpipeline' 'specpipeline_ln564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ls_writeRemainder_1_load = load i1 %ls_writeRemainder_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:578]   --->   Operation 12 'load' 'ls_writeRemainder_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_9"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_48 = load i64 %prevWord_keep_V_3"   --->   Operation 14 'load' 'p_Val2_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %ls_writeRemainder_1_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:578]   --->   Operation 15 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!ls_writeRemainder_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln589 = br i1 %tmp_i, void %._crit_edge1.i, void %_ifconv" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:589]   --->   Operation 17 'br' 'br_ln589' <Predicate = (!ls_writeRemainder_1_load)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer0_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'txEng_tcpPkgBuffer0_read' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %txEng_tcpPkgBuffer0_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer0_read, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txEng_tcpPkgBuffer0_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %txEng_tcpPkgBuffer0_read"   --->   Operation 22 'trunc' 'trunc_ln674' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_554_i = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer0_read, i32 512, i32 543"   --->   Operation 23 'partselect' 'p_Result_554_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_555_i = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer0_read, i32 544, i32 575"   --->   Operation 24 'partselect' 'p_Result_555_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%sendWord_last_V = icmp_eq  i32 %p_Result_555_i, i32 0"   --->   Operation 25 'icmp' 'sendWord_last_V' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln621 = store i512 %currWord_data_V, i512 %prevWord_data_V_9" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:621]   --->   Operation 26 'store' 'store_ln621' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln621 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:621]   --->   Operation 27 'store' 'store_ln621' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln623 = br i1 %currWord_last_V, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:623]   --->   Operation 28 'br' 'br_ln623' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%xor_ln752 = xor i1 %sendWord_last_V, i1 1"   --->   Operation 29 'xor' 'xor_ln752' <Predicate = (!ls_writeRemainder_1_load & tmp_i & currWord_last_V)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln626 = store i1 %xor_ln752, i1 %ls_writeRemainder_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:626]   --->   Operation 30 'store' 'store_ln626' <Predicate = (!ls_writeRemainder_1_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln627 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:627]   --->   Operation 31 'br' 'br_ln627' <Predicate = (!ls_writeRemainder_1_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln587 = store i1 0, i1 %ls_writeRemainder_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:587]   --->   Operation 32 'store' 'store_ln587' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln588 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:588]   --->   Operation 33 'br' 'br_ln588' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ls_firstWord_1_load = load i1 %ls_firstWord_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:600]   --->   Operation 34 'load' 'ls_firstWord_1_load' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %trunc_ln674, i256 0"   --->   Operation 35 'bitconcatenate' 'p_Result_s' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_207 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_554_i, i32 4294967295"   --->   Operation 36 'bitconcatenate' 'p_Result_207' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_558_i = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 37 'partselect' 'p_Result_558_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_208 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %trunc_ln674, i256 %p_Result_558_i"   --->   Operation 38 'bitconcatenate' 'p_Result_208' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_560_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_48, i32 32, i32 63"   --->   Operation 39 'partselect' 'p_Result_560_i' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_209 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_554_i, i32 %p_Result_560_i"   --->   Operation 40 'bitconcatenate' 'p_Result_209' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.57ns)   --->   "%sendWord_data_V_13 = select i1 %ls_firstWord_1_load, i512 %p_Result_s, i512 %p_Result_208" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:600]   --->   Operation 41 'select' 'sendWord_data_V_13' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.41ns)   --->   "%select_ln600 = select i1 %ls_firstWord_1_load, i64 %p_Result_207, i64 %p_Result_209" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:600]   --->   Operation 42 'select' 'select_ln600' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_02 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512, i447 0, i1 %sendWord_last_V, i64 %select_ln600, i512 %sendWord_data_V_13" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'bitconcatenate' 'p_02' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_shift2pseudoFifo, i1024 %p_02" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = (!ls_writeRemainder_1_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 45 'partselect' 'p_Result_i' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_i_280 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_48, i32 32, i32 63"   --->   Operation 46 'partselect' 'p_Result_i_280' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i33.i32.i256.i256, i33 4294967296, i32 %p_Result_i_280, i256 0, i256 %p_Result_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'bitconcatenate' 'or_ln' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'zext' 'zext_ln174' <Predicate = (ls_writeRemainder_1_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_shift2pseudoFifo, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (ls_writeRemainder_1_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ls_firstWord_3_flag_0_i = phi i1 0, void, i1 1, void, i1 1, void %_ifconv, i1 0, void"   --->   Operation 50 'phi' 'ls_firstWord_3_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ls_firstWord_3_new_0_i = phi i1 0, void, i1 1, void, i1 0, void %_ifconv, i1 0, void"   --->   Operation 51 'phi' 'ls_firstWord_3_new_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ls_firstWord_3_flag_0_i, void %lshiftWordByOctet<512, 51>.exit, void %mergeST.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln622 = store i1 %ls_firstWord_3_new_0_i, i1 %ls_firstWord_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:622]   --->   Operation 53 'store' 'store_ln622' <Predicate = (ls_firstWord_3_flag_0_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lshiftWordByOctet<512, 51>.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (ls_firstWord_3_flag_0_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ls_writeRemainder_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_shift2pseudoFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpPkgBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ls_firstWord_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln564       (specpipeline  ) [ 000]
ls_writeRemainder_1_load (load          ) [ 011]
p_Val2_s                 (load          ) [ 011]
p_Val2_48                (load          ) [ 011]
br_ln578                 (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 011]
br_ln589                 (br            ) [ 011]
txEng_tcpPkgBuffer0_read (read          ) [ 000]
currWord_data_V          (trunc         ) [ 000]
currWord_keep_V          (partselect    ) [ 000]
currWord_last_V          (bitselect     ) [ 010]
trunc_ln674              (trunc         ) [ 011]
p_Result_554_i           (partselect    ) [ 011]
p_Result_555_i           (partselect    ) [ 000]
sendWord_last_V          (icmp          ) [ 011]
store_ln621              (store         ) [ 000]
store_ln621              (store         ) [ 000]
br_ln623                 (br            ) [ 011]
xor_ln752                (xor           ) [ 000]
store_ln626              (store         ) [ 000]
br_ln627                 (br            ) [ 011]
store_ln587              (store         ) [ 000]
br_ln588                 (br            ) [ 011]
ls_firstWord_1_load      (load          ) [ 000]
p_Result_s               (bitconcatenate) [ 000]
p_Result_207             (bitconcatenate) [ 000]
p_Result_558_i           (partselect    ) [ 000]
p_Result_208             (bitconcatenate) [ 000]
p_Result_560_i           (partselect    ) [ 000]
p_Result_209             (bitconcatenate) [ 000]
sendWord_data_V_13       (select        ) [ 000]
select_ln600             (select        ) [ 000]
p_02                     (bitconcatenate) [ 000]
write_ln174              (write         ) [ 000]
p_Result_i               (partselect    ) [ 000]
p_Result_i_280           (partselect    ) [ 000]
or_ln                    (bitconcatenate) [ 000]
zext_ln174               (zext          ) [ 000]
write_ln174              (write         ) [ 000]
ls_firstWord_3_flag_0_i  (phi           ) [ 011]
ls_firstWord_3_new_0_i   (phi           ) [ 011]
br_ln0                   (br            ) [ 000]
store_ln622              (store         ) [ 000]
br_ln0                   (br            ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ls_writeRemainder_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_writeRemainder_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txEng_shift2pseudoFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_shift2pseudoFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txEng_tcpPkgBuffer0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ls_firstWord_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_firstWord_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i33.i32.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_i_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1024" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="txEng_tcpPkgBuffer0_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1024" slack="0"/>
<pin id="90" dir="0" index="1" bw="1024" slack="0"/>
<pin id="91" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_tcpPkgBuffer0_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="1024" slack="0"/>
<pin id="97" dir="0" index="2" bw="1024" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="ls_firstWord_3_flag_0_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ls_firstWord_3_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="ls_firstWord_3_flag_0_i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="4" bw="1" slack="1"/>
<pin id="112" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="1" slack="1"/>
<pin id="114" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ls_firstWord_3_flag_0_i/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="ls_firstWord_3_new_0_i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ls_firstWord_3_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="ls_firstWord_3_new_0_i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="1" slack="1"/>
<pin id="132" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="1" slack="1"/>
<pin id="134" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ls_firstWord_3_new_0_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="256" slack="0"/>
<pin id="142" dir="0" index="1" bw="512" slack="1"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="0" index="3" bw="10" slack="0"/>
<pin id="145" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_558_i/2 p_Result_i/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="0" index="2" bw="7" slack="0"/>
<pin id="153" dir="0" index="3" bw="7" slack="0"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_560_i/2 p_Result_i_280/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ls_writeRemainder_1_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_writeRemainder_1_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_s_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="512" slack="0"/>
<pin id="164" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Val2_48_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_48/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="currWord_data_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1024" slack="0"/>
<pin id="172" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="currWord_keep_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1024" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="0" index="3" bw="11" slack="0"/>
<pin id="179" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="currWord_last_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1024" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln674_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1024" slack="0"/>
<pin id="194" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Result_554_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1024" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="0"/>
<pin id="200" dir="0" index="3" bw="11" slack="0"/>
<pin id="201" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_554_i/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_555_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1024" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="0" index="3" bw="11" slack="0"/>
<pin id="211" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_555_i/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sendWord_last_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln621_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="512" slack="0"/>
<pin id="224" dir="0" index="1" bw="512" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln621/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln621_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln621/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln752_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln752/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln626_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln626/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln587_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="ls_firstWord_1_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_firstWord_1_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Result_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="512" slack="0"/>
<pin id="258" dir="0" index="1" bw="256" slack="1"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_207_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_207/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_208_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="512" slack="0"/>
<pin id="272" dir="0" index="1" bw="256" slack="1"/>
<pin id="273" dir="0" index="2" bw="256" slack="0"/>
<pin id="274" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_208/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_209_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_209/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sendWord_data_V_13_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="512" slack="0"/>
<pin id="287" dir="0" index="2" bw="512" slack="0"/>
<pin id="288" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_data_V_13/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln600_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="64" slack="0"/>
<pin id="296" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln600/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_02_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1024" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="64" slack="0"/>
<pin id="305" dir="0" index="4" bw="512" slack="0"/>
<pin id="306" dir="1" index="5" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_02/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="or_ln_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="577" slack="0"/>
<pin id="314" dir="0" index="1" bw="33" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="0" index="3" bw="1" slack="0"/>
<pin id="317" dir="0" index="4" bw="256" slack="0"/>
<pin id="318" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln174_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="577" slack="0"/>
<pin id="326" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln622_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln622/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="ls_writeRemainder_1_load_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ls_writeRemainder_1_load "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_Val2_s_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="512" slack="1"/>
<pin id="341" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_Val2_48_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_48 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="356" class="1005" name="trunc_ln674_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="256" slack="1"/>
<pin id="358" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_Result_554_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_554_i "/>
</bind>
</comp>

<comp id="368" class="1005" name="sendWord_last_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="72" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="101" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="101" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="101" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="106" pin=6"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="136"><net_src comp="120" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="120" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="120" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="139"><net_src comp="120" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="88" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="88" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="88" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="88" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="88" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="88" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="220"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="170" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="174" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="216" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="140" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="149" pin="4"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="252" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="256" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="270" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="252" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="263" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="277" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="292" pin="3"/><net_sink comp="300" pin=3"/></net>

<net id="310"><net_src comp="284" pin="3"/><net_sink comp="300" pin=4"/></net>

<net id="311"><net_src comp="300" pin="5"/><net_sink comp="94" pin=2"/></net>

<net id="319"><net_src comp="74" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="76" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="149" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="323"><net_src comp="140" pin="4"/><net_sink comp="312" pin=4"/></net>

<net id="327"><net_src comp="312" pin="5"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="333"><net_src comp="126" pin="8"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="10" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="158" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="162" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="347"><net_src comp="166" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="352"><net_src comp="80" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="192" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="365"><net_src comp="196" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="371"><net_src comp="216" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="300" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ls_writeRemainder_1 | {1 }
	Port: prevWord_data_V_9 | {1 }
	Port: prevWord_keep_V_3 | {1 }
	Port: txEng_shift2pseudoFifo | {2 }
	Port: ls_firstWord_1 | {2 }
 - Input state : 
	Port: lshiftWordByOctet<512, 51> : ls_writeRemainder_1 | {1 }
	Port: lshiftWordByOctet<512, 51> : prevWord_data_V_9 | {1 }
	Port: lshiftWordByOctet<512, 51> : prevWord_keep_V_3 | {1 }
	Port: lshiftWordByOctet<512, 51> : txEng_tcpPkgBuffer0 | {1 }
	Port: lshiftWordByOctet<512, 51> : ls_firstWord_1 | {2 }
  - Chain level:
	State 1
		br_ln578 : 1
		sendWord_last_V : 1
		store_ln621 : 1
		store_ln621 : 1
		br_ln623 : 1
		xor_ln752 : 2
		store_ln626 : 2
	State 2
		p_Result_208 : 1
		p_Result_209 : 1
		sendWord_data_V_13 : 2
		select_ln600 : 2
		p_02 : 3
		write_ln174 : 4
		or_ln : 1
		zext_ln174 : 2
		write_ln174 : 3
		br_ln0 : 1
		store_ln622 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|  select  |      sendWord_data_V_13_fu_284      |    0    |   428   |
|          |         select_ln600_fu_292         |    0    |    63   |
|----------|-------------------------------------|---------|---------|
|   icmp   |        sendWord_last_V_fu_216       |    0    |    20   |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln752_fu_234          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_80        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   read   | txEng_tcpPkgBuffer0_read_read_fu_88 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |           grp_write_fu_94           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              grp_fu_140             |    0    |    0    |
|          |              grp_fu_149             |    0    |    0    |
|partselect|        currWord_keep_V_fu_174       |    0    |    0    |
|          |        p_Result_554_i_fu_196        |    0    |    0    |
|          |        p_Result_555_i_fu_206        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |        currWord_data_V_fu_170       |    0    |    0    |
|          |          trunc_ln674_fu_192         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|        currWord_last_V_fu_184       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          p_Result_s_fu_256          |    0    |    0    |
|          |         p_Result_207_fu_263         |    0    |    0    |
|bitconcatenate|         p_Result_208_fu_270         |    0    |    0    |
|          |         p_Result_209_fu_277         |    0    |    0    |
|          |             p_02_fu_300             |    0    |    0    |
|          |             or_ln_fu_312            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |          zext_ln174_fu_324          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   513   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
| ls_firstWord_3_flag_0_i_reg_101|    1   |
| ls_firstWord_3_new_0_i_reg_120 |    1   |
|ls_writeRemainder_1_load_reg_335|    1   |
|     p_Result_554_i_reg_362     |   32   |
|        p_Val2_48_reg_344       |   64   |
|        p_Val2_s_reg_339        |   512  |
|     sendWord_last_V_reg_368    |    1   |
|          tmp_i_reg_349         |    1   |
|       trunc_ln674_reg_356      |   256  |
+--------------------------------+--------+
|              Total             |   869  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_94         |  p2  |   2  | 1024 |  2048  ||    9    |
| ls_firstWord_3_flag_0_i_reg_101 |  p0  |   2  |   1  |    2   |
|  ls_firstWord_3_new_0_i_reg_120 |  p0  |   3  |   1  |    3   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |  2053  || 1.19386 ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   513  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   869  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   869  |   522  |
+-----------+--------+--------+--------+
