// Seed: 2179721022
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output logic id_6
);
  case (1'b0 + id_2 - 1)
    1: assign id_1 = 1;
    default:
    assign id_0 = 1;
  endcase
  defparam id_7.id_8 = 1;
endmodule
