Source Block: hdl/library/util_adc_pack/util_adc_pack.v@127:137@HdlIdDef
  reg  [2:0]      enable_cnt_0;
  reg  [2:0]      enable_cnt_1;

  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;

Diff Content:
- 132   reg  [63:0]     temp_data_1 = 0;
+ 132   reg  [255:0]    packed_data = 0;
+ 132   reg  [127:0]    temp_data_0 = 0;
+ 132   reg  [127:0]    temp_data_1 = 0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_adc_pack/util_adc_pack.v@129:139

  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;

Clone Blocks 2:
hdl/library/util_adc_pack/util_adc_pack.v@132:142
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid = 0;
  reg             chan_valid_d1 = 0;

Clone Blocks 3:
hdl/library/util_adc_pack/util_adc_pack.v@131:141
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid = 0;

Clone Blocks 4:
hdl/library/util_adc_pack/util_adc_pack.v@128:138
  reg  [2:0]      enable_cnt_1;

  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;

Clone Blocks 5:
hdl/library/util_adc_pack/util_adc_pack.v@133:143
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid = 0;
  reg             chan_valid_d1 = 0;
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;

Clone Blocks 6:
hdl/library/util_adc_pack/util_adc_pack.v@126:136
  reg  [3:0]      enable_cnt;
  reg  [2:0]      enable_cnt_0;
  reg  [2:0]      enable_cnt_1;

  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;

Clone Blocks 7:
hdl/library/util_adc_pack/util_adc_pack.v@123:133
  output          dvalid;
  output          dsync;

  reg  [3:0]      enable_cnt;
  reg  [2:0]      enable_cnt_0;
  reg  [2:0]      enable_cnt_1;

  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;

Clone Blocks 8:
hdl/library/util_adc_pack/util_adc_pack.v@125:135

  reg  [3:0]      enable_cnt;
  reg  [2:0]      enable_cnt_0;
  reg  [2:0]      enable_cnt_1;

  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;

Clone Blocks 9:
hdl/library/util_adc_pack/util_adc_pack.v@130:140
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;
  reg  [7:0]      path_enabled_d1 = 0;
  reg  [6:0]      counter_0 = 0;
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;
  reg             dvalid = 0;

