EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# 74HCT74D
#
DEF 74HCT74D U 0 40 Y Y 1 L N
F0 "U" -228 914 50 H V L BNN
F1 "74HCT74D" -109 -1208 50 H V L BNN
F2 "SOIC127P600X175-14N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "NXP Semiconductors" 0 0 50 H I L BNN "MF"
F5 "SO-14 Nexperia" 0 0 50 H I L BNN "Package"
F6 "https://pricing.snapeda.com/search/part/74HCT74D/?ref=eda" 0 0 50 H I L BNN "Purchase-URL"
F7 "Flip Flops Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled" 0 0 50 H I L BNN "Description"
F8 "74HCT74D" 0 0 50 H I L BNN "MP"
F9 "None" 0 0 50 H I L BNN "Price"
F10 "In Stock" 0 0 50 H I L BNN "Availability"
DRAW
S -500 -1000 500 800 0 0 16 f
X VCC 14 -700 600 200 R 40 40 0 0 W 
X 1CP 3 -700 400 200 R 40 40 0 0 I 
X 2CP 11 -700 300 200 R 40 40 0 0 I 
X 1~RD 1 -700 100 200 R 40 40 0 0 I 
X 2~RD 13 -700 0 200 R 40 40 0 0 I 
X 1~SD 4 -700 -200 200 R 40 40 0 0 I 
X 2~SD 10 -700 -300 200 R 40 40 0 0 I 
X 1D 2 -700 -500 200 R 40 40 0 0 I 
X 2D 12 -700 -600 200 R 40 40 0 0 I 
X GND 7 -700 -800 200 R 40 40 0 0 P 
X 1Q 5 700 600 200 L 40 40 0 0 O 
X 1~Q 6 700 500 200 L 40 40 0 0 O 
X 2Q 9 700 300 200 L 40 40 0 0 O 
X 2~Q 8 700 200 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library