

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size bc1aa8f1bd803529d33e4c19aff9b6cb  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_192/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_192/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_192/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_192/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_192/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_192/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5633fe75849e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_192/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_192/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe760270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe760500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe760790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe760a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe760cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe760f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe7611d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe761460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe7616e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe761960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe761be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe761e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe7620e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe762360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe7625e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633fe762860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe762a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe762ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe762ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe7630e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe763300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe763520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe763740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe763960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe763b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe763da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe763fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe7641e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe764400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe764620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe764840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633fe764a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe9fc100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe9fc140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe9fc180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe9fc1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe9fb380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe9fc0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe767900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe767920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe9fc0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe767904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633fe9fc0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc2f583540..

GPGPU-Sim PTX: cudaLaunch for 0x0x5633fe75849e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 53834
gpu_sim_insn = 56268896
gpu_ipc =    1045.2297
gpu_tot_sim_cycle = 53834
gpu_tot_sim_insn = 56268896
gpu_tot_ipc =    1045.2297
gpu_tot_issued_cta = 145
gpu_occupancy = 12.4126% 
gpu_tot_occupancy = 12.4126% 
max_total_param_size = 0
gpu_stall_dramfull = 185385
gpu_stall_icnt2sh    = 673
partiton_level_parallism =      13.7479
partiton_level_parallism_total  =      13.7479
partiton_level_parallism_util =      24.0184
partiton_level_parallism_util_total  =      24.0184
L2_BW  =     498.0036 GB/Sec
L2_BW_total  =     498.0036 GB/Sec
gpu_total_sim_rate=148859

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[1]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 667
	L1D_cache_core[2]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 992
	L1D_cache_core[3]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[4]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 632
	L1D_cache_core[5]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 926
	L1D_cache_core[6]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 863
	L1D_cache_core[7]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[8]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1218
	L1D_cache_core[9]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 852
	L1D_cache_core[10]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 986
	L1D_cache_core[11]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[12]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 190
	L1D_cache_core[13]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 950
	L1D_cache_core[14]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1038
	L1D_cache_core[15]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[16]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 971
	L1D_cache_core[17]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1232
	L1D_cache_core[18]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[19]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1127
	L1D_cache_core[20]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 989
	L1D_cache_core[21]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[22]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 849
	L1D_cache_core[23]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[24]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1045
	L1D_cache_core[25]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[26]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[27]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 710
	L1D_cache_core[28]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 510
	L1D_cache_core[29]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1481
	L1D_cache_core[30]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 386
	L1D_cache_core[31]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 702
	L1D_cache_core[32]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1082
	L1D_cache_core[33]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 202
	L1D_cache_core[34]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 922
	L1D_cache_core[35]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1312
	L1D_cache_core[36]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[37]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 900
	L1D_cache_core[38]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 813
	L1D_cache_core[39]: Access = 8448, Miss = 7944, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 990
	L1D_cache_core[40]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 992
	L1D_cache_core[41]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
	L1D_cache_core[42]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
	L1D_cache_core[43]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 757
	L1D_cache_core[44]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 388
	L1D_cache_core[45]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[46]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1127
	L1D_cache_core[47]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1265
	L1D_cache_core[48]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 953
	L1D_cache_core[49]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1159
	L1D_cache_core[50]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297
	L1D_cache_core[51]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 808
	L1D_cache_core[52]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[53]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1193
	L1D_cache_core[54]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[55]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725
	L1D_cache_core[56]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 896
	L1D_cache_core[58]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 997
	L1D_cache_core[59]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1061
	L1D_cache_core[60]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[61]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 317
	L1D_cache_core[62]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 939
	L1D_cache_core[63]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1058
	L1D_cache_core[64]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[65]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[66]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 895
	L1D_cache_core[67]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1125
	L1D_cache_core[68]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682
	L1D_cache_core[69]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1193
	L1D_cache_core[70]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 766
	L1D_cache_core[71]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 991
	L1D_cache_core[72]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 919
	L1D_cache_core[73]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 721
	L1D_cache_core[74]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 857
	L1D_cache_core[75]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 820
	L1D_cache_core[76]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[77]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[78]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 757
	L1D_cache_core[79]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1382
	L1D_total_cache_accesses = 740608
	L1D_total_cache_misses = 740104
	L1D_total_cache_miss_rate = 0.9993
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 62853
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.126
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 444168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 444672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11573
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 51280
ctas_completed 145, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3124, 3124, 3124, 3124, 3124, 3124, 3124, 3124, 
gpgpu_n_tot_thrd_icount = 57981920
gpgpu_n_tot_w_icount = 1811935
gpgpu_n_stall_shd_mem = 1001673
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 444168
gpgpu_n_mem_write_global = 295936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 889344
gpgpu_n_store_insn = 591872
gpgpu_n_shmem_insn = 4454144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 816384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 250528
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 751145
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6206621	W0_Idle:1505066	W0_Scoreboard:4526693	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:568	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1811304
single_issue_nums: WS0:452968	WS1:452968	WS2:452968	WS3:452968	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3553344 {8:444168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11837440 {40:295936,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17766720 {40:444168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2367488 {8:295936,}
maxmflatency = 3168 
max_icnt2mem_latency = 3004 
maxmrqlatency = 1497 
max_icnt2sh_latency = 1034 
averagemflatency = 976 
avg_icnt2mem_latency = 596 
avg_mrq_latency = 100 
avg_icnt2sh_latency = 69 
mrq_lat_table:21209 	14538 	10060 	12113 	21718 	60706 	54850 	45103 	20884 	4214 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35845 	109159 	274370 	292135 	28595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	35599 	51558 	64660 	87184 	120311 	257330 	108192 	15270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	315466 	74710 	56599 	58005 	54865 	55040 	58421 	47057 	19938 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	12 	21 	25 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        24        16        24        20        16        16        16        16        16        24        28        16        20        20 
dram[1]:        20        20        20        20        20        28        16        20        20        28        16        16        24        16        24        28 
dram[2]:        20        20        24        24        24        24        20        17        19        16        12        16        24        16        24        20 
dram[3]:        16        20        28        20        20        28        24        28        16        16        16        16        21        24        24        28 
dram[4]:        24        24        20        20        16        28        12        16        16        24        20        16        20        20        20        16 
dram[5]:        24        24        28        20        16        24        16        24        24        28        20        20        24        16        28        24 
dram[6]:        24        24        16        20        16        24        20        20        20        20        16        20        20        16        24        16 
dram[7]:        17        28        24        25        28        20        20        28        16        20        12        20        28        16        28        28 
dram[8]:        16        16        24        24        28        28        20        20        20        24        16        16        24        24        28        20 
dram[9]:        24        20        24        24        24        28        20        24        24        20        16        24        24        24        24        24 
dram[10]:        20        20        24        24        20        28        17        16        20        16        16        16        24        24        16        20 
dram[11]:        28        28        24        20        24        28        16        20        20        19        16        16        24        18        24        20 
dram[12]:        28        24        28        12        24        24        16        20        20        20        20        16        28        12        24        24 
dram[13]:        24        24        24        20        16        24        15        16        16        24        24        16        20        20        24        24 
dram[14]:        16        24        20        20        20        20        28        28        20        24        16        16        28        16        21        24 
dram[15]:        20        24        28        20        20        28        28        16        16        20        12        16        21        16        24        28 
dram[16]:        27        20        20        24        20        16        20        20        20        20        18        20        28        19        16        24 
dram[17]:        20        20        20        20        28        17        24        22        24        24        20        16        24        20        20        23 
dram[18]:        17        20        20        24        20        20        24        16        16        16        20        20        16        16        20        20 
dram[19]:        20        28        20        28        16        16        20        20        20        17        16        16        24        28        20        23 
dram[20]:        24        28        20        16        28        16        20        16        20        16        20        20        24        28        28        24 
dram[21]:        16        20        20        28        24        20        20        16        17        12        16        20        20        20        24        24 
dram[22]:        24        16        24        16        24        17        20        20        20        20        16        16        24        24        20        24 
dram[23]:        20        28        24        24        20        28        24        16        20        16        20        16        28        20        28        28 
dram[24]:        16        28        24        28        20        16        28        24        16        13        20        16        24        20        20        28 
dram[25]:        28        24        13        21        16        16        24        16        20        16        24        16        24        24        20        16 
dram[26]:        16        28        24        24        20        16        24        20        28        12        16        16        24        20        28        28 
dram[27]:        20        24        16        16        20        20        24        19        20        16        16        24        28        20        16        24 
dram[28]:        16        20        28        28        24        24        16        20        20        24        16        20        28        28        17        24 
dram[29]:        24        24        21        28        24        24        20        20        24        16        12        16        20        20        24        24 
dram[30]:        16        24        16        16        24        24        28        20        16        12        16        12        16        28        24        24 
dram[31]:        28        28        20        28        16        24        20        12        20        24        20        16        20        24        24        16 
maximum service time to same row:
dram[0]:     13254     13274     13158     13044     13658     13619     13245     13574     13304     12721     13646     12861     12584     12590     13055     12696 
dram[1]:     13122     13110     13103     12787     12721     13248     13688     13111     12872     12865     13441     12599     12623     12495     13095     12955 
dram[2]:     13081     13032     13082     13266     13050     13247     13890     13509     13022     13195     13504     13428     12859     12749     12925     12835 
dram[3]:     12842     13371     13604     12712     13540     13705     12111     13789     13206     13314     12882     13037     12678     12661     13133     11971 
dram[4]:     13376     13106     13105     12986     13457     13179     13222     13525     12835     13126     13586     13930     12867     12741     13075     12690 
dram[5]:     13121     13065     13622     12990     13115     13624     13145     13194     12766     13218     13840     13570     12873     12715     13347     12729 
dram[6]:     13189     13070     13581     12919     12897     13330     13141     13480     12653     13197     13099     13929     12888     12495     13185     12685 
dram[7]:     13284     13002     13089     13366     13372     13175     13437     13487     13400     13414     13195     13592     12831     12479     12982     12896 
dram[8]:     13238     12869     13139     12926     13242     13283     13512     12946     13749     13390     13363     13652     12730     12916     13363     13116 
dram[9]:     12888     12668     13347     12962     13200     13533     12468     12917     13436     13367     13969     13283     13248     12681     12866     13048 
dram[10]:     13051     12616     13327     13046     12859     13173     12480     12927     12837     13355     13713     13018     12866     12360     12961     13144 
dram[11]:     13048     13204     13065     13046     13087     13181     13122     13337     13185     13645     13613     13616     12870     12276     13274     13136 
dram[12]:     13281     12925     13343     13387     13569     13227     13123     13757     13548     13327     13350     12907     12581     12636     12844     13068 
dram[13]:     13228     12637     13508     12480     13467     13237     13809     12919     13397     13477     13106     12845     12572     11894     13261     12190 
dram[14]:     13082     12825     13350     13394     13440     13466     13805     13623     12922     13810     13102     12855     12978     12763     13367     12066 
dram[15]:     13229     12678     13320     12937     13524     13323     13085     13598     13103     13311     13283     12964     12562     12823     13074     13071 
dram[16]:     13035     13380     12873     12812     13364     13058     13545     13299     12970     13258     13319     12646     12769     12850     13137     13307 
dram[17]:     13203     13124     13359     12801     12885     13243     13351     12338     13392     13448     13375     12673     12923     12886     13151     13083 
dram[18]:     13255     13150     13186     12596     13115     13188     13706     12734     13561     13432     12961     13100     12856     12728     13152     13071 
dram[19]:     13231     13128     12816     13095     13490     13172     13691     13053     12947     13668     13361     12536     12737     12765     13123     13156 
dram[20]:     11967     13396     13175     12886     13260     13316     13652     13196     13260     13629     14153     13007     13026     13062     13243     13108 
dram[21]:     12233     13292     13019     13082     13175     13421     13698     13294     13554     13581     13703     13332     12798     12644     13108     13227 
dram[22]:     13110     13095     13027     13147     13239     13302     13411     12617     13383     13461     13642     12625     12368     12769     13135     13156 
dram[23]:     12850     13066     12981     12886     13310     13155     13294     13256     13287     13360     13508     12881     12574     12764     13151     13132 
dram[24]:     12199     13170     13256     13267     12332     13094     13673     13190     13626     13051     13209     13347     12516     13023     12423     13396 
dram[25]:     12974     13340     12974     13214     12472     13151     13582     12107     13429     13572     13492     13082     12852     13203     12722     12837 
dram[26]:     12681     13014     12954     12879     12955     13291     13558     11840     13401     13302     13311     12769     12698     13116     12586     12903 
dram[27]:     12524     13026     13462     13004     12918     13102     13556     12640     13692     13000     13964     12704     12504     12555     12331     12936 
dram[28]:     12846     13139     13452     13266     12448     13175     13604     13522     13093     13422     13399     12357     12357     12476     13364     12887 
dram[29]:     12868     13130     13152     13383     13329     13081     13830     13178     13636     13431     13295     12568     12673     12771     13169     13364 
dram[30]:     13218     13039     13130     12667     13468     13094     13387     13013     13877     13493     13565     12473     12594     13410     13068     13403 
dram[31]:     12668     13157     13291     13611     13012     13295     13792     13208     13232     13525     13604     12855     12498     12576     12987     13096 
average row accesses per activate:
dram[0]:  5.292929  4.669643  4.888889  4.000000  4.631579  5.280000  4.224000  4.990476  4.763637  4.678571  4.800000  4.696429  4.628319  4.517241  4.423077  4.549020 
dram[1]:  4.906542  4.513043  4.551724  4.453782  4.672566  4.792793  4.363636  4.654867  4.440678  5.019231  4.573913  4.453782  4.678571  4.262295  4.380952  4.686869 
dram[2]:  4.732143  4.491379  4.962264  4.436975  4.591304  5.145631  4.649123  4.738739  4.440678  4.500000  4.268293  4.763637  4.654867  4.444445  4.466020  4.640000 
dram[3]:  4.800000  4.870370  5.028572  4.400000  4.512821  4.934579  4.383333  4.614035  4.440678  4.406780  4.109375  4.295082  4.538462  4.062500  4.693878  4.142857 
dram[4]:  4.568965  4.781818  4.870370  4.529914  4.747748  4.783784  4.241935  4.696429  4.224000  4.625000  4.495727  4.600000  4.844037  4.770642  4.107143  4.461538 
dram[5]:  4.416667  4.763637  5.227723  4.416667  4.363636  4.707964  4.573913  4.915888  4.495727  4.406780  4.870370  4.327869  4.622807  4.254098  4.466020  4.686869 
dram[6]:  4.844037  4.578948  4.844037  4.732143  4.400000  4.470588  4.714286  5.037736  4.403361  4.530435  4.383333  4.529914  4.732143  4.504348  4.742268  4.296296 
dram[7]:  4.825688  4.779817  4.756757  4.649123  4.654867  4.907407  4.756757  4.792793  4.556522  4.543859  4.295082  4.608696  4.854546  4.631579  4.466020  4.461538 
dram[8]:  4.654867  4.596491  4.915888  4.672566  4.654867  4.854546  4.631579  4.560345  4.619469  4.440678  4.888889  4.534483  4.241935  4.423729  4.791667  4.594059 
dram[9]:  4.696429  4.534483  4.953271  4.512821  4.517241  4.785714  4.512821  5.145631  4.347107  4.286885  4.416667  4.781818  4.714286  4.971428  4.791667  4.438095 
dram[10]:  4.336066  4.369748  4.750000  5.057693  4.747748  4.657895  4.631579  4.649123  4.276423  4.702703  4.495727  4.573913  4.586207  4.311475  4.259259  4.568627 
dram[11]:  4.971698  4.561403  4.666667  4.649123  4.174603  4.716814  4.981132  4.818182  4.495727  4.517241  4.311475  4.614035  4.666667  4.366667  4.781250  4.336449 
dram[12]:  4.534483  4.295082  4.934579  4.756757  4.586207  4.614035  4.672566  4.732143  4.457627  4.394958  4.292683  4.605263  4.631579  4.383333  4.317757  4.574257 
dram[13]:  4.311475  4.243902  5.076923  4.551724  4.547009  5.096154  4.591304  4.690266  4.420168  4.745454  4.504273  4.347107  4.508474  4.276423  4.574257  4.666667 
dram[14]:  4.363636  4.637168  4.800000  5.057693  4.140625  4.756757  4.672566  5.196078  4.457627  4.642857  4.061539  4.474576  4.642857  4.375000  4.317757  4.554455 
dram[15]:  4.774775  4.311475  5.028572  4.738739  4.707964  4.756757  4.512821  4.649123  4.347107  4.500000  4.125000  4.483051  4.366667  4.423729  4.884211  4.812500 
dram[16]:  4.637168  4.440678  5.000000  5.057693  5.038095  4.344262  4.800000  4.347107  4.844037  4.573913  4.292683  4.672566  4.400000  4.651786  4.107143  4.247706 
dram[17]:  4.403361  4.807340  4.529914  4.870370  4.862385  4.173228  4.844037  4.897196  4.696429  4.591304  4.436975  4.158730  4.701755  4.539130  4.620000  4.504854 
dram[18]:  4.517241  4.543103  4.774775  5.260000  4.800000  4.453782  5.028572  5.038462  4.440678  4.440678  4.738739  4.816514  4.666667  4.770642  4.400000  4.686869 
dram[19]:  4.637168  4.772727  4.690266  5.106796  4.649123  4.240000  5.009524  4.596491  4.851852  4.943396  4.614035  4.669643  4.551724  4.788991  4.485437  4.367925 
dram[20]:  4.495727  4.637168  4.274194  4.696429  4.491526  4.198413  4.763637  4.224000  4.720721  4.678571  4.953271  4.101562  4.586207  4.980952  4.200000  4.485437 
dram[21]:  4.224000  4.556522  4.649123  4.534483  5.096154  4.690266  4.763637  5.260000  4.517241  4.347107  4.547009  4.654867  4.727273  4.833333  4.200000  4.419048 
dram[22]:  4.582609  4.825688  5.047619  4.851852  4.818182  4.649123  5.076923  4.672566  4.276423  4.411765  4.714286  4.311475  4.547009  4.303279  4.574257  4.967742 
dram[23]:  4.654867  4.637168  4.907407  4.897196  4.608696  4.529914  5.207921  4.672566  4.714286  4.478632  5.047619  4.573913  4.854546  5.000000  4.125000  4.620000 
dram[24]:  4.512821  4.420168  4.649123  4.897196  4.934579  4.306452  5.156863  4.807340  4.897196  4.529914  4.568965  4.295082  4.214286  4.851852  4.200000  4.640000 
dram[25]:  4.756757  4.687500  4.690266  4.897196  4.756757  4.675438  5.156863  4.720721  4.333333  4.400000  4.383333  4.440678  4.608696  4.508621  4.594059  4.419048 
dram[26]:  4.436975  4.614035  4.508474  5.137255  4.962264  4.383333  4.714286  4.466102  4.637168  4.622807  4.474576  4.591304  5.019048  4.347107  4.446602  4.978261 
dram[27]:  4.258065  4.720721  4.684210  4.366667  4.962264  4.774775  5.126214  4.363636  4.295082  4.046154  4.474576  4.738739  4.400000  4.487179  4.446602  4.791667 
dram[28]:  4.420168  4.962264  4.844037  4.591304  5.096154  4.295082  4.591304  4.591304  4.478632  4.596491  4.888889  4.512821  4.608696  4.779817  4.377358  4.554455 
dram[29]:  4.614035  4.696429  4.888889  4.953271  4.453782  4.436975  4.344262  4.573913  4.678571  4.596491  4.738739  4.934579  4.274194  4.614035  4.914894  4.636364 
dram[30]:  4.732143  4.478632  4.474576  4.818182  4.907407  4.915888  4.756757  4.495727  4.738739  4.225806  4.844037  4.077519  4.508474  5.250000  4.734694  4.495146 
dram[31]:  4.327869  4.696429  4.157480  5.408163  4.474576  4.844037  4.720721  4.478632  4.763637  4.436975  4.568965  4.347107  4.608696  4.687500  4.762887  4.842105 
average row locality = 265565/57666 = 4.605227
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       448       448       448       448       448       448       448       448       448       448       448       448       440       440       384       384 
dram[1]:       448       448       448       448       448       448       448       448       448       448       448       448       440       440       384       384 
dram[2]:       448       448       448       448       448       448       448       448       448       448       448       448       440       440       384       384 
dram[3]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[4]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[5]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[6]:       448       448       448       448       448       448       448       448       448       448       448       448       448       436       384       384 
dram[7]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[8]:       448       448       448       448       448       448       448       448       448       448       448       448       444       440       384       384 
dram[9]:       448       448       448       448       448       448       448       448       448       448       448       448       444       440       384       384 
dram[10]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[11]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[12]:       448       448       448       448       448       448       448       448       448       448       448       448       444       440       384       384 
dram[13]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[14]:       448       448       448       448       448       448       448       448       448       448       448       448       436       440       384       384 
dram[15]:       448       448       448       448       448       448       448       448       448       448       448       448       440       440       384       384 
dram[16]:       448       448       448       448       448       448       448       448       448       448       448       448       440       440       384       384 
dram[17]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[18]:       448       448       448       448       448       448       448       448       448       448       448       448       444       436       384       384 
dram[19]:       448       448       448       448       448       448       448       448       448       448       448       448       440       440       384       384 
dram[20]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[21]:       448       448       448       448       448       448       448       448       448       448       448       448       436       440       384       384 
dram[22]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[23]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[24]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[25]:       448       448       448       448       448       448       448       448       448       448       448       448       444       440       384       384 
dram[26]:       448       448       448       448       448       448       448       448       448       448       448       448       444       440       384       384 
dram[27]:       448       448       448       448       448       448       448       448       448       448       448       448       444       440       384       384 
dram[28]:       448       448       448       448       448       448       448       448       448       448       448       448       444       436       384       384 
dram[29]:       448       448       448       448       448       448       448       448       448       448       448       448       444       440       384       384 
dram[30]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
dram[31]:       448       448       448       448       448       448       448       448       448       448       448       448       448       440       384       384 
total dram reads = 224904
bank skew: 448/384 = 1.17
chip skew: 7032/7020 = 1.00
number of total write accesses:
dram[0]:       304       300       320       336       320       320       320       304       304       304       320       312       332       336       304       320 
dram[1]:       308       284       320       328       320       336       320       312       304       296       312       328       336       320       304       320 
dram[2]:       328       292       312       320       320       328       328       312       304       296       308       304       344       320       304       320 
dram[3]:       320       312       320       320       320       320       312       312       304       288       312       304       332       320       304       320 
dram[4]:       328       312       312       328       316       332       312       312       320       280       312       324       320       320       304       320 
dram[5]:       328       304       320       328       320       336       312       312       312       288       312       320       316       316       304       320 
dram[6]:       320       296       320       328       320       336       320       344       304       292       312       328       328       328       304       320 
dram[7]:       312       292       320       328       312       328       320       336       304       280       304       328       344       352       304       320 
dram[8]:       312       304       312       320       312       344       320       324       296       304       320       312       328       328       304       320 
dram[9]:       312       312       328       320       304       352       320       328       312       300       328       312       336       328       304       328 
dram[10]:       324       288       336       312       316       332       320       328       312       296       312       312       336       344       304       328 
dram[11]:       316       288       336       328       312       340       320       328       312       304       312       312       336       336       300       320 
dram[12]:       312       304       320       320       336       312       320       328       312       300       320       308       336       344       312       312 
dram[13]:       312       296       320       320       336       328       320       328       312       296       316       312       336       344       312       312 
dram[14]:       320       304       320       312       328       320       320       328       312       288       320       320       336       340       312       304 
dram[15]:       328       312       320       312       336       320       320       328       312       296       320       324       336       328       320       312 
dram[16]:       304       304       328       312       328       328       320       312       320       312       320       320       352       324       304       316 
dram[17]:       304       304       328       312       328       328       320       304       312       320       320       304       352       328       312       320 
dram[18]:       304       316       328       312       320       328       320       304       304       304       312       308       352       336       312       320 
dram[19]:       304       308       328       312       328       328       312       304       304       304       312       300       352       328       312       316 
dram[20]:       312       304       328       312       328       324       304       320       304       304       328       308       336       332       312       312 
dram[21]:       320       304       328       312       328       328       304       312       304       312       336       312       336       328       312       320 
dram[22]:       316       312       328       304       328       328       320       320       312       308       320       312       336       340       312       312 
dram[23]:       312       304       328       304       328       328       312       320       320       304       328       312       344       340       312       312 
dram[24]:       320       312       328       304       320       344       312       304       304       328       328       304       332       336       312       320 
dram[25]:       320       308       328       304       320       340       312       304       288       320       312       304       344       332       320       320 
dram[26]:       320       312       336       304       312       312       320       316       304       316       320       320       332       344       296       296 
dram[27]:       320       304       344       304       312       328       320       320       304       312       320       312       336       340       296       304 
dram[28]:       312       312       320       320       328       304       320       320       304       304       320       320       344       340       320       304 
dram[29]:       312       312       320       328       328       320       328       312       304       304       312       320       344       344       312       300 
dram[30]:       328       304       320       328       328       312       320       312       312       304       320       312       336       340       320       316 
dram[31]:       320       312       320       328       320       320       304       304       304       320       328       312       328       340       312       304 
total dram writes = 162648
bank skew: 352/280 = 1.26
chip skew: 5124/5020 = 1.02
average mf latency per bank:
dram[0]:       1029      1136      1054      1112      1102      1174      1087      1205      1125      1197      1139      1275      7365      7384      1075      1124
dram[1]:       1071      1181      1063      1139      1116      1200      1116      1217      1173      1227      1194      1264      7162      6597      1120      1136
dram[2]:       1039      1149      1054      1132      1107      1198      1120      1161      1142      1207      1165      1260      6264      6708      1043      1087
dram[3]:       1049      1130      1045      1151      1172      1241      1119      1199      1111      1228      1153      1257      6970      6973      1069      1084
dram[4]:       1006      1098      1058      1130      1138      1152      1092      1198      1078      1227      1156      1233      5826      6789      1057      1082
dram[5]:       1014      1109      1039      1173      1097      1193      1092      1171      1106      1212      1167      1202      7379      6949      1055      1084
dram[6]:       1036      1155      1031      1159      1142      1199      1125      1182      1141      1228      1187      1254      7934      6855      1044      1072
dram[7]:       1035      1137      1084      1139      1130      1178      1101      1204      1164      1244      1134      1265      6763      6927      1047      1099
dram[8]:       1033      1139      1030      1134      1118      1164      1098      1247      1157      1234      1175      1268      6408      6863      1059      1107
dram[9]:       1070      1122      1024      1168      1152      1152      1077      1186      1119      1247      1134      1286      6919      6681      1054      1106
dram[10]:       1026      1131      1014      1109      1102      1164      1089      1145      1112      1248      1140      1235      6737      6121      1077      1104
dram[11]:       1068      1206      1051      1154      1137      1162      1128      1216      1161      1242      1173      1234      7251      6961      1119      1158
dram[12]:       1080      1153      1047      1122      1089      1207      1088      1193      1114      1183      1152      1246      7443      5648      1040      1135
dram[13]:       1049      1139      1023      1102      1107      1172      1105      1178      1119      1214      1153      1238      6479      6749      1036      1089
dram[14]:       1044      1185      1052      1125      1086      1163      1115      1174      1125      1253      1165      1245      6999      7015      1068      1140
dram[15]:       1031      1117      1036      1092      1041      1189      1085      1174      1096      1251      1152      1235      6171      6631      1007      1129
dram[16]:       1047      1191      1071      1153      1041      1125      1032      1101      1055      1127      1113      1189      6032      6899      1101      1098
dram[17]:       1066      1167      1086      1154      1023      1126      1073      1149      1071      1156      1122      1173      6609      6663      1071      1103
dram[18]:       1060      1157      1087      1172      1065      1165      1020      1161      1069      1156      1106      1210      7093      6445      1042      1103
dram[19]:       1074      1220      1132      1156      1083      1152      1054      1143      1093      1173      1140      1242      7226      7216      1111      1134
dram[20]:       1049      1156      1116      1177      1057      1195      1072      1140      1119      1189      1132      1205      7674      6038      1070      1161
dram[21]:       1038      1124      1085      1143      1075      1115      1047      1130      1063      1159      1066      1219      6934      7031      1064      1148
dram[22]:       1072      1173      1059      1153      1057      1147      1022      1149      1055      1170      1064      1207      7482      7131      1103      1152
dram[23]:       1104      1143      1084      1197      1044      1210      1059      1184      1078      1174      1108      1254      6983      6904      1101      1153
dram[24]:       1081      1139      1068      1198      1080      1126      1091      1142      1118      1182      1070      1223      7033      5901      1098      1172
dram[25]:       1096      1167      1085      1224      1038      1124      1101      1143      1086      1139      1102      1220      6850      7078      1104      1160
dram[26]:       1061      1190      1053      1181      1054      1114      1037      1131      1060      1128      1097      1182      7768      7321      1093      1144
dram[27]:       1082      1193      1040      1222      1090      1149      1088      1141      1113      1166      1102      1249      7453      6920      1130      1181
dram[28]:       1091      1200      1096      1138      1064      1179      1062      1164      1077      1176      1099      1232      7286      7417      1090      1130
dram[29]:       1100      1159      1092      1162      1081      1116      1035      1172      1087      1137      1134      1235      6532      6023      1069      1147
dram[30]:       1064      1181      1066      1162      1017      1165      1063      1119      1082      1142      1101      1228      6200      6587      1085      1108
dram[31]:       1049      1218      1122      1149      1093      1175      1060      1140      1152      1182      1092      1257      8011      6855      1128      1175
maximum mf latency per bank:
dram[0]:       1682      2215      2147      2175      1942      2009      2271      2256      2186      2000      2273      2414      2850      2800      1928      2223
dram[1]:       2334      2521      2304      2296      2486      2412      2584      2331      2213      2111      2623      2389      2694      2564      2397      2218
dram[2]:       2254      2200      2179      2488      2201      2219      2384      2308      2302      2192      2461      2388      2637      2440      2012      2241
dram[3]:       2215      2294      2083      2327      2128      2549      2373      2319      2243      2408      2291      2163      2582      2830      2157      2018
dram[4]:       2114      1805      2034      2144      1789      1849      2228      2209      2075      2073      2186      2168      2153      2338      1791      1864
dram[5]:       2035      1804      1939      2077      1894      1920      1917      1908      2356      2171      2347      1993      2641      2380      1846      1966
dram[6]:       2201      2473      2201      2500      2368      2387      2089      2396      2241      2293      2461      2289      2643      2435      1870      2307
dram[7]:       2322      2280      1878      2246      2587      2430      2146      2294      2129      2169      2034      2424      2643      2284      2126      2283
dram[8]:       1917      2185      1691      2370      1865      2083      2044      2034      2143      2293      1968      2220      2723      2467      1467      2200
dram[9]:       2202      2409      2151      2369      2129      2394      2205      2061      2225      2154      2254      2418      2472      2527      2376      2258
dram[10]:       2032      2137      2039      2222      2120      2275      2082      2133      2106      2190      2260      2250      2491      2417      2288      2338
dram[11]:       2273      2180      2313      2223      2676      2417      2422      2563      2375      2118      1993      2375      2720      2414      2278      2415
dram[12]:       2069      2364      2220      2235      1982      2116      2191      2169      2137      2230      2420      2287      2720      2300      2073      1938
dram[13]:       1990      2005      1901      2340      1990      2259      2277      2245      2079      2236      2349      2178      2724      2568      1922      1946
dram[14]:       1781      2138      2040      2121      1881      1885      1923      2543      2026      2007      2057      2113      2755      2707      1877      2475
dram[15]:       1926      2279      2054      2147      1882      2214      2114      2154      2041      2230      2227      2301      2356      2591      2070      2231
dram[16]:       2218      2163      2000      2046      1978      2154      1767      2012      2104      2255      2028      2379      2666      2718      1973      2031
dram[17]:       2132      2218      2096      2067      2355      1746      2303      2279      2247      2176      2066      2165      2315      2390      2200      2132
dram[18]:       2209      2406      2199      2061      2215      2085      1615      2134      2080      2137      2010      2329      2347      2255      2394      2138
dram[19]:       2210      2214      2071      1864      2264      2255      1833      1930      2009      2136      2156      2310      2629      2718      2150      2082
dram[20]:       2284      2328      2196      2300      1762      2177      2071      2307      2395      2309      2049      2025      2635      2078      2398      2134
dram[21]:       2090      2190      2217      2101      2004      2369      1980      1949      2200      1938      2121      2044      2699      2711      2365      2184
dram[22]:       2043      2403      2327      2112      2200      2370      2069      2005      2191      2108      2041      2205      2955      2956      2065      2192
dram[23]:       2308      2173      2167      2068      2200      2362      1694      2223      2176      2158      2225      2281      2518      2712      2537      2157
dram[24]:       2184      2014      2259      2324      2145      2223      1963      2159      2250      2089      2144      2359      2454      2338      2422      2391
dram[25]:       1877      2087      2185      2199      1794      2143      2163      2148      1968      1874      1889      2149      2655      2712      2131      1925
dram[26]:       2106      1886      1897      2007      2152      2200      1699      2165      1722      2090      1988      2029      3168      3154      2206      1938
dram[27]:       2028      2222      2190      2257      1638      2184      2281      2321      1936      2377      2202      2261      3069      3049      2244      2171
dram[28]:       2033      2256      2132      2069      1859      1995      2033      2113      2104      2215      2077      1926      2972      2963      2153      1915
dram[29]:       2419      2472      2104      2187      1615      2035      1798      2252      2143      2012      2209      2199      2246      2716      2161      2072
dram[30]:       2486      2373      2203      2183      1833      2294      2182      2245      2054      2006      2389      2297      2337      2712      2256      2351
dram[31]:       2245      2138      2063      2192      1657      2166      1815      2413      2259      2078      2180      2267      2734      2358      2187      2228
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27470 n_act=1775 n_pre=1759 n_ref_event=0 n_req=8288 n_rd=7024 n_rd_L2_A=0 n_write=0 n_wr_bk=5056 bw_util=0.2988
n_activity=17332 dram_eff=0.697
bk0: 448a 32324i bk1: 448a 32757i bk2: 448a 32387i bk3: 448a 31197i bk4: 448a 32029i bk5: 448a 32692i bk6: 448a 31459i bk7: 448a 32707i bk8: 448a 33337i bk9: 448a 32957i bk10: 448a 32416i bk11: 448a 31962i bk12: 440a 31648i bk13: 440a 31897i bk14: 384a 32210i bk15: 384a 32843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785835
Row_Buffer_Locality_read = 0.843821
Row_Buffer_Locality_write = 0.463608
Bank_Level_Parallism = 8.196988
Bank_Level_Parallism_Col = 6.339439
Bank_Level_Parallism_Ready = 3.589404
write_to_read_ratio_blp_rw_average = 0.493642
GrpLevelPara = 3.054824 

BW Util details:
bwutil = 0.298840 
total_CMD = 40423 
util_bw = 12080 
Wasted_Col = 4098 
Wasted_Row = 686 
Idle = 23559 

BW Util Bottlenecks: 
RCDc_limit = 3096 
RCDWRc_limit = 1604 
WTRc_limit = 1762 
RTWc_limit = 8674 
CCDLc_limit = 3367 
rwq = 0 
CCDLc_limit_alone = 2434 
WTRc_limit_alone = 1587 
RTWc_limit_alone = 7916 

Commands details: 
total_CMD = 40423 
n_nop = 27470 
Read = 7024 
Write = 0 
L2_Alloc = 0 
L2_WB = 5056 
n_act = 1775 
n_pre = 1759 
n_ref = 0 
n_req = 8288 
total_req = 12080 

Dual Bus Interface Util: 
issued_total_row = 3534 
issued_total_col = 12080 
Row_Bus_Util =  0.087425 
CoL_Bus_Util = 0.298840 
Either_Row_CoL_Bus_Util = 0.320436 
Issued_on_Two_Bus_Simul_Util = 0.065829 
issued_two_Eff = 0.205435 
queue_avg = 15.535314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27419 n_act=1809 n_pre=1793 n_ref_event=0 n_req=8286 n_rd=7024 n_rd_L2_A=0 n_write=0 n_wr_bk=5048 bw_util=0.2986
n_activity=17313 dram_eff=0.6973
bk0: 448a 31815i bk1: 448a 33005i bk2: 448a 32171i bk3: 448a 32057i bk4: 448a 31888i bk5: 448a 32532i bk6: 448a 31801i bk7: 448a 32264i bk8: 448a 32981i bk9: 448a 32619i bk10: 448a 32261i bk11: 448a 32099i bk12: 440a 32545i bk13: 440a 31428i bk14: 384a 32083i bk15: 384a 32633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781680
Row_Buffer_Locality_read = 0.843109
Row_Buffer_Locality_write = 0.439778
Bank_Level_Parallism = 8.231403
Bank_Level_Parallism_Col = 6.335625
Bank_Level_Parallism_Ready = 3.410702
write_to_read_ratio_blp_rw_average = 0.506389
GrpLevelPara = 3.091973 

BW Util details:
bwutil = 0.298642 
total_CMD = 40423 
util_bw = 12072 
Wasted_Col = 4151 
Wasted_Row = 648 
Idle = 23552 

BW Util Bottlenecks: 
RCDc_limit = 3315 
RCDWRc_limit = 1680 
WTRc_limit = 2010 
RTWc_limit = 10074 
CCDLc_limit = 3410 
rwq = 0 
CCDLc_limit_alone = 2449 
WTRc_limit_alone = 1832 
RTWc_limit_alone = 9291 

Commands details: 
total_CMD = 40423 
n_nop = 27419 
Read = 7024 
Write = 0 
L2_Alloc = 0 
L2_WB = 5048 
n_act = 1809 
n_pre = 1793 
n_ref = 0 
n_req = 8286 
total_req = 12072 

Dual Bus Interface Util: 
issued_total_row = 3602 
issued_total_col = 12072 
Row_Bus_Util =  0.089108 
CoL_Bus_Util = 0.298642 
Either_Row_CoL_Bus_Util = 0.321698 
Issued_on_Two_Bus_Simul_Util = 0.066052 
issued_two_Eff = 0.205321 
queue_avg = 15.826733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27475 n_act=1796 n_pre=1780 n_ref_event=0 n_req=8284 n_rd=7024 n_rd_L2_A=0 n_write=0 n_wr_bk=5040 bw_util=0.2984
n_activity=17164 dram_eff=0.7029
bk0: 448a 32241i bk1: 448a 32643i bk2: 448a 32414i bk3: 448a 32020i bk4: 448a 32171i bk5: 448a 32935i bk6: 448a 32557i bk7: 448a 32452i bk8: 448a 32300i bk9: 448a 32791i bk10: 448a 31844i bk11: 448a 32563i bk12: 440a 32695i bk13: 440a 32583i bk14: 384a 33000i bk15: 384a 32904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783197
Row_Buffer_Locality_read = 0.844818
Row_Buffer_Locality_write = 0.439683
Bank_Level_Parallism = 8.066173
Bank_Level_Parallism_Col = 6.147993
Bank_Level_Parallism_Ready = 3.489970
write_to_read_ratio_blp_rw_average = 0.486059
GrpLevelPara = 2.990325 

BW Util details:
bwutil = 0.298444 
total_CMD = 40423 
util_bw = 12064 
Wasted_Col = 4030 
Wasted_Row = 635 
Idle = 23694 

BW Util Bottlenecks: 
RCDc_limit = 2885 
RCDWRc_limit = 1667 
WTRc_limit = 1965 
RTWc_limit = 7738 
CCDLc_limit = 3254 
rwq = 0 
CCDLc_limit_alone = 2527 
WTRc_limit_alone = 1801 
RTWc_limit_alone = 7175 

Commands details: 
total_CMD = 40423 
n_nop = 27475 
Read = 7024 
Write = 0 
L2_Alloc = 0 
L2_WB = 5040 
n_act = 1796 
n_pre = 1780 
n_ref = 0 
n_req = 8284 
total_req = 12064 

Dual Bus Interface Util: 
issued_total_row = 3576 
issued_total_col = 12064 
Row_Bus_Util =  0.088464 
CoL_Bus_Util = 0.298444 
Either_Row_CoL_Bus_Util = 0.320313 
Issued_on_Two_Bus_Simul_Util = 0.066596 
issued_two_Eff = 0.207909 
queue_avg = 15.050788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0508
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27385 n_act=1842 n_pre=1826 n_ref_event=0 n_req=8287 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5020 bw_util=0.2981
n_activity=17623 dram_eff=0.6839
bk0: 448a 32233i bk1: 448a 32933i bk2: 448a 32249i bk3: 448a 31674i bk4: 448a 32400i bk5: 448a 32176i bk6: 448a 32610i bk7: 448a 32276i bk8: 448a 32636i bk9: 448a 32605i bk10: 448a 32138i bk11: 448a 32333i bk12: 448a 32640i bk13: 440a 33072i bk14: 384a 33037i bk15: 384a 32888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777724
Row_Buffer_Locality_read = 0.839448
Row_Buffer_Locality_write = 0.431873
Bank_Level_Parallism = 7.899643
Bank_Level_Parallism_Col = 6.087585
Bank_Level_Parallism_Ready = 3.383754
write_to_read_ratio_blp_rw_average = 0.490281
GrpLevelPara = 3.040951 

BW Util details:
bwutil = 0.298147 
total_CMD = 40423 
util_bw = 12052 
Wasted_Col = 4216 
Wasted_Row = 841 
Idle = 23314 

BW Util Bottlenecks: 
RCDc_limit = 3424 
RCDWRc_limit = 1725 
WTRc_limit = 1948 
RTWc_limit = 8672 
CCDLc_limit = 3152 
rwq = 0 
CCDLc_limit_alone = 2263 
WTRc_limit_alone = 1767 
RTWc_limit_alone = 7964 

Commands details: 
total_CMD = 40423 
n_nop = 27385 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5020 
n_act = 1842 
n_pre = 1826 
n_ref = 0 
n_req = 8287 
total_req = 12052 

Dual Bus Interface Util: 
issued_total_row = 3668 
issued_total_col = 12052 
Row_Bus_Util =  0.090740 
CoL_Bus_Util = 0.298147 
Either_Row_CoL_Bus_Util = 0.322539 
Issued_on_Two_Bus_Simul_Util = 0.066348 
issued_two_Eff = 0.205706 
queue_avg = 15.057072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0571
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27458 n_act=1812 n_pre=1796 n_ref_event=0 n_req=8295 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5052 bw_util=0.2989
n_activity=16791 dram_eff=0.7197
bk0: 448a 32290i bk1: 448a 33110i bk2: 448a 32847i bk3: 448a 31692i bk4: 448a 32155i bk5: 448a 32793i bk6: 448a 32185i bk7: 448a 32377i bk8: 448a 32355i bk9: 448a 33065i bk10: 448a 32324i bk11: 448a 32563i bk12: 448a 33192i bk13: 440a 32485i bk14: 384a 32570i bk15: 384a 32673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781555
Row_Buffer_Locality_read = 0.845848
Row_Buffer_Locality_write = 0.423595
Bank_Level_Parallism = 8.149112
Bank_Level_Parallism_Col = 6.203156
Bank_Level_Parallism_Ready = 3.404998
write_to_read_ratio_blp_rw_average = 0.482157
GrpLevelPara = 3.027580 

BW Util details:
bwutil = 0.298939 
total_CMD = 40423 
util_bw = 12084 
Wasted_Col = 3824 
Wasted_Row = 583 
Idle = 23932 

BW Util Bottlenecks: 
RCDc_limit = 2981 
RCDWRc_limit = 1599 
WTRc_limit = 2285 
RTWc_limit = 7189 
CCDLc_limit = 3172 
rwq = 0 
CCDLc_limit_alone = 2358 
WTRc_limit_alone = 2069 
RTWc_limit_alone = 6591 

Commands details: 
total_CMD = 40423 
n_nop = 27458 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5052 
n_act = 1812 
n_pre = 1796 
n_ref = 0 
n_req = 8295 
total_req = 12084 

Dual Bus Interface Util: 
issued_total_row = 3608 
issued_total_col = 12084 
Row_Bus_Util =  0.089256 
CoL_Bus_Util = 0.298939 
Either_Row_CoL_Bus_Util = 0.320733 
Issued_on_Two_Bus_Simul_Util = 0.067462 
issued_two_Eff = 0.210336 
queue_avg = 14.824902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27498 n_act=1810 n_pre=1794 n_ref_event=0 n_req=8294 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5048 bw_util=0.2988
n_activity=17013 dram_eff=0.71
bk0: 448a 31496i bk1: 448a 32890i bk2: 448a 32633i bk3: 448a 31667i bk4: 448a 32477i bk5: 448a 32979i bk6: 448a 32092i bk7: 448a 32872i bk8: 448a 32229i bk9: 448a 32628i bk10: 448a 31969i bk11: 448a 32473i bk12: 448a 32651i bk13: 440a 32370i bk14: 384a 32482i bk15: 384a 33396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781770
Row_Buffer_Locality_read = 0.844283
Row_Buffer_Locality_write = 0.433439
Bank_Level_Parallism = 8.163440
Bank_Level_Parallism_Col = 6.233845
Bank_Level_Parallism_Ready = 3.408030
write_to_read_ratio_blp_rw_average = 0.500073
GrpLevelPara = 3.051358 

BW Util details:
bwutil = 0.298840 
total_CMD = 40423 
util_bw = 12080 
Wasted_Col = 3897 
Wasted_Row = 653 
Idle = 23793 

BW Util Bottlenecks: 
RCDc_limit = 3066 
RCDWRc_limit = 1599 
WTRc_limit = 1605 
RTWc_limit = 8816 
CCDLc_limit = 3450 
rwq = 0 
CCDLc_limit_alone = 2524 
WTRc_limit_alone = 1455 
RTWc_limit_alone = 8040 

Commands details: 
total_CMD = 40423 
n_nop = 27498 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5048 
n_act = 1810 
n_pre = 1794 
n_ref = 0 
n_req = 8294 
total_req = 12080 

Dual Bus Interface Util: 
issued_total_row = 3604 
issued_total_col = 12080 
Row_Bus_Util =  0.089157 
CoL_Bus_Util = 0.298840 
Either_Row_CoL_Bus_Util = 0.319744 
Issued_on_Two_Bus_Simul_Util = 0.068253 
issued_two_Eff = 0.213462 
queue_avg = 15.370680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3707
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27396 n_act=1804 n_pre=1788 n_ref_event=0 n_req=8303 n_rd=7028 n_rd_L2_A=0 n_write=0 n_wr_bk=5100 bw_util=0.3
n_activity=17347 dram_eff=0.6991
bk0: 448a 32027i bk1: 448a 32920i bk2: 448a 32809i bk3: 448a 32218i bk4: 448a 31814i bk5: 448a 32229i bk6: 448a 33226i bk7: 448a 32199i bk8: 448a 32315i bk9: 448a 32658i bk10: 448a 31724i bk11: 448a 32107i bk12: 448a 32476i bk13: 436a 32726i bk14: 384a 33165i bk15: 384a 32946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782729
Row_Buffer_Locality_read = 0.842914
Row_Buffer_Locality_write = 0.450980
Bank_Level_Parallism = 8.048943
Bank_Level_Parallism_Col = 6.213787
Bank_Level_Parallism_Ready = 3.419690
write_to_read_ratio_blp_rw_average = 0.487269
GrpLevelPara = 3.026614 

BW Util details:
bwutil = 0.300027 
total_CMD = 40423 
util_bw = 12128 
Wasted_Col = 3988 
Wasted_Row = 720 
Idle = 23587 

BW Util Bottlenecks: 
RCDc_limit = 3226 
RCDWRc_limit = 1417 
WTRc_limit = 1626 
RTWc_limit = 8066 
CCDLc_limit = 3384 
rwq = 0 
CCDLc_limit_alone = 2550 
WTRc_limit_alone = 1474 
RTWc_limit_alone = 7384 

Commands details: 
total_CMD = 40423 
n_nop = 27396 
Read = 7028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5100 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 8303 
total_req = 12128 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 12128 
Row_Bus_Util =  0.088860 
CoL_Bus_Util = 0.300027 
Either_Row_CoL_Bus_Util = 0.322267 
Issued_on_Two_Bus_Simul_Util = 0.066620 
issued_two_Eff = 0.206724 
queue_avg = 15.208767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2088
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27455 n_act=1783 n_pre=1767 n_ref_event=0 n_req=8303 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5084 bw_util=0.2997
n_activity=17059 dram_eff=0.7102
bk0: 448a 32673i bk1: 448a 33020i bk2: 448a 32072i bk3: 448a 32914i bk4: 448a 32190i bk5: 448a 32581i bk6: 448a 32523i bk7: 448a 32019i bk8: 448a 32204i bk9: 448a 32951i bk10: 448a 32372i bk11: 448a 32911i bk12: 448a 32764i bk13: 440a 32904i bk14: 384a 32973i bk15: 384a 33116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785258
Row_Buffer_Locality_read = 0.846985
Row_Buffer_Locality_write = 0.443745
Bank_Level_Parallism = 7.996389
Bank_Level_Parallism_Col = 6.124558
Bank_Level_Parallism_Ready = 3.369511
write_to_read_ratio_blp_rw_average = 0.482553
GrpLevelPara = 3.039942 

BW Util details:
bwutil = 0.299730 
total_CMD = 40423 
util_bw = 12116 
Wasted_Col = 3808 
Wasted_Row = 694 
Idle = 23805 

BW Util Bottlenecks: 
RCDc_limit = 2907 
RCDWRc_limit = 1512 
WTRc_limit = 1586 
RTWc_limit = 7393 
CCDLc_limit = 3193 
rwq = 0 
CCDLc_limit_alone = 2469 
WTRc_limit_alone = 1445 
RTWc_limit_alone = 6810 

Commands details: 
total_CMD = 40423 
n_nop = 27455 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5084 
n_act = 1783 
n_pre = 1767 
n_ref = 0 
n_req = 8303 
total_req = 12116 

Dual Bus Interface Util: 
issued_total_row = 3550 
issued_total_col = 12116 
Row_Bus_Util =  0.087821 
CoL_Bus_Util = 0.299730 
Either_Row_CoL_Bus_Util = 0.320807 
Issued_on_Two_Bus_Simul_Util = 0.066744 
issued_two_Eff = 0.208051 
queue_avg = 14.713183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7132
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 53835 -   mf: uid=2450000, sid4294967295:w4294967295, part=8, addr=0xc1846280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53735), 
Ready @ 53843 -   mf: uid=2450001, sid4294967295:w4294967295, part=8, addr=0xc1846200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (53743), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27516 n_act=1794 n_pre=1778 n_ref_event=0 n_req=8293 n_rd=7028 n_rd_L2_A=0 n_write=0 n_wr_bk=5060 bw_util=0.299
n_activity=16970 dram_eff=0.7123
bk0: 448a 32266i bk1: 448a 32849i bk2: 448a 32711i bk3: 448a 32631i bk4: 448a 31867i bk5: 448a 32621i bk6: 448a 32337i bk7: 448a 32188i bk8: 448a 32473i bk9: 448a 32447i bk10: 448a 32553i bk11: 448a 32469i bk12: 444a 32524i bk13: 440a 32680i bk14: 384a 33129i bk15: 384a 33166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783673
Row_Buffer_Locality_read = 0.845475
Row_Buffer_Locality_write = 0.440316
Bank_Level_Parallism = 8.125871
Bank_Level_Parallism_Col = 6.184250
Bank_Level_Parallism_Ready = 3.441512
write_to_read_ratio_blp_rw_average = 0.482443
GrpLevelPara = 3.046996 

BW Util details:
bwutil = 0.299038 
total_CMD = 40423 
util_bw = 12088 
Wasted_Col = 3787 
Wasted_Row = 634 
Idle = 23914 

BW Util Bottlenecks: 
RCDc_limit = 2894 
RCDWRc_limit = 1614 
WTRc_limit = 2045 
RTWc_limit = 7335 
CCDLc_limit = 3250 
rwq = 0 
CCDLc_limit_alone = 2359 
WTRc_limit_alone = 1821 
RTWc_limit_alone = 6668 

Commands details: 
total_CMD = 40423 
n_nop = 27516 
Read = 7028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5060 
n_act = 1794 
n_pre = 1778 
n_ref = 0 
n_req = 8293 
total_req = 12088 

Dual Bus Interface Util: 
issued_total_row = 3572 
issued_total_col = 12088 
Row_Bus_Util =  0.088366 
CoL_Bus_Util = 0.299038 
Either_Row_CoL_Bus_Util = 0.319298 
Issued_on_Two_Bus_Simul_Util = 0.068105 
issued_two_Eff = 0.213295 
queue_avg = 15.014298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0143
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27445 n_act=1790 n_pre=1775 n_ref_event=0 n_req=8309 n_rd=7028 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.3005
n_activity=17182 dram_eff=0.707
bk0: 448a 32415i bk1: 448a 32679i bk2: 448a 32170i bk3: 448a 31942i bk4: 448a 32648i bk5: 448a 32272i bk6: 448a 32201i bk7: 448a 32970i bk8: 448a 32817i bk9: 448a 31925i bk10: 448a 31948i bk11: 448a 33033i bk12: 444a 32709i bk13: 440a 33241i bk14: 384a 33218i bk15: 384a 32955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784451
Row_Buffer_Locality_read = 0.846329
Row_Buffer_Locality_write = 0.444965
Bank_Level_Parallism = 8.006038
Bank_Level_Parallism_Col = 6.130617
Bank_Level_Parallism_Ready = 3.399243
write_to_read_ratio_blp_rw_average = 0.489919
GrpLevelPara = 3.008387 

BW Util details:
bwutil = 0.300522 
total_CMD = 40423 
util_bw = 12148 
Wasted_Col = 3896 
Wasted_Row = 685 
Idle = 23694 

BW Util Bottlenecks: 
RCDc_limit = 2895 
RCDWRc_limit = 1629 
WTRc_limit = 2095 
RTWc_limit = 7524 
CCDLc_limit = 3272 
rwq = 0 
CCDLc_limit_alone = 2455 
WTRc_limit_alone = 1848 
RTWc_limit_alone = 6954 

Commands details: 
total_CMD = 40423 
n_nop = 27445 
Read = 7028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 1790 
n_pre = 1775 
n_ref = 0 
n_req = 8309 
total_req = 12148 

Dual Bus Interface Util: 
issued_total_row = 3565 
issued_total_col = 12148 
Row_Bus_Util =  0.088192 
CoL_Bus_Util = 0.300522 
Either_Row_CoL_Bus_Util = 0.321055 
Issued_on_Two_Bus_Simul_Util = 0.067659 
issued_two_Eff = 0.210741 
queue_avg = 15.285457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2855
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27380 n_act=1824 n_pre=1808 n_ref_event=0 n_req=8307 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5100 bw_util=0.3001
n_activity=17154 dram_eff=0.7072
bk0: 448a 32429i bk1: 448a 32671i bk2: 448a 32426i bk3: 448a 32606i bk4: 448a 32664i bk5: 448a 32524i bk6: 448a 32509i bk7: 448a 32510i bk8: 448a 31877i bk9: 448a 32728i bk10: 448a 32108i bk11: 448a 32426i bk12: 448a 32753i bk13: 440a 32368i bk14: 384a 32727i bk15: 384a 32973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780426
Row_Buffer_Locality_read = 0.844425
Row_Buffer_Locality_write = 0.427451
Bank_Level_Parallism = 8.091253
Bank_Level_Parallism_Col = 6.185194
Bank_Level_Parallism_Ready = 3.347016
write_to_read_ratio_blp_rw_average = 0.490954
GrpLevelPara = 3.058254 

BW Util details:
bwutil = 0.300126 
total_CMD = 40423 
util_bw = 12132 
Wasted_Col = 3845 
Wasted_Row = 680 
Idle = 23766 

BW Util Bottlenecks: 
RCDc_limit = 2967 
RCDWRc_limit = 1636 
WTRc_limit = 2079 
RTWc_limit = 8432 
CCDLc_limit = 3318 
rwq = 0 
CCDLc_limit_alone = 2434 
WTRc_limit_alone = 1847 
RTWc_limit_alone = 7780 

Commands details: 
total_CMD = 40423 
n_nop = 27380 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5100 
n_act = 1824 
n_pre = 1808 
n_ref = 0 
n_req = 8307 
total_req = 12132 

Dual Bus Interface Util: 
issued_total_row = 3632 
issued_total_col = 12132 
Row_Bus_Util =  0.089850 
CoL_Bus_Util = 0.300126 
Either_Row_CoL_Bus_Util = 0.322663 
Issued_on_Two_Bus_Simul_Util = 0.067313 
issued_two_Eff = 0.208618 
queue_avg = 14.990575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9906
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27409 n_act=1809 n_pre=1793 n_ref_event=0 n_req=8307 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5100 bw_util=0.3001
n_activity=17223 dram_eff=0.7044
bk0: 448a 32626i bk1: 448a 33336i bk2: 448a 32186i bk3: 448a 32159i bk4: 448a 31982i bk5: 448a 32539i bk6: 448a 32859i bk7: 448a 32352i bk8: 448a 32826i bk9: 448a 32770i bk10: 448a 31919i bk11: 448a 32732i bk12: 448a 32167i bk13: 440a 32151i bk14: 384a 32512i bk15: 384a 32979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782232
Row_Buffer_Locality_read = 0.844425
Row_Buffer_Locality_write = 0.439216
Bank_Level_Parallism = 7.993604
Bank_Level_Parallism_Col = 6.143620
Bank_Level_Parallism_Ready = 3.468513
write_to_read_ratio_blp_rw_average = 0.485721
GrpLevelPara = 3.050774 

BW Util details:
bwutil = 0.300126 
total_CMD = 40423 
util_bw = 12132 
Wasted_Col = 4030 
Wasted_Row = 724 
Idle = 23537 

BW Util Bottlenecks: 
RCDc_limit = 3166 
RCDWRc_limit = 1661 
WTRc_limit = 1869 
RTWc_limit = 8031 
CCDLc_limit = 3340 
rwq = 0 
CCDLc_limit_alone = 2529 
WTRc_limit_alone = 1703 
RTWc_limit_alone = 7386 

Commands details: 
total_CMD = 40423 
n_nop = 27409 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5100 
n_act = 1809 
n_pre = 1793 
n_ref = 0 
n_req = 8307 
total_req = 12132 

Dual Bus Interface Util: 
issued_total_row = 3602 
issued_total_col = 12132 
Row_Bus_Util =  0.089108 
CoL_Bus_Util = 0.300126 
Either_Row_CoL_Bus_Util = 0.321945 
Issued_on_Two_Bus_Simul_Util = 0.067288 
issued_two_Eff = 0.209006 
queue_avg = 15.531356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5314
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27361 n_act=1827 n_pre=1811 n_ref_event=0 n_req=8302 n_rd=7028 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.2999
n_activity=17163 dram_eff=0.7064
bk0: 448a 31898i bk1: 448a 32515i bk2: 448a 32930i bk3: 448a 32316i bk4: 448a 32805i bk5: 448a 32658i bk6: 448a 32098i bk7: 448a 31818i bk8: 448a 32293i bk9: 448a 32433i bk10: 448a 31915i bk11: 448a 32640i bk12: 444a 32103i bk13: 440a 32733i bk14: 384a 32355i bk15: 384a 33132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779933
Row_Buffer_Locality_read = 0.842487
Row_Buffer_Locality_write = 0.434851
Bank_Level_Parallism = 8.147874
Bank_Level_Parallism_Col = 6.227525
Bank_Level_Parallism_Ready = 3.450346
write_to_read_ratio_blp_rw_average = 0.493677
GrpLevelPara = 3.072593 

BW Util details:
bwutil = 0.299928 
total_CMD = 40423 
util_bw = 12124 
Wasted_Col = 3951 
Wasted_Row = 669 
Idle = 23679 

BW Util Bottlenecks: 
RCDc_limit = 3301 
RCDWRc_limit = 1643 
WTRc_limit = 1606 
RTWc_limit = 8969 
CCDLc_limit = 3375 
rwq = 0 
CCDLc_limit_alone = 2496 
WTRc_limit_alone = 1440 
RTWc_limit_alone = 8256 

Commands details: 
total_CMD = 40423 
n_nop = 27361 
Read = 7028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 1827 
n_pre = 1811 
n_ref = 0 
n_req = 8302 
total_req = 12124 

Dual Bus Interface Util: 
issued_total_row = 3638 
issued_total_col = 12124 
Row_Bus_Util =  0.089998 
CoL_Bus_Util = 0.299928 
Either_Row_CoL_Bus_Util = 0.323133 
Issued_on_Two_Bus_Simul_Util = 0.066794 
issued_two_Eff = 0.206706 
queue_avg = 15.530836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5308
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27396 n_act=1822 n_pre=1806 n_ref_event=0 n_req=8307 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5100 bw_util=0.3001
n_activity=17239 dram_eff=0.7038
bk0: 448a 32040i bk1: 448a 32933i bk2: 448a 33226i bk3: 448a 32581i bk4: 448a 32280i bk5: 448a 32749i bk6: 448a 32189i bk7: 448a 31977i bk8: 448a 32327i bk9: 448a 32982i bk10: 448a 31895i bk11: 448a 32187i bk12: 448a 32290i bk13: 440a 31837i bk14: 384a 32655i bk15: 384a 33749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780667
Row_Buffer_Locality_read = 0.841866
Row_Buffer_Locality_write = 0.443137
Bank_Level_Parallism = 8.048225
Bank_Level_Parallism_Col = 6.110101
Bank_Level_Parallism_Ready = 3.429855
write_to_read_ratio_blp_rw_average = 0.478567
GrpLevelPara = 3.025917 

BW Util details:
bwutil = 0.300126 
total_CMD = 40423 
util_bw = 12132 
Wasted_Col = 4104 
Wasted_Row = 560 
Idle = 23627 

BW Util Bottlenecks: 
RCDc_limit = 3266 
RCDWRc_limit = 1591 
WTRc_limit = 2070 
RTWc_limit = 7992 
CCDLc_limit = 3287 
rwq = 0 
CCDLc_limit_alone = 2466 
WTRc_limit_alone = 1852 
RTWc_limit_alone = 7389 

Commands details: 
total_CMD = 40423 
n_nop = 27396 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5100 
n_act = 1822 
n_pre = 1806 
n_ref = 0 
n_req = 8307 
total_req = 12132 

Dual Bus Interface Util: 
issued_total_row = 3628 
issued_total_col = 12132 
Row_Bus_Util =  0.089751 
CoL_Bus_Util = 0.300126 
Either_Row_CoL_Bus_Util = 0.322267 
Issued_on_Two_Bus_Simul_Util = 0.067610 
issued_two_Eff = 0.209795 
queue_avg = 15.425649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4256
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27451 n_act=1820 n_pre=1804 n_ref_event=0 n_req=8291 n_rd=7020 n_rd_L2_A=0 n_write=0 n_wr_bk=5084 bw_util=0.2994
n_activity=17042 dram_eff=0.7102
bk0: 448a 32395i bk1: 448a 33300i bk2: 448a 32360i bk3: 448a 32951i bk4: 448a 31614i bk5: 448a 33185i bk6: 448a 32799i bk7: 448a 32431i bk8: 448a 32216i bk9: 448a 32896i bk10: 448a 31832i bk11: 448a 32733i bk12: 436a 32293i bk13: 440a 32335i bk14: 384a 33079i bk15: 384a 33717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780485
Row_Buffer_Locality_read = 0.840741
Row_Buffer_Locality_write = 0.447679
Bank_Level_Parallism = 7.987201
Bank_Level_Parallism_Col = 6.028487
Bank_Level_Parallism_Ready = 3.335592
write_to_read_ratio_blp_rw_average = 0.477314
GrpLevelPara = 3.041135 

BW Util details:
bwutil = 0.299433 
total_CMD = 40423 
util_bw = 12104 
Wasted_Col = 3931 
Wasted_Row = 607 
Idle = 23781 

BW Util Bottlenecks: 
RCDc_limit = 3204 
RCDWRc_limit = 1488 
WTRc_limit = 2402 
RTWc_limit = 6897 
CCDLc_limit = 3319 
rwq = 0 
CCDLc_limit_alone = 2472 
WTRc_limit_alone = 2136 
RTWc_limit_alone = 6316 

Commands details: 
total_CMD = 40423 
n_nop = 27451 
Read = 7020 
Write = 0 
L2_Alloc = 0 
L2_WB = 5084 
n_act = 1820 
n_pre = 1804 
n_ref = 0 
n_req = 8291 
total_req = 12104 

Dual Bus Interface Util: 
issued_total_row = 3624 
issued_total_col = 12104 
Row_Bus_Util =  0.089652 
CoL_Bus_Util = 0.299433 
Either_Row_CoL_Bus_Util = 0.320906 
Issued_on_Two_Bus_Simul_Util = 0.068179 
issued_two_Eff = 0.212458 
queue_avg = 14.827746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8277
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27369 n_act=1816 n_pre=1800 n_ref_event=0 n_req=8305 n_rd=7024 n_rd_L2_A=0 n_write=0 n_wr_bk=5124 bw_util=0.3005
n_activity=17161 dram_eff=0.7079
bk0: 448a 32132i bk1: 448a 32363i bk2: 448a 33174i bk3: 448a 32574i bk4: 448a 32561i bk5: 448a 32733i bk6: 448a 31946i bk7: 448a 31369i bk8: 448a 32515i bk9: 448a 32991i bk10: 448a 31497i bk11: 448a 32010i bk12: 440a 32031i bk13: 440a 32130i bk14: 384a 32698i bk15: 384a 32692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781337
Row_Buffer_Locality_read = 0.843394
Row_Buffer_Locality_write = 0.441062
Bank_Level_Parallism = 8.224711
Bank_Level_Parallism_Col = 6.291367
Bank_Level_Parallism_Ready = 3.493085
write_to_read_ratio_blp_rw_average = 0.495674
GrpLevelPara = 3.084141 

BW Util details:
bwutil = 0.300522 
total_CMD = 40423 
util_bw = 12148 
Wasted_Col = 3921 
Wasted_Row = 668 
Idle = 23686 

BW Util Bottlenecks: 
RCDc_limit = 3007 
RCDWRc_limit = 1766 
WTRc_limit = 1966 
RTWc_limit = 8574 
CCDLc_limit = 3419 
rwq = 0 
CCDLc_limit_alone = 2430 
WTRc_limit_alone = 1720 
RTWc_limit_alone = 7831 

Commands details: 
total_CMD = 40423 
n_nop = 27369 
Read = 7024 
Write = 0 
L2_Alloc = 0 
L2_WB = 5124 
n_act = 1816 
n_pre = 1800 
n_ref = 0 
n_req = 8305 
total_req = 12148 

Dual Bus Interface Util: 
issued_total_row = 3616 
issued_total_col = 12148 
Row_Bus_Util =  0.089454 
CoL_Bus_Util = 0.300522 
Either_Row_CoL_Bus_Util = 0.322935 
Issued_on_Two_Bus_Simul_Util = 0.067041 
issued_two_Eff = 0.207599 
queue_avg = 15.910793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9108
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27468 n_act=1812 n_pre=1796 n_ref_event=0 n_req=8300 n_rd=7024 n_rd_L2_A=0 n_write=0 n_wr_bk=5100 bw_util=0.2999
n_activity=16788 dram_eff=0.7222
bk0: 448a 32541i bk1: 448a 32304i bk2: 448a 32484i bk3: 448a 32796i bk4: 448a 32546i bk5: 448a 32723i bk6: 448a 32255i bk7: 448a 32233i bk8: 448a 32354i bk9: 448a 32027i bk10: 448a 32193i bk11: 448a 32017i bk12: 440a 32483i bk13: 440a 32807i bk14: 384a 32188i bk15: 384a 32606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781660
Row_Buffer_Locality_read = 0.841970
Row_Buffer_Locality_write = 0.449412
Bank_Level_Parallism = 8.325811
Bank_Level_Parallism_Col = 6.385300
Bank_Level_Parallism_Ready = 3.489937
write_to_read_ratio_blp_rw_average = 0.485166
GrpLevelPara = 3.104209 

BW Util details:
bwutil = 0.299928 
total_CMD = 40423 
util_bw = 12124 
Wasted_Col = 3669 
Wasted_Row = 603 
Idle = 24027 

BW Util Bottlenecks: 
RCDc_limit = 2845 
RCDWRc_limit = 1572 
WTRc_limit = 2097 
RTWc_limit = 7551 
CCDLc_limit = 3288 
rwq = 0 
CCDLc_limit_alone = 2400 
WTRc_limit_alone = 1829 
RTWc_limit_alone = 6931 

Commands details: 
total_CMD = 40423 
n_nop = 27468 
Read = 7024 
Write = 0 
L2_Alloc = 0 
L2_WB = 5100 
n_act = 1812 
n_pre = 1796 
n_ref = 0 
n_req = 8300 
total_req = 12124 

Dual Bus Interface Util: 
issued_total_row = 3608 
issued_total_col = 12124 
Row_Bus_Util =  0.089256 
CoL_Bus_Util = 0.299928 
Either_Row_CoL_Bus_Util = 0.320486 
Issued_on_Two_Bus_Simul_Util = 0.068699 
issued_two_Eff = 0.214357 
queue_avg = 15.105633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1056
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27460 n_act=1809 n_pre=1793 n_ref_event=0 n_req=8306 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.3
n_activity=16817 dram_eff=0.7212
bk0: 448a 32398i bk1: 448a 32969i bk2: 448a 32346i bk3: 448a 32724i bk4: 448a 32610i bk5: 448a 31994i bk6: 448a 31869i bk7: 448a 32663i bk8: 448a 32440i bk9: 448a 32340i bk10: 448a 32229i bk11: 448a 32654i bk12: 448a 32438i bk13: 440a 32595i bk14: 384a 33408i bk15: 384a 33130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782206
Row_Buffer_Locality_read = 0.842861
Row_Buffer_Locality_write = 0.447410
Bank_Level_Parallism = 8.192007
Bank_Level_Parallism_Col = 6.253692
Bank_Level_Parallism_Ready = 3.410290
write_to_read_ratio_blp_rw_average = 0.488224
GrpLevelPara = 3.078559 

BW Util details:
bwutil = 0.300027 
total_CMD = 40423 
util_bw = 12128 
Wasted_Col = 3647 
Wasted_Row = 615 
Idle = 24033 

BW Util Bottlenecks: 
RCDc_limit = 2903 
RCDWRc_limit = 1591 
WTRc_limit = 2021 
RTWc_limit = 7615 
CCDLc_limit = 3053 
rwq = 0 
CCDLc_limit_alone = 2232 
WTRc_limit_alone = 1817 
RTWc_limit_alone = 6998 

Commands details: 
total_CMD = 40423 
n_nop = 27460 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 1809 
n_pre = 1793 
n_ref = 0 
n_req = 8306 
total_req = 12128 

Dual Bus Interface Util: 
issued_total_row = 3602 
issued_total_col = 12128 
Row_Bus_Util =  0.089108 
CoL_Bus_Util = 0.300027 
Either_Row_CoL_Bus_Util = 0.320684 
Issued_on_Two_Bus_Simul_Util = 0.068451 
issued_two_Eff = 0.213454 
queue_avg = 15.196300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1963
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27485 n_act=1764 n_pre=1748 n_ref_event=0 n_req=8294 n_rd=7024 n_rd_L2_A=0 n_write=0 n_wr_bk=5080 bw_util=0.2994
n_activity=16959 dram_eff=0.7137
bk0: 448a 32403i bk1: 448a 32656i bk2: 448a 32423i bk3: 448a 32960i bk4: 448a 32284i bk5: 448a 32275i bk6: 448a 32389i bk7: 448a 33024i bk8: 448a 32186i bk9: 448a 32559i bk10: 448a 32653i bk11: 448a 32327i bk12: 444a 32813i bk13: 436a 32015i bk14: 384a 33008i bk15: 384a 32999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787316
Row_Buffer_Locality_read = 0.844818
Row_Buffer_Locality_write = 0.469291
Bank_Level_Parallism = 8.128023
Bank_Level_Parallism_Col = 6.217468
Bank_Level_Parallism_Ready = 3.455056
write_to_read_ratio_blp_rw_average = 0.487935
GrpLevelPara = 3.080229 

BW Util details:
bwutil = 0.299433 
total_CMD = 40423 
util_bw = 12104 
Wasted_Col = 3851 
Wasted_Row = 542 
Idle = 23926 

BW Util Bottlenecks: 
RCDc_limit = 3084 
RCDWRc_limit = 1532 
WTRc_limit = 1961 
RTWc_limit = 7761 
CCDLc_limit = 3305 
rwq = 0 
CCDLc_limit_alone = 2500 
WTRc_limit_alone = 1736 
RTWc_limit_alone = 7181 

Commands details: 
total_CMD = 40423 
n_nop = 27485 
Read = 7024 
Write = 0 
L2_Alloc = 0 
L2_WB = 5080 
n_act = 1764 
n_pre = 1748 
n_ref = 0 
n_req = 8294 
total_req = 12104 

Dual Bus Interface Util: 
issued_total_row = 3512 
issued_total_col = 12104 
Row_Bus_Util =  0.086881 
CoL_Bus_Util = 0.299433 
Either_Row_CoL_Bus_Util = 0.320065 
Issued_on_Two_Bus_Simul_Util = 0.066249 
issued_two_Eff = 0.206987 
queue_avg = 15.073647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0736
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27473 n_act=1771 n_pre=1755 n_ref_event=0 n_req=8287 n_rd=7024 n_rd_L2_A=0 n_write=0 n_wr_bk=5051 bw_util=0.2987
n_activity=16925 dram_eff=0.7134
bk0: 448a 32572i bk1: 448a 32553i bk2: 448a 32079i bk3: 448a 32656i bk4: 448a 32054i bk5: 448a 32367i bk6: 448a 32695i bk7: 448a 32332i bk8: 448a 32993i bk9: 448a 33220i bk10: 448a 31578i bk11: 448a 32186i bk12: 440a 32775i bk13: 440a 32523i bk14: 384a 32451i bk15: 384a 32919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786292
Row_Buffer_Locality_read = 0.846669
Row_Buffer_Locality_write = 0.450515
Bank_Level_Parallism = 8.185955
Bank_Level_Parallism_Col = 6.294658
Bank_Level_Parallism_Ready = 3.540124
write_to_read_ratio_blp_rw_average = 0.471938
GrpLevelPara = 3.074710 

BW Util details:
bwutil = 0.298716 
total_CMD = 40423 
util_bw = 12075 
Wasted_Col = 3768 
Wasted_Row = 661 
Idle = 23919 

BW Util Bottlenecks: 
RCDc_limit = 3101 
RCDWRc_limit = 1542 
WTRc_limit = 2228 
RTWc_limit = 6853 
CCDLc_limit = 3314 
rwq = 0 
CCDLc_limit_alone = 2466 
WTRc_limit_alone = 1985 
RTWc_limit_alone = 6248 

Commands details: 
total_CMD = 40423 
n_nop = 27473 
Read = 7024 
Write = 0 
L2_Alloc = 0 
L2_WB = 5051 
n_act = 1771 
n_pre = 1755 
n_ref = 0 
n_req = 8287 
total_req = 12075 

Dual Bus Interface Util: 
issued_total_row = 3526 
issued_total_col = 12075 
Row_Bus_Util =  0.087228 
CoL_Bus_Util = 0.298716 
Either_Row_CoL_Bus_Util = 0.320362 
Issued_on_Two_Bus_Simul_Util = 0.065581 
issued_two_Eff = 0.204710 
queue_avg = 15.158598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1586
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27433 n_act=1837 n_pre=1821 n_ref_event=0 n_req=8299 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5068 bw_util=0.2993
n_activity=17232 dram_eff=0.7022
bk0: 448a 32323i bk1: 448a 32940i bk2: 448a 32235i bk3: 448a 32991i bk4: 448a 32241i bk5: 448a 31880i bk6: 448a 32129i bk7: 448a 32089i bk8: 448a 32073i bk9: 448a 33255i bk10: 448a 31793i bk11: 448a 32244i bk12: 448a 32439i bk13: 440a 32828i bk14: 384a 33023i bk15: 384a 33099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778648
Row_Buffer_Locality_read = 0.842435
Row_Buffer_Locality_write = 0.424625
Bank_Level_Parallism = 8.056911
Bank_Level_Parallism_Col = 6.156995
Bank_Level_Parallism_Ready = 3.412066
write_to_read_ratio_blp_rw_average = 0.484454
GrpLevelPara = 3.046861 

BW Util details:
bwutil = 0.299335 
total_CMD = 40423 
util_bw = 12100 
Wasted_Col = 4001 
Wasted_Row = 715 
Idle = 23607 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 1687 
WTRc_limit = 1900 
RTWc_limit = 7673 
CCDLc_limit = 3181 
rwq = 0 
CCDLc_limit_alone = 2342 
WTRc_limit_alone = 1690 
RTWc_limit_alone = 7044 

Commands details: 
total_CMD = 40423 
n_nop = 27433 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5068 
n_act = 1837 
n_pre = 1821 
n_ref = 0 
n_req = 8299 
total_req = 12100 

Dual Bus Interface Util: 
issued_total_row = 3658 
issued_total_col = 12100 
Row_Bus_Util =  0.090493 
CoL_Bus_Util = 0.299335 
Either_Row_CoL_Bus_Util = 0.321352 
Issued_on_Two_Bus_Simul_Util = 0.068476 
issued_two_Eff = 0.213087 
queue_avg = 15.239146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2391
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27441 n_act=1797 n_pre=1781 n_ref_event=0 n_req=8294 n_rd=7020 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.2997
n_activity=16957 dram_eff=0.7145
bk0: 448a 31548i bk1: 448a 32530i bk2: 448a 31913i bk3: 448a 32000i bk4: 448a 31995i bk5: 448a 32527i bk6: 448a 32295i bk7: 448a 32560i bk8: 448a 31697i bk9: 448a 32853i bk10: 448a 32051i bk11: 448a 32166i bk12: 436a 32591i bk13: 440a 32353i bk14: 384a 32611i bk15: 384a 32763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783337
Row_Buffer_Locality_read = 0.843305
Row_Buffer_Locality_write = 0.452904
Bank_Level_Parallism = 8.367077
Bank_Level_Parallism_Col = 6.462101
Bank_Level_Parallism_Ready = 3.698910
write_to_read_ratio_blp_rw_average = 0.489539
GrpLevelPara = 3.081221 

BW Util details:
bwutil = 0.299730 
total_CMD = 40423 
util_bw = 12116 
Wasted_Col = 3801 
Wasted_Row = 649 
Idle = 23857 

BW Util Bottlenecks: 
RCDc_limit = 3027 
RCDWRc_limit = 1639 
WTRc_limit = 1722 
RTWc_limit = 7956 
CCDLc_limit = 3061 
rwq = 0 
CCDLc_limit_alone = 2353 
WTRc_limit_alone = 1568 
RTWc_limit_alone = 7402 

Commands details: 
total_CMD = 40423 
n_nop = 27441 
Read = 7020 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 1797 
n_pre = 1781 
n_ref = 0 
n_req = 8294 
total_req = 12116 

Dual Bus Interface Util: 
issued_total_row = 3578 
issued_total_col = 12116 
Row_Bus_Util =  0.088514 
CoL_Bus_Util = 0.299730 
Either_Row_CoL_Bus_Util = 0.321154 
Issued_on_Two_Bus_Simul_Util = 0.067091 
issued_two_Eff = 0.208905 
queue_avg = 15.848477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8485
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27432 n_act=1787 n_pre=1771 n_ref_event=0 n_req=8309 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5108 bw_util=0.3003
n_activity=17066 dram_eff=0.7114
bk0: 448a 32043i bk1: 448a 32898i bk2: 448a 32500i bk3: 448a 32755i bk4: 448a 31989i bk5: 448a 32185i bk6: 448a 31928i bk7: 448a 32104i bk8: 448a 31652i bk9: 448a 31992i bk10: 448a 32114i bk11: 448a 31775i bk12: 448a 32302i bk13: 440a 32430i bk14: 384a 32411i bk15: 384a 33092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784932
Row_Buffer_Locality_read = 0.847412
Row_Buffer_Locality_write = 0.440877
Bank_Level_Parallism = 8.348780
Bank_Level_Parallism_Col = 6.392773
Bank_Level_Parallism_Ready = 3.556837
write_to_read_ratio_blp_rw_average = 0.493050
GrpLevelPara = 3.043191 

BW Util details:
bwutil = 0.300324 
total_CMD = 40423 
util_bw = 12140 
Wasted_Col = 3943 
Wasted_Row = 555 
Idle = 23785 

BW Util Bottlenecks: 
RCDc_limit = 3051 
RCDWRc_limit = 1566 
WTRc_limit = 1879 
RTWc_limit = 8663 
CCDLc_limit = 3523 
rwq = 0 
CCDLc_limit_alone = 2622 
WTRc_limit_alone = 1680 
RTWc_limit_alone = 7961 

Commands details: 
total_CMD = 40423 
n_nop = 27432 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5108 
n_act = 1787 
n_pre = 1771 
n_ref = 0 
n_req = 8309 
total_req = 12140 

Dual Bus Interface Util: 
issued_total_row = 3558 
issued_total_col = 12140 
Row_Bus_Util =  0.088019 
CoL_Bus_Util = 0.300324 
Either_Row_CoL_Bus_Util = 0.321376 
Issued_on_Two_Bus_Simul_Util = 0.066967 
issued_two_Eff = 0.208375 
queue_avg = 15.804295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8043
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27418 n_act=1763 n_pre=1747 n_ref_event=0 n_req=8309 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5108 bw_util=0.3003
n_activity=16969 dram_eff=0.7154
bk0: 448a 32133i bk1: 448a 32640i bk2: 448a 32591i bk3: 448a 32689i bk4: 448a 32681i bk5: 448a 32268i bk6: 448a 33299i bk7: 448a 32227i bk8: 448a 32259i bk9: 448a 32235i bk10: 448a 31815i bk11: 448a 31857i bk12: 448a 32799i bk13: 440a 32885i bk14: 384a 32332i bk15: 384a 33573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787820
Row_Buffer_Locality_read = 0.849403
Row_Buffer_Locality_write = 0.448708
Bank_Level_Parallism = 8.115721
Bank_Level_Parallism_Col = 6.291753
Bank_Level_Parallism_Ready = 3.513509
write_to_read_ratio_blp_rw_average = 0.494845
GrpLevelPara = 3.098824 

BW Util details:
bwutil = 0.300324 
total_CMD = 40423 
util_bw = 12140 
Wasted_Col = 3826 
Wasted_Row = 643 
Idle = 23814 

BW Util Bottlenecks: 
RCDc_limit = 2981 
RCDWRc_limit = 1539 
WTRc_limit = 1861 
RTWc_limit = 7879 
CCDLc_limit = 3246 
rwq = 0 
CCDLc_limit_alone = 2356 
WTRc_limit_alone = 1675 
RTWc_limit_alone = 7175 

Commands details: 
total_CMD = 40423 
n_nop = 27418 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5108 
n_act = 1763 
n_pre = 1747 
n_ref = 0 
n_req = 8309 
total_req = 12140 

Dual Bus Interface Util: 
issued_total_row = 3510 
issued_total_col = 12140 
Row_Bus_Util =  0.086832 
CoL_Bus_Util = 0.300324 
Either_Row_CoL_Bus_Util = 0.321723 
Issued_on_Two_Bus_Simul_Util = 0.065433 
issued_two_Eff = 0.203383 
queue_avg = 15.613512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6135
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27447 n_act=1805 n_pre=1789 n_ref_event=0 n_req=8309 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5108 bw_util=0.3003
n_activity=16906 dram_eff=0.7181
bk0: 448a 32050i bk1: 448a 32203i bk2: 448a 32239i bk3: 448a 32300i bk4: 448a 33039i bk5: 448a 32407i bk6: 448a 32721i bk7: 448a 32745i bk8: 448a 32452i bk9: 448a 32449i bk10: 448a 31867i bk11: 448a 32393i bk12: 448a 31754i bk13: 440a 31868i bk14: 384a 32112i bk15: 384a 32018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782766
Row_Buffer_Locality_read = 0.843430
Row_Buffer_Locality_write = 0.448708
Bank_Level_Parallism = 8.364141
Bank_Level_Parallism_Col = 6.468446
Bank_Level_Parallism_Ready = 3.563262
write_to_read_ratio_blp_rw_average = 0.492179
GrpLevelPara = 3.119641 

BW Util details:
bwutil = 0.300324 
total_CMD = 40423 
util_bw = 12140 
Wasted_Col = 3741 
Wasted_Row = 673 
Idle = 23869 

BW Util Bottlenecks: 
RCDc_limit = 2987 
RCDWRc_limit = 1554 
WTRc_limit = 2099 
RTWc_limit = 8018 
CCDLc_limit = 3146 
rwq = 0 
CCDLc_limit_alone = 2338 
WTRc_limit_alone = 1916 
RTWc_limit_alone = 7393 

Commands details: 
total_CMD = 40423 
n_nop = 27447 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5108 
n_act = 1805 
n_pre = 1789 
n_ref = 0 
n_req = 8309 
total_req = 12140 

Dual Bus Interface Util: 
issued_total_row = 3594 
issued_total_col = 12140 
Row_Bus_Util =  0.088910 
CoL_Bus_Util = 0.300324 
Either_Row_CoL_Bus_Util = 0.321005 
Issued_on_Two_Bus_Simul_Util = 0.068228 
issued_two_Eff = 0.212546 
queue_avg = 15.453084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4531
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27480 n_act=1796 n_pre=1780 n_ref_event=0 n_req=8297 n_rd=7028 n_rd_L2_A=0 n_write=0 n_wr_bk=5076 bw_util=0.2994
n_activity=17056 dram_eff=0.7097
bk0: 448a 32544i bk1: 448a 32799i bk2: 448a 32680i bk3: 448a 32486i bk4: 448a 32324i bk5: 448a 32668i bk6: 448a 32291i bk7: 448a 32862i bk8: 448a 32867i bk9: 448a 33342i bk10: 448a 32230i bk11: 448a 32857i bk12: 444a 32074i bk13: 440a 32686i bk14: 384a 32694i bk15: 384a 33352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783536
Row_Buffer_Locality_read = 0.843768
Row_Buffer_Locality_write = 0.449961
Bank_Level_Parallism = 7.995468
Bank_Level_Parallism_Col = 6.127792
Bank_Level_Parallism_Ready = 3.312541
write_to_read_ratio_blp_rw_average = 0.490009
GrpLevelPara = 3.049873 

BW Util details:
bwutil = 0.299433 
total_CMD = 40423 
util_bw = 12104 
Wasted_Col = 3724 
Wasted_Row = 720 
Idle = 23875 

BW Util Bottlenecks: 
RCDc_limit = 2823 
RCDWRc_limit = 1525 
WTRc_limit = 1730 
RTWc_limit = 7878 
CCDLc_limit = 3133 
rwq = 0 
CCDLc_limit_alone = 2313 
WTRc_limit_alone = 1574 
RTWc_limit_alone = 7214 

Commands details: 
total_CMD = 40423 
n_nop = 27480 
Read = 7028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5076 
n_act = 1796 
n_pre = 1780 
n_ref = 0 
n_req = 8297 
total_req = 12104 

Dual Bus Interface Util: 
issued_total_row = 3576 
issued_total_col = 12104 
Row_Bus_Util =  0.088464 
CoL_Bus_Util = 0.299433 
Either_Row_CoL_Bus_Util = 0.320189 
Issued_on_Two_Bus_Simul_Util = 0.067709 
issued_two_Eff = 0.211466 
queue_avg = 14.810108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8101
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27501 n_act=1790 n_pre=1774 n_ref_event=0 n_req=8293 n_rd=7028 n_rd_L2_A=0 n_write=0 n_wr_bk=5060 bw_util=0.299
n_activity=17157 dram_eff=0.7046
bk0: 448a 32142i bk1: 448a 32227i bk2: 448a 31884i bk3: 448a 32033i bk4: 448a 32344i bk5: 448a 32274i bk6: 448a 32017i bk7: 448a 32022i bk8: 448a 32857i bk9: 448a 32522i bk10: 448a 31829i bk11: 448a 32035i bk12: 444a 32282i bk13: 440a 32265i bk14: 384a 33095i bk15: 384a 33375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784155
Row_Buffer_Locality_read = 0.844479
Row_Buffer_Locality_write = 0.449012
Bank_Level_Parallism = 8.312210
Bank_Level_Parallism_Col = 6.453411
Bank_Level_Parallism_Ready = 3.680923
write_to_read_ratio_blp_rw_average = 0.492089
GrpLevelPara = 3.114208 

BW Util details:
bwutil = 0.299038 
total_CMD = 40423 
util_bw = 12088 
Wasted_Col = 3771 
Wasted_Row = 726 
Idle = 23838 

BW Util Bottlenecks: 
RCDc_limit = 2873 
RCDWRc_limit = 1585 
WTRc_limit = 1693 
RTWc_limit = 8029 
CCDLc_limit = 2864 
rwq = 0 
CCDLc_limit_alone = 2112 
WTRc_limit_alone = 1542 
RTWc_limit_alone = 7428 

Commands details: 
total_CMD = 40423 
n_nop = 27501 
Read = 7028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5060 
n_act = 1790 
n_pre = 1774 
n_ref = 0 
n_req = 8293 
total_req = 12088 

Dual Bus Interface Util: 
issued_total_row = 3564 
issued_total_col = 12088 
Row_Bus_Util =  0.088168 
CoL_Bus_Util = 0.299038 
Either_Row_CoL_Bus_Util = 0.319669 
Issued_on_Two_Bus_Simul_Util = 0.067536 
issued_two_Eff = 0.211268 
queue_avg = 15.503352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5034
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27412 n_act=1827 n_pre=1811 n_ref_event=0 n_req=8297 n_rd=7028 n_rd_L2_A=0 n_write=0 n_wr_bk=5076 bw_util=0.2994
n_activity=17312 dram_eff=0.6992
bk0: 448a 32238i bk1: 448a 32828i bk2: 448a 32124i bk3: 448a 31762i bk4: 448a 32367i bk5: 448a 33141i bk6: 448a 32627i bk7: 448a 32057i bk8: 448a 32588i bk9: 448a 32473i bk10: 448a 31590i bk11: 448a 32589i bk12: 444a 32236i bk13: 440a 32354i bk14: 384a 33078i bk15: 384a 33190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779800
Row_Buffer_Locality_read = 0.841776
Row_Buffer_Locality_write = 0.436564
Bank_Level_Parallism = 8.072209
Bank_Level_Parallism_Col = 6.122588
Bank_Level_Parallism_Ready = 3.355585
write_to_read_ratio_blp_rw_average = 0.490407
GrpLevelPara = 3.014164 

BW Util details:
bwutil = 0.299433 
total_CMD = 40423 
util_bw = 12104 
Wasted_Col = 4138 
Wasted_Row = 584 
Idle = 23597 

BW Util Bottlenecks: 
RCDc_limit = 3133 
RCDWRc_limit = 1643 
WTRc_limit = 1761 
RTWc_limit = 8185 
CCDLc_limit = 3575 
rwq = 0 
CCDLc_limit_alone = 2769 
WTRc_limit_alone = 1563 
RTWc_limit_alone = 7577 

Commands details: 
total_CMD = 40423 
n_nop = 27412 
Read = 7028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5076 
n_act = 1827 
n_pre = 1811 
n_ref = 0 
n_req = 8297 
total_req = 12104 

Dual Bus Interface Util: 
issued_total_row = 3638 
issued_total_col = 12104 
Row_Bus_Util =  0.089998 
CoL_Bus_Util = 0.299433 
Either_Row_CoL_Bus_Util = 0.321871 
Issued_on_Two_Bus_Simul_Util = 0.067561 
issued_two_Eff = 0.209899 
queue_avg = 15.283008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.283
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27440 n_act=1792 n_pre=1776 n_ref_event=0 n_req=8297 n_rd=7024 n_rd_L2_A=0 n_write=0 n_wr_bk=5092 bw_util=0.2997
n_activity=17077 dram_eff=0.7095
bk0: 448a 31571i bk1: 448a 32609i bk2: 448a 32270i bk3: 448a 31757i bk4: 448a 32586i bk5: 448a 32391i bk6: 448a 31939i bk7: 448a 32320i bk8: 448a 32401i bk9: 448a 32843i bk10: 448a 32208i bk11: 448a 31910i bk12: 444a 32028i bk13: 436a 32678i bk14: 384a 32696i bk15: 384a 32642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784018
Row_Buffer_Locality_read = 0.841543
Row_Buffer_Locality_write = 0.466614
Bank_Level_Parallism = 8.338321
Bank_Level_Parallism_Col = 6.398067
Bank_Level_Parallism_Ready = 3.578326
write_to_read_ratio_blp_rw_average = 0.485874
GrpLevelPara = 3.059314 

BW Util details:
bwutil = 0.299730 
total_CMD = 40423 
util_bw = 12116 
Wasted_Col = 3878 
Wasted_Row = 582 
Idle = 23847 

BW Util Bottlenecks: 
RCDc_limit = 3023 
RCDWRc_limit = 1503 
WTRc_limit = 2162 
RTWc_limit = 8316 
CCDLc_limit = 3408 
rwq = 0 
CCDLc_limit_alone = 2496 
WTRc_limit_alone = 1909 
RTWc_limit_alone = 7657 

Commands details: 
total_CMD = 40423 
n_nop = 27440 
Read = 7024 
Write = 0 
L2_Alloc = 0 
L2_WB = 5092 
n_act = 1792 
n_pre = 1776 
n_ref = 0 
n_req = 8297 
total_req = 12116 

Dual Bus Interface Util: 
issued_total_row = 3568 
issued_total_col = 12116 
Row_Bus_Util =  0.088267 
CoL_Bus_Util = 0.299730 
Either_Row_CoL_Bus_Util = 0.321179 
Issued_on_Two_Bus_Simul_Util = 0.066818 
issued_two_Eff = 0.208041 
queue_avg = 15.112857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1129
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27443 n_act=1791 n_pre=1775 n_ref_event=0 n_req=8303 n_rd=7028 n_rd_L2_A=0 n_write=0 n_wr_bk=5100 bw_util=0.3
n_activity=16941 dram_eff=0.7159
bk0: 448a 32594i bk1: 448a 32942i bk2: 448a 32671i bk3: 448a 32641i bk4: 448a 31816i bk5: 448a 32333i bk6: 448a 31415i bk7: 448a 31620i bk8: 448a 32700i bk9: 448a 32912i bk10: 448a 32245i bk11: 448a 33106i bk12: 444a 32016i bk13: 440a 32963i bk14: 384a 33309i bk15: 384a 33572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784295
Row_Buffer_Locality_read = 0.842772
Row_Buffer_Locality_write = 0.461961
Bank_Level_Parallism = 8.087737
Bank_Level_Parallism_Col = 6.214078
Bank_Level_Parallism_Ready = 3.379123
write_to_read_ratio_blp_rw_average = 0.478842
GrpLevelPara = 3.084366 

BW Util details:
bwutil = 0.300027 
total_CMD = 40423 
util_bw = 12128 
Wasted_Col = 3754 
Wasted_Row = 713 
Idle = 23828 

BW Util Bottlenecks: 
RCDc_limit = 3120 
RCDWRc_limit = 1481 
WTRc_limit = 2115 
RTWc_limit = 7369 
CCDLc_limit = 3263 
rwq = 0 
CCDLc_limit_alone = 2421 
WTRc_limit_alone = 1888 
RTWc_limit_alone = 6754 

Commands details: 
total_CMD = 40423 
n_nop = 27443 
Read = 7028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5100 
n_act = 1791 
n_pre = 1775 
n_ref = 0 
n_req = 8303 
total_req = 12128 

Dual Bus Interface Util: 
issued_total_row = 3566 
issued_total_col = 12128 
Row_Bus_Util =  0.088217 
CoL_Bus_Util = 0.300027 
Either_Row_CoL_Bus_Util = 0.321104 
Issued_on_Two_Bus_Simul_Util = 0.067140 
issued_two_Eff = 0.209091 
queue_avg = 15.299755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2998
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27470 n_act=1792 n_pre=1776 n_ref_event=0 n_req=8310 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5112 bw_util=0.3004
n_activity=17025 dram_eff=0.7133
bk0: 448a 32718i bk1: 448a 32528i bk2: 448a 32321i bk3: 448a 32777i bk4: 448a 32284i bk5: 448a 32809i bk6: 448a 32333i bk7: 448a 31967i bk8: 448a 33227i bk9: 448a 31911i bk10: 448a 31796i bk11: 448a 32318i bk12: 448a 32699i bk13: 440a 32658i bk14: 384a 33182i bk15: 384a 32959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784356
Row_Buffer_Locality_read = 0.843857
Row_Buffer_Locality_write = 0.456964
Bank_Level_Parallism = 8.100572
Bank_Level_Parallism_Col = 6.173432
Bank_Level_Parallism_Ready = 3.374259
write_to_read_ratio_blp_rw_average = 0.494911
GrpLevelPara = 3.087559 

BW Util details:
bwutil = 0.300423 
total_CMD = 40423 
util_bw = 12144 
Wasted_Col = 3925 
Wasted_Row = 546 
Idle = 23808 

BW Util Bottlenecks: 
RCDc_limit = 3008 
RCDWRc_limit = 1507 
WTRc_limit = 2106 
RTWc_limit = 9060 
CCDLc_limit = 3448 
rwq = 0 
CCDLc_limit_alone = 2499 
WTRc_limit_alone = 1872 
RTWc_limit_alone = 8345 

Commands details: 
total_CMD = 40423 
n_nop = 27470 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5112 
n_act = 1792 
n_pre = 1776 
n_ref = 0 
n_req = 8310 
total_req = 12144 

Dual Bus Interface Util: 
issued_total_row = 3568 
issued_total_col = 12144 
Row_Bus_Util =  0.088267 
CoL_Bus_Util = 0.300423 
Either_Row_CoL_Bus_Util = 0.320436 
Issued_on_Two_Bus_Simul_Util = 0.068253 
issued_two_Eff = 0.213001 
queue_avg = 15.714866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7149
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40423 n_nop=27481 n_act=1799 n_pre=1783 n_ref_event=0 n_req=8301 n_rd=7032 n_rd_L2_A=0 n_write=0 n_wr_bk=5076 bw_util=0.2995
n_activity=17046 dram_eff=0.7103
bk0: 448a 32414i bk1: 448a 32812i bk2: 448a 31563i bk3: 448a 32737i bk4: 448a 32749i bk5: 448a 32614i bk6: 448a 31835i bk7: 448a 32524i bk8: 448a 32165i bk9: 448a 32514i bk10: 448a 31208i bk11: 448a 32153i bk12: 448a 32506i bk13: 440a 32192i bk14: 384a 32868i bk15: 384a 32847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783279
Row_Buffer_Locality_read = 0.845848
Row_Buffer_Locality_write = 0.436564
Bank_Level_Parallism = 8.249339
Bank_Level_Parallism_Col = 6.312379
Bank_Level_Parallism_Ready = 3.358441
write_to_read_ratio_blp_rw_average = 0.505150
GrpLevelPara = 3.085757 

BW Util details:
bwutil = 0.299532 
total_CMD = 40423 
util_bw = 12108 
Wasted_Col = 3944 
Wasted_Row = 600 
Idle = 23771 

BW Util Bottlenecks: 
RCDc_limit = 2946 
RCDWRc_limit = 1625 
WTRc_limit = 2017 
RTWc_limit = 9316 
CCDLc_limit = 3509 
rwq = 0 
CCDLc_limit_alone = 2494 
WTRc_limit_alone = 1786 
RTWc_limit_alone = 8532 

Commands details: 
total_CMD = 40423 
n_nop = 27481 
Read = 7032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5076 
n_act = 1799 
n_pre = 1783 
n_ref = 0 
n_req = 8301 
total_req = 12108 

Dual Bus Interface Util: 
issued_total_row = 3582 
issued_total_col = 12108 
Row_Bus_Util =  0.088613 
CoL_Bus_Util = 0.299532 
Either_Row_CoL_Bus_Util = 0.320164 
Issued_on_Two_Bus_Simul_Util = 0.067981 
issued_two_Eff = 0.212332 
queue_avg = 15.407169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10416, Miss = 8124, Miss_rate = 0.780, Pending_hits = 56, Reservation_fails = 531
L2_cache_bank[1]: Access = 12724, Miss = 8148, Miss_rate = 0.640, Pending_hits = 94, Reservation_fails = 974
L2_cache_bank[2]: Access = 10404, Miss = 8124, Miss_rate = 0.781, Pending_hits = 45, Reservation_fails = 127
L2_cache_bank[3]: Access = 12720, Miss = 8148, Miss_rate = 0.641, Pending_hits = 132, Reservation_fails = 1319
L2_cache_bank[4]: Access = 10412, Miss = 8124, Miss_rate = 0.780, Pending_hits = 44, Reservation_fails = 461
L2_cache_bank[5]: Access = 12724, Miss = 8148, Miss_rate = 0.640, Pending_hits = 110, Reservation_fails = 707
L2_cache_bank[6]: Access = 10408, Miss = 8128, Miss_rate = 0.781, Pending_hits = 64, Reservation_fails = 632
L2_cache_bank[7]: Access = 12724, Miss = 8152, Miss_rate = 0.641, Pending_hits = 138, Reservation_fails = 1081
L2_cache_bank[8]: Access = 10408, Miss = 8128, Miss_rate = 0.781, Pending_hits = 84, Reservation_fails = 717
L2_cache_bank[9]: Access = 12720, Miss = 8152, Miss_rate = 0.641, Pending_hits = 121, Reservation_fails = 881
L2_cache_bank[10]: Access = 10416, Miss = 8128, Miss_rate = 0.780, Pending_hits = 76, Reservation_fails = 658
L2_cache_bank[11]: Access = 12716, Miss = 8152, Miss_rate = 0.641, Pending_hits = 122, Reservation_fails = 944
L2_cache_bank[12]: Access = 10408, Miss = 8128, Miss_rate = 0.781, Pending_hits = 56, Reservation_fails = 466
L2_cache_bank[13]: Access = 12716, Miss = 8148, Miss_rate = 0.641, Pending_hits = 117, Reservation_fails = 1097
L2_cache_bank[14]: Access = 10408, Miss = 8128, Miss_rate = 0.781, Pending_hits = 49, Reservation_fails = 502
L2_cache_bank[15]: Access = 12716, Miss = 8152, Miss_rate = 0.641, Pending_hits = 114, Reservation_fails = 1073
L2_cache_bank[16]: Access = 10408, Miss = 8124, Miss_rate = 0.781, Pending_hits = 56, Reservation_fails = 363
L2_cache_bank[17]: Access = 12712, Miss = 8152, Miss_rate = 0.641, Pending_hits = 169, Reservation_fails = 1298
L2_cache_bank[18]: Access = 10412, Miss = 8128, Miss_rate = 0.781, Pending_hits = 73, Reservation_fails = 475
L2_cache_bank[19]: Access = 12716, Miss = 8148, Miss_rate = 0.641, Pending_hits = 150, Reservation_fails = 1184
L2_cache_bank[20]: Access = 10408, Miss = 8128, Miss_rate = 0.781, Pending_hits = 64, Reservation_fails = 197
L2_cache_bank[21]: Access = 12716, Miss = 8152, Miss_rate = 0.641, Pending_hits = 157, Reservation_fails = 957
L2_cache_bank[22]: Access = 10408, Miss = 8128, Miss_rate = 0.781, Pending_hits = 61, Reservation_fails = 502
L2_cache_bank[23]: Access = 12716, Miss = 8152, Miss_rate = 0.641, Pending_hits = 153, Reservation_fails = 930
L2_cache_bank[24]: Access = 10412, Miss = 8124, Miss_rate = 0.780, Pending_hits = 64, Reservation_fails = 343
L2_cache_bank[25]: Access = 12720, Miss = 8152, Miss_rate = 0.641, Pending_hits = 150, Reservation_fails = 809
L2_cache_bank[26]: Access = 10412, Miss = 8128, Miss_rate = 0.781, Pending_hits = 72, Reservation_fails = 439
L2_cache_bank[27]: Access = 12724, Miss = 8152, Miss_rate = 0.641, Pending_hits = 164, Reservation_fails = 1058
L2_cache_bank[28]: Access = 10412, Miss = 8120, Miss_rate = 0.780, Pending_hits = 72, Reservation_fails = 642
L2_cache_bank[29]: Access = 12728, Miss = 8148, Miss_rate = 0.640, Pending_hits = 118, Reservation_fails = 505
L2_cache_bank[30]: Access = 10404, Miss = 8124, Miss_rate = 0.781, Pending_hits = 65, Reservation_fails = 347
L2_cache_bank[31]: Access = 12724, Miss = 8148, Miss_rate = 0.640, Pending_hits = 141, Reservation_fails = 897
L2_cache_bank[32]: Access = 10408, Miss = 8120, Miss_rate = 0.780, Pending_hits = 41, Reservation_fails = 546
L2_cache_bank[33]: Access = 12720, Miss = 8152, Miss_rate = 0.641, Pending_hits = 127, Reservation_fails = 648
L2_cache_bank[34]: Access = 10412, Miss = 8128, Miss_rate = 0.781, Pending_hits = 75, Reservation_fails = 786
L2_cache_bank[35]: Access = 12724, Miss = 8152, Miss_rate = 0.641, Pending_hits = 144, Reservation_fails = 1069
L2_cache_bank[36]: Access = 10416, Miss = 8124, Miss_rate = 0.780, Pending_hits = 53, Reservation_fails = 578
L2_cache_bank[37]: Access = 12712, Miss = 8148, Miss_rate = 0.641, Pending_hits = 139, Reservation_fails = 860
L2_cache_bank[38]: Access = 10412, Miss = 8124, Miss_rate = 0.780, Pending_hits = 51, Reservation_fails = 431
L2_cache_bank[39]: Access = 12716, Miss = 8148, Miss_rate = 0.641, Pending_hits = 112, Reservation_fails = 866
L2_cache_bank[40]: Access = 10412, Miss = 8128, Miss_rate = 0.781, Pending_hits = 59, Reservation_fails = 498
L2_cache_bank[41]: Access = 12712, Miss = 8152, Miss_rate = 0.641, Pending_hits = 132, Reservation_fails = 897
L2_cache_bank[42]: Access = 10408, Miss = 8124, Miss_rate = 0.781, Pending_hits = 56, Reservation_fails = 652
L2_cache_bank[43]: Access = 12716, Miss = 8144, Miss_rate = 0.640, Pending_hits = 118, Reservation_fails = 1128
L2_cache_bank[44]: Access = 10412, Miss = 8128, Miss_rate = 0.781, Pending_hits = 60, Reservation_fails = 623
L2_cache_bank[45]: Access = 12716, Miss = 8152, Miss_rate = 0.641, Pending_hits = 131, Reservation_fails = 901
L2_cache_bank[46]: Access = 10416, Miss = 8128, Miss_rate = 0.780, Pending_hits = 44, Reservation_fails = 462
L2_cache_bank[47]: Access = 12720, Miss = 8152, Miss_rate = 0.641, Pending_hits = 142, Reservation_fails = 1464
L2_cache_bank[48]: Access = 10412, Miss = 8128, Miss_rate = 0.781, Pending_hits = 80, Reservation_fails = 755
L2_cache_bank[49]: Access = 12712, Miss = 8152, Miss_rate = 0.641, Pending_hits = 148, Reservation_fails = 904
L2_cache_bank[50]: Access = 10408, Miss = 8128, Miss_rate = 0.781, Pending_hits = 92, Reservation_fails = 1322
L2_cache_bank[51]: Access = 12716, Miss = 8148, Miss_rate = 0.641, Pending_hits = 162, Reservation_fails = 1049
L2_cache_bank[52]: Access = 10412, Miss = 8124, Miss_rate = 0.780, Pending_hits = 59, Reservation_fails = 543
L2_cache_bank[53]: Access = 12716, Miss = 8152, Miss_rate = 0.641, Pending_hits = 168, Reservation_fails = 1460
L2_cache_bank[54]: Access = 10408, Miss = 8124, Miss_rate = 0.781, Pending_hits = 65, Reservation_fails = 126
L2_cache_bank[55]: Access = 12716, Miss = 8152, Miss_rate = 0.641, Pending_hits = 148, Reservation_fails = 1271
L2_cache_bank[56]: Access = 10412, Miss = 8128, Miss_rate = 0.781, Pending_hits = 92, Reservation_fails = 611
L2_cache_bank[57]: Access = 12724, Miss = 8144, Miss_rate = 0.640, Pending_hits = 144, Reservation_fails = 1085
L2_cache_bank[58]: Access = 10408, Miss = 8124, Miss_rate = 0.781, Pending_hits = 64, Reservation_fails = 315
L2_cache_bank[59]: Access = 12712, Miss = 8152, Miss_rate = 0.641, Pending_hits = 157, Reservation_fails = 1437
L2_cache_bank[60]: Access = 10412, Miss = 8128, Miss_rate = 0.781, Pending_hits = 76, Reservation_fails = 894
L2_cache_bank[61]: Access = 12708, Miss = 8152, Miss_rate = 0.641, Pending_hits = 154, Reservation_fails = 578
L2_cache_bank[62]: Access = 10416, Miss = 8128, Miss_rate = 0.780, Pending_hits = 83, Reservation_fails = 817
L2_cache_bank[63]: Access = 12708, Miss = 8152, Miss_rate = 0.641, Pending_hits = 136, Reservation_fails = 1099
L2_total_cache_accesses = 740104
L2_total_cache_misses = 520840
L2_total_cache_miss_rate = 0.7037
L2_total_cache_pending_hits = 6463
L2_total_cache_reservation_fails = 49791
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 212801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168678
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 444168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 34
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 49757
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.065
average_pipeline_duty_cycle=2831.133545
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1537632
	Total NON REG=239616
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545504
	Total NON REG=239616
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1549504
	Total NON REG=239616
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1539616
	Total NON REG=239616
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1542976
	Total NON REG=239616
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1541408
	Total NON REG=239616
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1546560
	Total NON REG=239616
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1541216
	Total NON REG=239616
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1547040
	Total NON REG=239616
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=770304
	Total NON REG=119808
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=772416
	Total NON REG=119808
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1538528
	Total NON REG=239616
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1539776
	Total NON REG=239616
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544192
	Total NON REG=239616
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1541632
	Total NON REG=239616
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544928
	Total NON REG=239616
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545088
	Total NON REG=239616
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1542688
	Total NON REG=239616
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545440
	Total NON REG=239616
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=772608
	Total NON REG=119808
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1543744
	Total NON REG=239616
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=773920
	Total NON REG=119808
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1540960
	Total NON REG=239616
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544608
	Total NON REG=239616
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1542752
	Total NON REG=239616
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1538880
	Total NON REG=239616
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=774080
	Total NON REG=119808
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1546176
	Total NON REG=239616
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544448
	Total NON REG=239616
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=773760
	Total NON REG=119808
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1542656
	Total NON REG=239616
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544224
	Total NON REG=239616
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1547584
	Total NON REG=239616
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1537696
	Total NON REG=239616
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1543488
	Total NON REG=239616
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=772960
	Total NON REG=119808
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1540800
	Total NON REG=239616
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545312
	Total NON REG=239616
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=773504
	Total NON REG=119808
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25344
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19648
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14536704
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=91648
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2927
	Total REG Reads=2142208
	Total REG Writes=1386208
	Total NON REG=238080
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544096
	Total NON REG=239616
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1542464
	Total NON REG=239616
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1540704
	Total NON REG=239616
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1548608
	Total NON REG=239616
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1542432
	Total NON REG=239616
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544224
	Total NON REG=239616
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=772448
	Total NON REG=119808
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1546432
	Total NON REG=239616
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545696
	Total NON REG=239616
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1547936
	Total NON REG=239616
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1540416
	Total NON REG=239616
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544256
	Total NON REG=239616
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544672
	Total NON REG=239616
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=772736
	Total NON REG=119808
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1540736
	Total NON REG=239616
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1541952
	Total NON REG=239616
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1536288
	Total NON REG=239616
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=774496
	Total NON REG=119808
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1546112
	Total NON REG=239616
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544448
	Total NON REG=239616
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1542240
	Total NON REG=239616
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1539392
	Total NON REG=239616
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1548448
	Total NON REG=239616
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=772192
	Total NON REG=119808
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545728
	Total NON REG=239616
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1548064
	Total NON REG=239616
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545024
	Total NON REG=239616
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=774432
	Total NON REG=119808
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545632
	Total NON REG=239616
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1547424
	Total NON REG=239616
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544896
	Total NON REG=239616
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=772224
	Total NON REG=119808
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=12648
	Total FP Deocded Instructions=2112
	Total INT Deocded Instructions=9800
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=7282688
	Total FP Acesses=24832
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=563968
	Total MEM Acesses=46592
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1456
	Total REG Reads=1071872
	Total REG Writes=774656
	Total NON REG=119808
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544448
	Total NON REG=239616
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544864
	Total NON REG=239616
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1548256
	Total NON REG=239616
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1547328
	Total NON REG=239616
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1538720
	Total NON REG=239616
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1544256
	Total NON REG=239616
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25296
	Total FP Deocded Instructions=4224
	Total INT Deocded Instructions=19600
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14565376
	Total FP Acesses=49664
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=1127936
	Total MEM Acesses=93184
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2912
	Total REG Reads=2143744
	Total REG Writes=1545952
	Total NON REG=239616


==========Power Metrics -- Memory==========
Total memory controller accesses: 224904
Total memory controller reads: 224904
Total memory controller writes: 0
!!!Total Shared memory access: 155904
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 504
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 444168
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 11573
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 295936
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 51280
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 444672
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 212801
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 6463
	Cache_stats[GLOBAL_ACC_R][MISS] = 56226
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 49791
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 168678
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 73984
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 444168
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

icnt_total_pkts_mem_to_simt=740104
icnt_total_pkts_simt_to_mem=740104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 740104
Req_Network_cycles = 53834
Req_Network_injected_packets_per_cycle =      13.7479 
Req_Network_conflicts_per_cycle =      14.2801
Req_Network_conflicts_per_cycle_util =      25.1960
Req_Bank_Level_Parallism =      24.2570
Req_Network_in_buffer_full_per_cycle =       1.3156
Req_Network_in_buffer_avg_util =      88.8145
Req_Network_out_buffer_full_per_cycle =       0.0091
Req_Network_out_buffer_avg_util =      10.8450

Reply_Network_injected_packets_num = 740104
Reply_Network_cycles = 53834
Reply_Network_injected_packets_per_cycle =       13.7479
Reply_Network_conflicts_per_cycle =       11.7789
Reply_Network_conflicts_per_cycle_util =      19.7504
Reply_Bank_Level_Parallism =      23.0519
Reply_Network_in_buffer_full_per_cycle =       0.0125
Reply_Network_in_buffer_avg_util =      14.4124
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1718
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 18 sec (378 sec)
gpgpu_simulation_rate = 148859 (inst/sec)
gpgpu_simulation_rate = 142 (cycle/sec)
gpgpu_silicon_slowdown = 7971830x
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
