ESPI:
  # Rename OFFSET variant to avoid name collision
  STATADDR:
    BASE:
      _replace_enum:
        OFFSET_FROM_0: [0, Is offset from 0 in host memory or I/O space]
        BASE1: [1, Uses BASE1 offset in host memory (see MAPBASE reg)]
        BASE2: [2, Uses BASE2 offset in host memory (see MAPBASE reg)]

  # Create Port Clusters
  _cluster:
    PORT%s:
      description: "Port 0-4"
      P[01234]CFG:
        description: Port Configuration and Control
        name: CFG
        Direction:
          _name: Direction
          BIDIRECTIONAL_UNENFORCED: [0, "Bidirectional or Unenforced"]
          IGNORE_READ_WRITE_ONLY: [1, "Ignore Read or Write Only"]
          IGNORE_WRITE_READ_ONLY: [2, "Ignore Write or Read Only"]
          IGNORE_BOTH: [3, "Ignore Both"]

      P[01234]STAT:
        description: Port Status
        name: STAT
        _delete:
          - INTSPC

        _add:
          INTSPC0:
            bitOffset: 11
            bitWidth: 1
            modifiedWriteValues: oneToClear

          INTSPC1:
            bitOffset: 12
            bitWidth: 1
            modifiedWriteValues: oneToClear

          INTSPC2:
            bitOffset: 13
            bitWidth: 1
            modifiedWriteValues: oneToClear

          INTSPC3:
            bitOffset: 14
            bitWidth: 1
            modifiedWriteValues: oneToClear

        _modify:
          INTERR:
            modifiedWriteValues: oneToClear

          INTRD:
            modifiedWriteValues: oneToClear

          INTWR:
            modifiedWriteValues: oneToClear

      P[01234]IRuleStat:
        description: Port set interrupt rules and user status
        name: IRULESTAT
        _split:
          INTSPC:
            name: INTSPC%s

      P[01234]ADDR:
        description: Port Address offset to host
        name: ADDR

      P[01234]OMFLEN:
        description: Port OOB, Mastering and Flash Length (for OOB, Bus Mastering, and Flash)
        name: OMFLEN

      P[01234]DataIn:
        description: Port Data from Host
        name: DATAIN

      P[01243]DataOut:
        description: Port Data to Host (for Endpoint and Index/Data)
        name: DATAOUT

      P[01234]RAMUse:
        description: Port RAM base and size (for Mailbox and Bus Master)
        name: RAMUSE
        LEN:
          LEN_4: [0, 4 bytes]
          LEN_8: [1, 8 bytes]
          LEN_16: [2, 16 bytes]
          LEN_32: [3, 32 bytes]
          LEN_64: [4, 64 bytes]
          LEN_128: [5, 128 bytes]
          LEN_256: [6, 256 bytes]
          LEN_512: [7, 512 bytes]

  # Add per-port enable bit in MCTRL
  MCTRL:
    _delete:
      - PENA

    _add:
      PENA0:
        bitOffset: 8
        bitWidth: 1
        description: Enable for port 0
        access: read-write

      PENA1:
        bitOffset: 9
        bitWidth: 1
        description: Enable for port 1
        access: read-write

      PENA2:
        bitOffset: 10
        bitWidth: 1
        description: Enable for port 2
        access: read-write

      PENA3:
        bitOffset: 11
        bitWidth: 1
        description: Enable for port 3
        access: read-write

      PENA4:
        bitOffset: 12
        bitWidth: 1
        description: Enable for port 4
        access: read-write

    PENA*:
      _name: PENA
      DISABLED: [0, Disabled]
      ENABLED: [1, Enabled]

    _array:
      PENA*: {}

  MSTAT:
    # Mark W1C bits accordingly
    _modify:
      P80Int:
        modifiedWriteValues: oneToClear

      BusRst:
        modifiedWriteValues: oneToClear

      IrqUpd:
        modifiedWriteValues: oneToClear

      WireChg:
        modifiedWriteValues: oneToClear

      CRCERR:
        modifiedWriteValues: oneToClear

      GPIO:
        modifiedWriteValues: oneToClear

    # Split PortInt bits
    _split:
      PortInt:
        name: PORT_INT%s

  INTENSET:
    # Split PortInt bits
    _split:
      PortInt:
        name: PORT_INT%s

  INTENCLR:
    # Split PortInt bits
    _split:
      PortInt:
        name: PORT_INT%s

  INTSTAT:
    # Split PortInt bits
    _split:
      PortInt:
        name: PORT_INT%s
