// Seed: 278462809
`timescale 1ps / 1ps
module module_0;
  reg id_0;
  assign id_1 = id_0;
  always @(id_1) begin
    id_1 <= id_0;
  end
endmodule
