#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1577d80 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x16f4d70_0 .net "R0", 3 0, L_0x1790740;  1 drivers
v0x16f4e30_0 .net "R1", 3 0, L_0x178beb0;  1 drivers
v0x16f4ef0_0 .net "R2", 3 0, L_0x1787460;  1 drivers
v0x16f4f90_0 .net "R3", 3 0, L_0x1782c70;  1 drivers
v0x16f5050_0 .net "clk", 0 0, L_0x1710df0;  1 drivers
v0x16f50f0_0 .var/i "i", 31 0;
v0x16f51d0_0 .var "osc_en", 0 0;
v0x16f5270_0 .var "set_pc", 0 0;
S_0x1577a60 .scope module, "my_datapath" "datapath" 2 13, 3 2 0, S_0x1577d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "set_pc";
    .port_info 2 /OUTPUT 4 "R3";
    .port_info 3 /OUTPUT 4 "R2";
    .port_info 4 /OUTPUT 4 "R1";
    .port_info 5 /OUTPUT 4 "R0";
v0x16cb7e0_0 .net "ALU_RES", 3 0, L_0x17a0a20;  1 drivers
v0x16cb8c0_0 .net "DATA_IN", 3 0, L_0x1773dc0;  1 drivers
v0x16cb980_0 .net "IMM", 3 0, L_0x1771ac0;  1 drivers
v0x16cba20_0 .net "OUT_A", 3 0, L_0x1795a20;  1 drivers
v0x16cbae0_0 .net "OUT_B", 3 0, L_0x179b880;  1 drivers
v0x16cbc30_0 .net "PC_CURR", 3 0, L_0x171a190;  1 drivers
v0x16cbd80_0 .net "R0", 3 0, L_0x1790740;  alias, 1 drivers
v0x16cbe40_0 .net "R1", 3 0, L_0x178beb0;  alias, 1 drivers
v0x16cbf00_0 .net "R2", 3 0, L_0x1787460;  alias, 1 drivers
v0x16cc050_0 .net "R3", 3 0, L_0x1782c70;  alias, 1 drivers
v0x16cc110_0 .net "RES_INS", 8 0, L_0x175efb0;  1 drivers
v0x16cc1d0_0 .net "SEL_A", 1 0, L_0x1770480;  1 drivers
v0x16cc290_0 .net "SEL_B", 1 0, L_0x1770a50;  1 drivers
v0x16cc350_0 .net "SEL_W", 1 0, L_0x1770ff0;  1 drivers
v0x16cc410_0 .net "alu_op", 0 0, L_0x176fe60;  1 drivers
v0x16cc4b0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16cc550_0 .net "sel_data", 0 0, L_0x1750ac0;  1 drivers
v0x16cc700_0 .net "set_pc", 0 0, v0x16f5270_0;  1 drivers
v0x16cc7a0_0 .net "write_en", 0 0, L_0x176fd00;  1 drivers
S_0x1577740 .scope module, "alu_0" "alu" 3 40, 4 2 0, S_0x1577a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x15eb9d0_0 .net "A", 3 0, L_0x1795a20;  alias, 1 drivers
v0x15eba90_0 .net "B", 3 0, L_0x179b880;  alias, 1 drivers
v0x15ebb30_0 .net "RES", 3 0, L_0x17a0a20;  alias, 1 drivers
v0x15ebc00_0 .net "W0", 3 0, L_0x179e920;  1 drivers
v0x15ebcf0_0 .net "W1", 3 0, L_0x179c2a0;  1 drivers
v0x15ebde0_0 .net *"_ivl_0", 0 0, L_0x1777760;  1 drivers
v0x15ebea0_0 .net *"_ivl_12", 0 0, L_0x179c480;  1 drivers
v0x15ebf80_0 .net *"_ivl_4", 0 0, L_0x179bc80;  1 drivers
v0x15ec060_0 .net *"_ivl_8", 0 0, L_0x179bf70;  1 drivers
v0x15ec1d0_0 .net "sel", 0 0, L_0x176fe60;  alias, 1 drivers
L_0x179baf0 .part L_0x1795a20, 3, 1;
L_0x179bb90 .part L_0x179b880, 3, 1;
L_0x179bd90 .part L_0x1795a20, 2, 1;
L_0x179be80 .part L_0x179b880, 2, 1;
L_0x179c080 .part L_0x1795a20, 1, 1;
L_0x179c170 .part L_0x179b880, 1, 1;
L_0x179c2a0 .concat8 [ 1 1 1 1], L_0x179c480, L_0x179bf70, L_0x179bc80, L_0x1777760;
L_0x179c5e0 .part L_0x1795a20, 0, 1;
L_0x179c720 .part L_0x179b880, 0, 1;
S_0x1577420 .scope generate, "genblk1[0]" "genblk1[0]" 4 19, 4 19 0, S_0x1577740;
 .timescale -9 -9;
P_0x15ce5b0 .param/l "i" 0 4 19, +C4<00>;
L_0x179c480/d .functor NAND 1, L_0x179c5e0, L_0x179c720, C4<1>, C4<1>;
L_0x179c480 .delay 1 (2,2,2) L_0x179c480/d;
v0x12d3840_0 .net *"_ivl_0", 0 0, L_0x179c5e0;  1 drivers
v0x15e54e0_0 .net *"_ivl_1", 0 0, L_0x179c720;  1 drivers
S_0x15e55c0 .scope generate, "genblk1[1]" "genblk1[1]" 4 19, 4 19 0, S_0x1577740;
 .timescale -9 -9;
P_0x15e57e0 .param/l "i" 0 4 19, +C4<01>;
L_0x179bf70/d .functor NAND 1, L_0x179c080, L_0x179c170, C4<1>, C4<1>;
L_0x179bf70 .delay 1 (2,2,2) L_0x179bf70/d;
v0x15e58a0_0 .net *"_ivl_0", 0 0, L_0x179c080;  1 drivers
v0x15e5980_0 .net *"_ivl_1", 0 0, L_0x179c170;  1 drivers
S_0x15e5a60 .scope generate, "genblk1[2]" "genblk1[2]" 4 19, 4 19 0, S_0x1577740;
 .timescale -9 -9;
P_0x15e5c60 .param/l "i" 0 4 19, +C4<010>;
L_0x179bc80/d .functor NAND 1, L_0x179bd90, L_0x179be80, C4<1>, C4<1>;
L_0x179bc80 .delay 1 (2,2,2) L_0x179bc80/d;
v0x15e5d20_0 .net *"_ivl_0", 0 0, L_0x179bd90;  1 drivers
v0x15e5e00_0 .net *"_ivl_1", 0 0, L_0x179be80;  1 drivers
S_0x15e5ee0 .scope generate, "genblk1[3]" "genblk1[3]" 4 19, 4 19 0, S_0x1577740;
 .timescale -9 -9;
P_0x15e60e0 .param/l "i" 0 4 19, +C4<011>;
L_0x1777760/d .functor NAND 1, L_0x179baf0, L_0x179bb90, C4<1>, C4<1>;
L_0x1777760 .delay 1 (2,2,2) L_0x1777760/d;
v0x15e61c0_0 .net *"_ivl_0", 0 0, L_0x179baf0;  1 drivers
v0x15e62a0_0 .net *"_ivl_1", 0 0, L_0x179bb90;  1 drivers
S_0x15e6380 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 4 23, 5 2 0, S_0x1577740;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x15e8730_0 .net "A", 3 0, L_0x179e920;  alias, 1 drivers
v0x15e8830_0 .net "B", 3 0, L_0x179c2a0;  alias, 1 drivers
v0x15e8910_0 .net "RES", 3 0, L_0x17a0a20;  alias, 1 drivers
v0x15e89d0_0 .net "sel", 0 0, L_0x176fe60;  alias, 1 drivers
L_0x17a01d0 .part L_0x179e920, 0, 1;
L_0x17a0350 .part L_0x179e920, 1, 1;
L_0x17a03f0 .part L_0x179e920, 2, 1;
L_0x17a04e0 .part L_0x179e920, 3, 1;
L_0x17a05d0 .part L_0x179c2a0, 0, 1;
L_0x17a06c0 .part L_0x179c2a0, 1, 1;
L_0x17a0840 .part L_0x179c2a0, 2, 1;
L_0x17a08e0 .part L_0x179c2a0, 3, 1;
L_0x17a0a20 .concat [ 1 1 1 1], L_0x179ee80, L_0x179f3b0, L_0x179f8e0, L_0x17a0020;
S_0x15e65b0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x15e6380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x179eb00/d .functor NOT 1, L_0x176fe60, C4<0>, C4<0>, C4<0>;
L_0x179eb00 .delay 1 (1,1,1) L_0x179eb00/d;
L_0x179ec10/d .functor AND 1, L_0x17a01d0, L_0x179eb00, C4<1>, C4<1>;
L_0x179ec10 .delay 1 (3,3,3) L_0x179ec10/d;
L_0x179ed70/d .functor AND 1, L_0x17a05d0, L_0x176fe60, C4<1>, C4<1>;
L_0x179ed70 .delay 1 (3,3,3) L_0x179ed70/d;
L_0x179ee80/d .functor OR 1, L_0x179ec10, L_0x179ed70, C4<0>, C4<0>;
L_0x179ee80 .delay 1 (3,3,3) L_0x179ee80/d;
v0x15e67d0_0 .net "a", 0 0, L_0x17a01d0;  1 drivers
v0x15e68b0_0 .net "a_out", 0 0, L_0x179ec10;  1 drivers
v0x15e6970_0 .net "b", 0 0, L_0x17a05d0;  1 drivers
v0x15e6a10_0 .net "b_out", 0 0, L_0x179ed70;  1 drivers
v0x15e6ad0_0 .net "not_sel", 0 0, L_0x179eb00;  1 drivers
v0x15e6be0_0 .net "res", 0 0, L_0x179ee80;  1 drivers
v0x15e6ca0_0 .net "sel", 0 0, L_0x176fe60;  alias, 1 drivers
S_0x15e6de0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x15e6380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x179f030/d .functor NOT 1, L_0x176fe60, C4<0>, C4<0>, C4<0>;
L_0x179f030 .delay 1 (1,1,1) L_0x179f030/d;
L_0x179f140/d .functor AND 1, L_0x17a0350, L_0x179f030, C4<1>, C4<1>;
L_0x179f140 .delay 1 (3,3,3) L_0x179f140/d;
L_0x179f2a0/d .functor AND 1, L_0x17a06c0, L_0x176fe60, C4<1>, C4<1>;
L_0x179f2a0 .delay 1 (3,3,3) L_0x179f2a0/d;
L_0x179f3b0/d .functor OR 1, L_0x179f140, L_0x179f2a0, C4<0>, C4<0>;
L_0x179f3b0 .delay 1 (3,3,3) L_0x179f3b0/d;
v0x15e7000_0 .net "a", 0 0, L_0x17a0350;  1 drivers
v0x15e70c0_0 .net "a_out", 0 0, L_0x179f140;  1 drivers
v0x15e7180_0 .net "b", 0 0, L_0x17a06c0;  1 drivers
v0x15e7220_0 .net "b_out", 0 0, L_0x179f2a0;  1 drivers
v0x15e72e0_0 .net "not_sel", 0 0, L_0x179f030;  1 drivers
v0x15e73f0_0 .net "res", 0 0, L_0x179f3b0;  1 drivers
v0x15e74b0_0 .net "sel", 0 0, L_0x176fe60;  alias, 1 drivers
S_0x15e75e0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x15e6380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x179f560/d .functor NOT 1, L_0x176fe60, C4<0>, C4<0>, C4<0>;
L_0x179f560 .delay 1 (1,1,1) L_0x179f560/d;
L_0x179f670/d .functor AND 1, L_0x17a03f0, L_0x179f560, C4<1>, C4<1>;
L_0x179f670 .delay 1 (3,3,3) L_0x179f670/d;
L_0x179f7d0/d .functor AND 1, L_0x17a0840, L_0x176fe60, C4<1>, C4<1>;
L_0x179f7d0 .delay 1 (3,3,3) L_0x179f7d0/d;
L_0x179f8e0/d .functor OR 1, L_0x179f670, L_0x179f7d0, C4<0>, C4<0>;
L_0x179f8e0 .delay 1 (3,3,3) L_0x179f8e0/d;
v0x15e7880_0 .net "a", 0 0, L_0x17a03f0;  1 drivers
v0x15e7940_0 .net "a_out", 0 0, L_0x179f670;  1 drivers
v0x15e7a00_0 .net "b", 0 0, L_0x17a0840;  1 drivers
v0x15e7ad0_0 .net "b_out", 0 0, L_0x179f7d0;  1 drivers
v0x15e7b90_0 .net "not_sel", 0 0, L_0x179f560;  1 drivers
v0x15e7ca0_0 .net "res", 0 0, L_0x179f8e0;  1 drivers
v0x15e7d60_0 .net "sel", 0 0, L_0x176fe60;  alias, 1 drivers
S_0x15e7ed0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x15e6380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x179fa90/d .functor NOT 1, L_0x176fe60, C4<0>, C4<0>, C4<0>;
L_0x179fa90 .delay 1 (1,1,1) L_0x179fa90/d;
L_0x179fba0/d .functor AND 1, L_0x17a04e0, L_0x179fa90, C4<1>, C4<1>;
L_0x179fba0 .delay 1 (3,3,3) L_0x179fba0/d;
L_0x179fd00/d .functor AND 1, L_0x17a08e0, L_0x176fe60, C4<1>, C4<1>;
L_0x179fd00 .delay 1 (3,3,3) L_0x179fd00/d;
L_0x17a0020/d .functor OR 1, L_0x179fba0, L_0x179fd00, C4<0>, C4<0>;
L_0x17a0020 .delay 1 (3,3,3) L_0x17a0020/d;
v0x15e8140_0 .net "a", 0 0, L_0x17a04e0;  1 drivers
v0x15e8220_0 .net "a_out", 0 0, L_0x179fba0;  1 drivers
v0x15e82e0_0 .net "b", 0 0, L_0x17a08e0;  1 drivers
v0x15e8380_0 .net "b_out", 0 0, L_0x179fd00;  1 drivers
v0x15e8440_0 .net "not_sel", 0 0, L_0x179fa90;  1 drivers
v0x15e8550_0 .net "res", 0 0, L_0x17a0020;  1 drivers
v0x15e8610_0 .net "sel", 0 0, L_0x176fe60;  alias, 1 drivers
S_0x15e8b20 .scope module, "rca_0" "rca" 4 9, 7 2 0, S_0x1577740;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
v0x15eb320_0 .net "A", 3 0, L_0x1795a20;  alias, 1 drivers
v0x15eb420_0 .net "B", 3 0, L_0x179b880;  alias, 1 drivers
v0x15eb500_0 .net "SUM", 3 0, L_0x179e920;  alias, 1 drivers
v0x15eb5d0_0 .net "c_out0", 0 0, L_0x179cd90;  1 drivers
v0x15eb6c0_0 .net "c_out1", 0 0, L_0x179d560;  1 drivers
v0x15eb800_0 .net "c_out2", 0 0, L_0x179dd30;  1 drivers
v0x15eb8f0_0 .net "c_out3", 0 0, L_0x179e590;  1 drivers
L_0x179cf40 .part L_0x1795a20, 0, 1;
L_0x179cfe0 .part L_0x179b880, 0, 1;
L_0x179d710 .part L_0x1795a20, 1, 1;
L_0x179d7b0 .part L_0x179b880, 1, 1;
L_0x179dee0 .part L_0x1795a20, 2, 1;
L_0x179df80 .part L_0x179b880, 2, 1;
L_0x179e790 .part L_0x1795a20, 3, 1;
L_0x179e830 .part L_0x179b880, 3, 1;
L_0x179e920 .concat8 [ 1 1 1 1], L_0x179cc30, L_0x179d450, L_0x179dc20, L_0x179e480;
S_0x15e8d20 .scope module, "fa0" "fa" 7 7, 8 2 0, S_0x15e8b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x179c810/d .functor XOR 1, L_0x179cf40, L_0x179cfe0, C4<0>, C4<0>;
L_0x179c810 .delay 1 (4,4,4) L_0x179c810/d;
L_0x179c920/d .functor AND 1, L_0x179cf40, L_0x179cfe0, C4<1>, C4<1>;
L_0x179c920 .delay 1 (3,3,3) L_0x179c920/d;
L_0x7fbbaf4f7690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x179cad0/d .functor AND 1, L_0x179c810, L_0x7fbbaf4f7690, C4<1>, C4<1>;
L_0x179cad0 .delay 1 (3,3,3) L_0x179cad0/d;
L_0x179cc30/d .functor XOR 1, L_0x179c810, L_0x7fbbaf4f7690, C4<0>, C4<0>;
L_0x179cc30 .delay 1 (4,4,4) L_0x179cc30/d;
L_0x179cd90/d .functor OR 1, L_0x179c920, L_0x179cad0, C4<0>, C4<0>;
L_0x179cd90 .delay 1 (3,3,3) L_0x179cd90/d;
v0x15e8fa0_0 .net "a", 0 0, L_0x179cf40;  1 drivers
v0x15e9080_0 .net "b", 0 0, L_0x179cfe0;  1 drivers
v0x15e9140_0 .net "c_in", 0 0, L_0x7fbbaf4f7690;  1 drivers
v0x15e9210_0 .net "c_out", 0 0, L_0x179cd90;  alias, 1 drivers
v0x15e92d0_0 .net "sum", 0 0, L_0x179cc30;  1 drivers
v0x15e93e0_0 .net "w0", 0 0, L_0x179c810;  1 drivers
v0x15e94a0_0 .net "w1", 0 0, L_0x179c920;  1 drivers
v0x15e9560_0 .net "w2", 0 0, L_0x179cad0;  1 drivers
S_0x15e96c0 .scope module, "fa1" "fa" 7 9, 8 2 0, S_0x15e8b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x179d080/d .functor XOR 1, L_0x179d710, L_0x179d7b0, C4<0>, C4<0>;
L_0x179d080 .delay 1 (4,4,4) L_0x179d080/d;
L_0x179d190/d .functor AND 1, L_0x179d710, L_0x179d7b0, C4<1>, C4<1>;
L_0x179d190 .delay 1 (3,3,3) L_0x179d190/d;
L_0x179d340/d .functor AND 1, L_0x179d080, L_0x179cd90, C4<1>, C4<1>;
L_0x179d340 .delay 1 (3,3,3) L_0x179d340/d;
L_0x179d450/d .functor XOR 1, L_0x179d080, L_0x179cd90, C4<0>, C4<0>;
L_0x179d450 .delay 1 (4,4,4) L_0x179d450/d;
L_0x179d560/d .functor OR 1, L_0x179d190, L_0x179d340, C4<0>, C4<0>;
L_0x179d560 .delay 1 (3,3,3) L_0x179d560/d;
v0x15e9940_0 .net "a", 0 0, L_0x179d710;  1 drivers
v0x15e9a00_0 .net "b", 0 0, L_0x179d7b0;  1 drivers
v0x15e9ac0_0 .net "c_in", 0 0, L_0x179cd90;  alias, 1 drivers
v0x15e9bc0_0 .net "c_out", 0 0, L_0x179d560;  alias, 1 drivers
v0x15e9c60_0 .net "sum", 0 0, L_0x179d450;  1 drivers
v0x15e9d50_0 .net "w0", 0 0, L_0x179d080;  1 drivers
v0x15e9e10_0 .net "w1", 0 0, L_0x179d190;  1 drivers
v0x15e9ed0_0 .net "w2", 0 0, L_0x179d340;  1 drivers
S_0x15ea030 .scope module, "fa2" "fa" 7 11, 8 2 0, S_0x15e8b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x179d850/d .functor XOR 1, L_0x179dee0, L_0x179df80, C4<0>, C4<0>;
L_0x179d850 .delay 1 (4,4,4) L_0x179d850/d;
L_0x179d960/d .functor AND 1, L_0x179dee0, L_0x179df80, C4<1>, C4<1>;
L_0x179d960 .delay 1 (3,3,3) L_0x179d960/d;
L_0x179db10/d .functor AND 1, L_0x179d850, L_0x179d560, C4<1>, C4<1>;
L_0x179db10 .delay 1 (3,3,3) L_0x179db10/d;
L_0x179dc20/d .functor XOR 1, L_0x179d850, L_0x179d560, C4<0>, C4<0>;
L_0x179dc20 .delay 1 (4,4,4) L_0x179dc20/d;
L_0x179dd30/d .functor OR 1, L_0x179d960, L_0x179db10, C4<0>, C4<0>;
L_0x179dd30 .delay 1 (3,3,3) L_0x179dd30/d;
v0x15ea2c0_0 .net "a", 0 0, L_0x179dee0;  1 drivers
v0x15ea380_0 .net "b", 0 0, L_0x179df80;  1 drivers
v0x15ea440_0 .net "c_in", 0 0, L_0x179d560;  alias, 1 drivers
v0x15ea540_0 .net "c_out", 0 0, L_0x179dd30;  alias, 1 drivers
v0x15ea5e0_0 .net "sum", 0 0, L_0x179dc20;  1 drivers
v0x15ea6d0_0 .net "w0", 0 0, L_0x179d850;  1 drivers
v0x15ea790_0 .net "w1", 0 0, L_0x179d960;  1 drivers
v0x15ea850_0 .net "w2", 0 0, L_0x179db10;  1 drivers
S_0x15ea9b0 .scope module, "fa3" "fa" 7 13, 8 2 0, S_0x15e8b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x179e020/d .functor XOR 1, L_0x179e790, L_0x179e830, C4<0>, C4<0>;
L_0x179e020 .delay 1 (4,4,4) L_0x179e020/d;
L_0x179e130/d .functor AND 1, L_0x179e790, L_0x179e830, C4<1>, C4<1>;
L_0x179e130 .delay 1 (3,3,3) L_0x179e130/d;
L_0x179e2e0/d .functor AND 1, L_0x179e020, L_0x179dd30, C4<1>, C4<1>;
L_0x179e2e0 .delay 1 (3,3,3) L_0x179e2e0/d;
L_0x179e480/d .functor XOR 1, L_0x179e020, L_0x179dd30, C4<0>, C4<0>;
L_0x179e480 .delay 1 (4,4,4) L_0x179e480/d;
L_0x179e590/d .functor OR 1, L_0x179e130, L_0x179e2e0, C4<0>, C4<0>;
L_0x179e590 .delay 1 (3,3,3) L_0x179e590/d;
v0x15eac10_0 .net "a", 0 0, L_0x179e790;  1 drivers
v0x15eacf0_0 .net "b", 0 0, L_0x179e830;  1 drivers
v0x15eadb0_0 .net "c_in", 0 0, L_0x179dd30;  alias, 1 drivers
v0x15eaeb0_0 .net "c_out", 0 0, L_0x179e590;  alias, 1 drivers
v0x15eaf50_0 .net "sum", 0 0, L_0x179e480;  1 drivers
v0x15eb040_0 .net "w0", 0 0, L_0x179e020;  1 drivers
v0x15eb100_0 .net "w1", 0 0, L_0x179e130;  1 drivers
v0x15eb1c0_0 .net "w2", 0 0, L_0x179e2e0;  1 drivers
S_0x15ec2f0 .scope module, "ins_dec_0" "ins_dec" 3 24, 9 2 0, S_0x1577a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "INS";
    .port_info 1 /OUTPUT 1 "sel_data";
    .port_info 2 /OUTPUT 1 "write_en";
    .port_info 3 /OUTPUT 1 "alu_op";
    .port_info 4 /OUTPUT 2 "SEL_A";
    .port_info 5 /OUTPUT 2 "SEL_B";
    .port_info 6 /OUTPUT 2 "SEL_W";
    .port_info 7 /OUTPUT 4 "IMM";
L_0x1750ac0/d .functor BUF 1, L_0x176fa80, C4<0>, C4<0>, C4<0>;
L_0x1750ac0 .delay 1 (1,1,1) L_0x1750ac0/d;
L_0x17522e0/d .functor AND 1, L_0x176fb20, L_0x176fc10, C4<1>, C4<1>;
L_0x17522e0 .delay 1 (3,3,3) L_0x17522e0/d;
L_0x176fd00/d .functor NOT 1, L_0x17522e0, C4<0>, C4<0>, C4<0>;
L_0x176fd00 .delay 1 (1,1,1) L_0x176fd00/d;
L_0x176fe60/d .functor BUF 1, L_0x1770080, C4<0>, C4<0>, C4<0>;
L_0x176fe60 .delay 1 (1,1,1) L_0x176fe60/d;
L_0x1770170/d .functor BUF 1, L_0x1770390, C4<0>, C4<0>, C4<0>;
L_0x1770170 .delay 1 (1,1,1) L_0x1770170/d;
L_0x1770570/d .functor BUF 1, L_0x1770710, C4<0>, C4<0>, C4<0>;
L_0x1770570 .delay 1 (1,1,1) L_0x1770570/d;
L_0x1770800/d .functor BUF 1, L_0x1770910, C4<0>, C4<0>, C4<0>;
L_0x1770800 .delay 1 (1,1,1) L_0x1770800/d;
L_0x1770b40/d .functor BUF 1, L_0x1770cf0, C4<0>, C4<0>, C4<0>;
L_0x1770b40 .delay 1 (1,1,1) L_0x1770b40/d;
L_0x1770e40/d .functor BUF 1, L_0x1770f00, C4<0>, C4<0>, C4<0>;
L_0x1770e40 .delay 1 (1,1,1) L_0x1770e40/d;
L_0x1771150/d .functor BUF 1, L_0x1771310, C4<0>, C4<0>, C4<0>;
L_0x1771150 .delay 1 (1,1,1) L_0x1771150/d;
L_0x17713b0/d .functor BUF 1, L_0x17714c0, C4<0>, C4<0>, C4<0>;
L_0x17713b0 .delay 1 (1,1,1) L_0x17713b0/d;
L_0x17710e0/d .functor BUF 1, L_0x1771740, C4<0>, C4<0>, C4<0>;
L_0x17710e0 .delay 1 (1,1,1) L_0x17710e0/d;
L_0x1771830/d .functor BUF 1, L_0x1771940, C4<0>, C4<0>, C4<0>;
L_0x1771830 .delay 1 (1,1,1) L_0x1771830/d;
L_0x1771c50/d .functor BUF 1, L_0x1771e30, C4<0>, C4<0>, C4<0>;
L_0x1771c50 .delay 1 (1,1,1) L_0x1771c50/d;
v0x15ec5c0_0 .net "IMM", 3 0, L_0x1771ac0;  alias, 1 drivers
v0x15ec6a0_0 .net "INS", 8 0, L_0x175efb0;  alias, 1 drivers
v0x15ec780_0 .net "SEL_A", 1 0, L_0x1770480;  alias, 1 drivers
v0x15ec840_0 .net "SEL_B", 1 0, L_0x1770a50;  alias, 1 drivers
v0x15ec920_0 .net "SEL_W", 1 0, L_0x1770ff0;  alias, 1 drivers
v0x15eca50_0 .net *"_ivl_1", 0 0, L_0x176fa80;  1 drivers
v0x15ecb30_0 .net *"_ivl_11", 0 0, L_0x1770390;  1 drivers
v0x15ecc10_0 .net *"_ivl_12", 0 0, L_0x1770570;  1 drivers
v0x15eccf0_0 .net *"_ivl_16", 0 0, L_0x1770710;  1 drivers
v0x15ece60_0 .net *"_ivl_17", 0 0, L_0x1770800;  1 drivers
v0x15ecf40_0 .net *"_ivl_20", 0 0, L_0x1770910;  1 drivers
v0x15ed020_0 .net *"_ivl_21", 0 0, L_0x1770b40;  1 drivers
v0x15ed100_0 .net *"_ivl_25", 0 0, L_0x1770cf0;  1 drivers
v0x15ed1e0_0 .net *"_ivl_26", 0 0, L_0x1770e40;  1 drivers
v0x15ed2c0_0 .net *"_ivl_29", 0 0, L_0x1770f00;  1 drivers
v0x15ed3a0_0 .net *"_ivl_3", 0 0, L_0x176fb20;  1 drivers
v0x15ed480_0 .net *"_ivl_30", 0 0, L_0x1771150;  1 drivers
v0x15ed560_0 .net *"_ivl_34", 0 0, L_0x1771310;  1 drivers
v0x15ed640_0 .net *"_ivl_35", 0 0, L_0x17713b0;  1 drivers
v0x15ed720_0 .net *"_ivl_38", 0 0, L_0x17714c0;  1 drivers
v0x15ed800_0 .net *"_ivl_39", 0 0, L_0x17710e0;  1 drivers
v0x15ed8e0_0 .net *"_ivl_42", 0 0, L_0x1771740;  1 drivers
v0x15ed9c0_0 .net *"_ivl_43", 0 0, L_0x1771830;  1 drivers
v0x15edaa0_0 .net *"_ivl_46", 0 0, L_0x1771940;  1 drivers
v0x15edb80_0 .net *"_ivl_47", 0 0, L_0x1771c50;  1 drivers
v0x15edc60_0 .net *"_ivl_5", 0 0, L_0x176fc10;  1 drivers
v0x15edd40_0 .net *"_ivl_51", 0 0, L_0x1771e30;  1 drivers
v0x15ede20_0 .net *"_ivl_7", 0 0, L_0x1770080;  1 drivers
v0x15edf00_0 .net *"_ivl_8", 0 0, L_0x1770170;  1 drivers
v0x15edfe0_0 .net "alu_op", 0 0, L_0x176fe60;  alias, 1 drivers
v0x15ee080_0 .net "sel_data", 0 0, L_0x1750ac0;  alias, 1 drivers
v0x15ee140_0 .net "w0", 0 0, L_0x17522e0;  1 drivers
v0x15ee200_0 .net "write_en", 0 0, L_0x176fd00;  alias, 1 drivers
L_0x176fa80 .part L_0x175efb0, 7, 1;
L_0x176fb20 .part L_0x175efb0, 7, 1;
L_0x176fc10 .part L_0x175efb0, 6, 1;
L_0x1770080 .part L_0x175efb0, 6, 1;
L_0x1770390 .part L_0x175efb0, 3, 1;
L_0x1770480 .concat8 [ 1 1 0 0], L_0x1770570, L_0x1770170;
L_0x1770710 .part L_0x175efb0, 2, 1;
L_0x1770910 .part L_0x175efb0, 1, 1;
L_0x1770a50 .concat8 [ 1 1 0 0], L_0x1770b40, L_0x1770800;
L_0x1770cf0 .part L_0x175efb0, 0, 1;
L_0x1770f00 .part L_0x175efb0, 5, 1;
L_0x1770ff0 .concat8 [ 1 1 0 0], L_0x1771150, L_0x1770e40;
L_0x1771310 .part L_0x175efb0, 4, 1;
L_0x17714c0 .part L_0x175efb0, 3, 1;
L_0x1771740 .part L_0x175efb0, 2, 1;
L_0x1771940 .part L_0x175efb0, 1, 1;
L_0x1771ac0 .concat8 [ 1 1 1 1], L_0x1771c50, L_0x1771830, L_0x17710e0, L_0x17713b0;
L_0x1771e30 .part L_0x175efb0, 0, 1;
S_0x15ee5d0 .scope module, "ins_mem_0" "ins_mem" 3 14, 10 12 0, S_0x1577a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "PC";
    .port_info 1 /OUTPUT 9 "RES_INS";
v0x166f9f0_0 .net "PC", 3 0, L_0x171a190;  alias, 1 drivers
v0x166faf0_0 .net "RES_INS", 8 0, L_0x175efb0;  alias, 1 drivers
L_0x175f160 .part L_0x171a190, 3, 1;
L_0x175f200 .part L_0x171a190, 2, 1;
L_0x175f2a0 .part L_0x171a190, 1, 1;
L_0x175f340 .part L_0x171a190, 0, 1;
S_0x15ee760 .scope module, "mux_16_1_9b_0" "mux_16_1_9b" 10 15, 11 2 0, S_0x15ee5d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "A";
    .port_info 1 /INPUT 9 "B";
    .port_info 2 /INPUT 9 "C";
    .port_info 3 /INPUT 9 "D";
    .port_info 4 /INPUT 9 "E";
    .port_info 5 /INPUT 9 "F";
    .port_info 6 /INPUT 9 "G";
    .port_info 7 /INPUT 9 "H";
    .port_info 8 /INPUT 9 "I";
    .port_info 9 /INPUT 9 "J";
    .port_info 10 /INPUT 9 "K";
    .port_info 11 /INPUT 9 "L";
    .port_info 12 /INPUT 9 "M";
    .port_info 13 /INPUT 9 "N";
    .port_info 14 /INPUT 9 "O";
    .port_info 15 /INPUT 9 "P";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 9 "RES";
L_0x7fbbaf4f70f0 .functor BUFT 1, C4<010000110>, C4<0>, C4<0>, C4<0>;
v0x166e520_0 .net "A", 8 0, L_0x7fbbaf4f70f0;  1 drivers
L_0x7fbbaf4f7138 .functor BUFT 1, C4<010011101>, C4<0>, C4<0>, C4<0>;
v0x166e620_0 .net "B", 8 0, L_0x7fbbaf4f7138;  1 drivers
L_0x7fbbaf4f7180 .functor BUFT 1, C4<000100001>, C4<0>, C4<0>, C4<0>;
v0x166e700_0 .net "C", 8 0, L_0x7fbbaf4f7180;  1 drivers
L_0x7fbbaf4f71c8 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x166e7c0_0 .net "D", 8 0, L_0x7fbbaf4f71c8;  1 drivers
L_0x7fbbaf4f7210 .functor BUFT 1, C4<001010110>, C4<0>, C4<0>, C4<0>;
v0x166e8a0_0 .net "E", 8 0, L_0x7fbbaf4f7210;  1 drivers
L_0x7fbbaf4f7258 .functor BUFT 1, C4<001101010>, C4<0>, C4<0>, C4<0>;
v0x166e980_0 .net "F", 8 0, L_0x7fbbaf4f7258;  1 drivers
L_0x7fbbaf4f72a0 .functor BUFT 1, C4<001000000>, C4<0>, C4<0>, C4<0>;
v0x166ea60_0 .net "G", 8 0, L_0x7fbbaf4f72a0;  1 drivers
L_0x7fbbaf4f72e8 .functor BUFT 1, C4<010000000>, C4<0>, C4<0>, C4<0>;
v0x166eb40_0 .net "H", 8 0, L_0x7fbbaf4f72e8;  1 drivers
L_0x7fbbaf4f7330 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x166ec20_0 .net "I", 8 0, L_0x7fbbaf4f7330;  1 drivers
L_0x7fbbaf4f7378 .functor BUFT 1, C4<111111110>, C4<0>, C4<0>, C4<0>;
v0x166ed00_0 .net "J", 8 0, L_0x7fbbaf4f7378;  1 drivers
L_0x7fbbaf4f73c0 .functor BUFT 1, C4<111111100>, C4<0>, C4<0>, C4<0>;
v0x166ede0_0 .net "K", 8 0, L_0x7fbbaf4f73c0;  1 drivers
L_0x7fbbaf4f7408 .functor BUFT 1, C4<111111000>, C4<0>, C4<0>, C4<0>;
v0x166eec0_0 .net "L", 8 0, L_0x7fbbaf4f7408;  1 drivers
L_0x7fbbaf4f7450 .functor BUFT 1, C4<111110000>, C4<0>, C4<0>, C4<0>;
v0x166efa0_0 .net "M", 8 0, L_0x7fbbaf4f7450;  1 drivers
L_0x7fbbaf4f7498 .functor BUFT 1, C4<111100000>, C4<0>, C4<0>, C4<0>;
v0x166f080_0 .net "N", 8 0, L_0x7fbbaf4f7498;  1 drivers
L_0x7fbbaf4f74e0 .functor BUFT 1, C4<111000000>, C4<0>, C4<0>, C4<0>;
v0x166f160_0 .net "O", 8 0, L_0x7fbbaf4f74e0;  1 drivers
L_0x7fbbaf4f7528 .functor BUFT 1, C4<110000000>, C4<0>, C4<0>, C4<0>;
v0x166f240_0 .net "P", 8 0, L_0x7fbbaf4f7528;  1 drivers
v0x166f320_0 .net "RES", 8 0, L_0x175efb0;  alias, 1 drivers
v0x166f4f0_0 .net "sel0", 0 0, L_0x175f340;  1 drivers
v0x166f590_0 .net "sel1", 0 0, L_0x175f2a0;  1 drivers
v0x166f630_0 .net "sel2", 0 0, L_0x175f200;  1 drivers
v0x166f6d0_0 .net "sel3", 0 0, L_0x175f160;  1 drivers
L_0x1750140 .part L_0x7fbbaf4f70f0, 0, 1;
L_0x17501e0 .part L_0x7fbbaf4f70f0, 1, 1;
L_0x17502d0 .part L_0x7fbbaf4f70f0, 2, 1;
L_0x1750370 .part L_0x7fbbaf4f70f0, 3, 1;
L_0x17504d0 .part L_0x7fbbaf4f70f0, 4, 1;
L_0x1750570 .part L_0x7fbbaf4f70f0, 5, 1;
L_0x1750650 .part L_0x7fbbaf4f70f0, 6, 1;
L_0x17506f0 .part L_0x7fbbaf4f70f0, 7, 1;
L_0x17507e0 .part L_0x7fbbaf4f70f0, 8, 1;
L_0x1750880 .part L_0x7fbbaf4f7138, 0, 1;
L_0x1750980 .part L_0x7fbbaf4f7138, 1, 1;
L_0x1750a20 .part L_0x7fbbaf4f7138, 2, 1;
L_0x1750b30 .part L_0x7fbbaf4f7138, 3, 1;
L_0x1750bd0 .part L_0x7fbbaf4f7138, 4, 1;
L_0x1750cf0 .part L_0x7fbbaf4f7138, 5, 1;
L_0x1750d90 .part L_0x7fbbaf4f7138, 6, 1;
L_0x1750ec0 .part L_0x7fbbaf4f7138, 7, 1;
L_0x1751070 .part L_0x7fbbaf4f7138, 8, 1;
L_0x17511b0 .part L_0x7fbbaf4f7180, 0, 1;
L_0x1751250 .part L_0x7fbbaf4f7180, 1, 1;
L_0x1751110 .part L_0x7fbbaf4f7180, 2, 1;
L_0x17513a0 .part L_0x7fbbaf4f7180, 3, 1;
L_0x1751500 .part L_0x7fbbaf4f7180, 4, 1;
L_0x17515a0 .part L_0x7fbbaf4f7180, 5, 1;
L_0x1751710 .part L_0x7fbbaf4f7180, 6, 1;
L_0x17517b0 .part L_0x7fbbaf4f7180, 7, 1;
L_0x1751a40 .part L_0x7fbbaf4f7180, 8, 1;
L_0x1751ae0 .part L_0x7fbbaf4f71c8, 0, 1;
L_0x1751c70 .part L_0x7fbbaf4f71c8, 1, 1;
L_0x1751d10 .part L_0x7fbbaf4f71c8, 2, 1;
L_0x1751eb0 .part L_0x7fbbaf4f71c8, 3, 1;
L_0x1751f50 .part L_0x7fbbaf4f71c8, 4, 1;
L_0x1752100 .part L_0x7fbbaf4f71c8, 5, 1;
L_0x17521a0 .part L_0x7fbbaf4f71c8, 6, 1;
L_0x1752360 .part L_0x7fbbaf4f71c8, 7, 1;
L_0x1752400 .part L_0x7fbbaf4f71c8, 8, 1;
L_0x1752240 .part L_0x7fbbaf4f7210, 0, 1;
L_0x17525d0 .part L_0x7fbbaf4f7210, 1, 1;
L_0x17527b0 .part L_0x7fbbaf4f7210, 2, 1;
L_0x1752850 .part L_0x7fbbaf4f7210, 3, 1;
L_0x1752a40 .part L_0x7fbbaf4f7210, 4, 1;
L_0x1752ae0 .part L_0x7fbbaf4f7210, 5, 1;
L_0x1752ce0 .part L_0x7fbbaf4f7210, 6, 1;
L_0x1752d80 .part L_0x7fbbaf4f7210, 7, 1;
L_0x17530a0 .part L_0x7fbbaf4f7210, 8, 1;
L_0x1753140 .part L_0x7fbbaf4f7258, 0, 1;
L_0x1753360 .part L_0x7fbbaf4f7258, 1, 1;
L_0x1753400 .part L_0x7fbbaf4f7258, 2, 1;
L_0x1753630 .part L_0x7fbbaf4f7258, 3, 1;
L_0x17536d0 .part L_0x7fbbaf4f7258, 4, 1;
L_0x1753910 .part L_0x7fbbaf4f7258, 5, 1;
L_0x17539b0 .part L_0x7fbbaf4f7258, 6, 1;
L_0x1753c00 .part L_0x7fbbaf4f7258, 7, 1;
L_0x1753db0 .part L_0x7fbbaf4f7258, 8, 1;
L_0x1754010 .part L_0x7fbbaf4f72a0, 0, 1;
L_0x17540b0 .part L_0x7fbbaf4f72a0, 1, 1;
L_0x1754320 .part L_0x7fbbaf4f72a0, 2, 1;
L_0x17543c0 .part L_0x7fbbaf4f72a0, 3, 1;
L_0x1754640 .part L_0x7fbbaf4f72a0, 4, 1;
L_0x17546e0 .part L_0x7fbbaf4f72a0, 5, 1;
L_0x1754970 .part L_0x7fbbaf4f72a0, 6, 1;
L_0x1754a10 .part L_0x7fbbaf4f72a0, 7, 1;
L_0x1754dc0 .part L_0x7fbbaf4f72a0, 8, 1;
L_0x1754e60 .part L_0x7fbbaf4f72e8, 0, 1;
L_0x1755110 .part L_0x7fbbaf4f72e8, 1, 1;
L_0x17551b0 .part L_0x7fbbaf4f72e8, 2, 1;
L_0x1755470 .part L_0x7fbbaf4f72e8, 3, 1;
L_0x1755510 .part L_0x7fbbaf4f72e8, 4, 1;
L_0x17557e0 .part L_0x7fbbaf4f72e8, 5, 1;
L_0x1755880 .part L_0x7fbbaf4f72e8, 6, 1;
L_0x1755b60 .part L_0x7fbbaf4f72e8, 7, 1;
L_0x1755d10 .part L_0x7fbbaf4f72e8, 8, 1;
L_0x1756000 .part L_0x7fbbaf4f7330, 0, 1;
L_0x17560a0 .part L_0x7fbbaf4f7330, 1, 1;
L_0x17563a0 .part L_0x7fbbaf4f7330, 2, 1;
L_0x1756440 .part L_0x7fbbaf4f7330, 3, 1;
L_0x1756750 .part L_0x7fbbaf4f7330, 4, 1;
L_0x17567f0 .part L_0x7fbbaf4f7330, 5, 1;
L_0x1756b10 .part L_0x7fbbaf4f7330, 6, 1;
L_0x1756bb0 .part L_0x7fbbaf4f7330, 7, 1;
L_0x1756ff0 .part L_0x7fbbaf4f7330, 8, 1;
L_0x1757090 .part L_0x7fbbaf4f7378, 0, 1;
L_0x17573d0 .part L_0x7fbbaf4f7378, 1, 1;
L_0x1757470 .part L_0x7fbbaf4f7378, 2, 1;
L_0x17577c0 .part L_0x7fbbaf4f7378, 3, 1;
L_0x1757860 .part L_0x7fbbaf4f7378, 4, 1;
L_0x1757bc0 .part L_0x7fbbaf4f7378, 5, 1;
L_0x1757c60 .part L_0x7fbbaf4f7378, 6, 1;
L_0x1757fd0 .part L_0x7fbbaf4f7378, 7, 1;
L_0x1758180 .part L_0x7fbbaf4f7378, 8, 1;
L_0x1758500 .part L_0x7fbbaf4f73c0, 0, 1;
L_0x17585a0 .part L_0x7fbbaf4f73c0, 1, 1;
L_0x1758930 .part L_0x7fbbaf4f73c0, 2, 1;
L_0x17589d0 .part L_0x7fbbaf4f73c0, 3, 1;
L_0x1758d70 .part L_0x7fbbaf4f73c0, 4, 1;
L_0x1758e10 .part L_0x7fbbaf4f73c0, 5, 1;
L_0x17591c0 .part L_0x7fbbaf4f73c0, 6, 1;
L_0x1759260 .part L_0x7fbbaf4f73c0, 7, 1;
L_0x1759730 .part L_0x7fbbaf4f73c0, 8, 1;
L_0x17597d0 .part L_0x7fbbaf4f7408, 0, 1;
L_0x1759ba0 .part L_0x7fbbaf4f7408, 1, 1;
L_0x1759c40 .part L_0x7fbbaf4f7408, 2, 1;
L_0x175a020 .part L_0x7fbbaf4f7408, 3, 1;
L_0x175a0c0 .part L_0x7fbbaf4f7408, 4, 1;
L_0x175a4b0 .part L_0x7fbbaf4f7408, 5, 1;
L_0x175a550 .part L_0x7fbbaf4f7408, 6, 1;
L_0x175a950 .part L_0x7fbbaf4f7408, 7, 1;
L_0x175ab00 .part L_0x7fbbaf4f7408, 8, 1;
L_0x175af10 .part L_0x7fbbaf4f7450, 0, 1;
L_0x175afb0 .part L_0x7fbbaf4f7450, 1, 1;
L_0x175b3d0 .part L_0x7fbbaf4f7450, 2, 1;
L_0x175b470 .part L_0x7fbbaf4f7450, 3, 1;
L_0x175b8a0 .part L_0x7fbbaf4f7450, 4, 1;
L_0x175b940 .part L_0x7fbbaf4f7450, 5, 1;
L_0x175bd80 .part L_0x7fbbaf4f7450, 6, 1;
L_0x175be20 .part L_0x7fbbaf4f7450, 7, 1;
L_0x175c380 .part L_0x7fbbaf4f7450, 8, 1;
L_0x175c420 .part L_0x7fbbaf4f7498, 0, 1;
L_0x175c880 .part L_0x7fbbaf4f7498, 1, 1;
L_0x175c920 .part L_0x7fbbaf4f7498, 2, 1;
L_0x175cd90 .part L_0x7fbbaf4f7498, 3, 1;
L_0x175ce30 .part L_0x7fbbaf4f7498, 4, 1;
L_0x175d2b0 .part L_0x7fbbaf4f7498, 5, 1;
L_0x175d350 .part L_0x7fbbaf4f7498, 6, 1;
L_0x175d7e0 .part L_0x7fbbaf4f7498, 7, 1;
L_0x175d990 .part L_0x7fbbaf4f7498, 8, 1;
L_0x175de30 .part L_0x7fbbaf4f74e0, 0, 1;
L_0x175ded0 .part L_0x7fbbaf4f74e0, 1, 1;
L_0x175e380 .part L_0x7fbbaf4f74e0, 2, 1;
L_0x175e420 .part L_0x7fbbaf4f74e0, 3, 1;
L_0x175e8e0 .part L_0x7fbbaf4f74e0, 4, 1;
L_0x175e980 .part L_0x7fbbaf4f74e0, 5, 1;
L_0x175e4c0 .part L_0x7fbbaf4f74e0, 6, 1;
L_0x175e560 .part L_0x7fbbaf4f74e0, 7, 1;
L_0x175e710 .part L_0x7fbbaf4f74e0, 8, 1;
L_0x175e7b0 .part L_0x7fbbaf4f7528, 0, 1;
L_0x175ee70 .part L_0x7fbbaf4f7528, 1, 1;
L_0x175ef10 .part L_0x7fbbaf4f7528, 2, 1;
L_0x175ea20 .part L_0x7fbbaf4f7528, 3, 1;
L_0x175eac0 .part L_0x7fbbaf4f7528, 4, 1;
L_0x175eb60 .part L_0x7fbbaf4f7528, 5, 1;
L_0x175ec00 .part L_0x7fbbaf4f7528, 6, 1;
L_0x175eca0 .part L_0x7fbbaf4f7528, 7, 1;
L_0x175f430 .part L_0x7fbbaf4f7528, 8, 1;
LS_0x175efb0_0_0 .concat [ 1 1 1 1], L_0x1721970, L_0x1726f10, L_0x172c4b0, L_0x1732480;
LS_0x175efb0_0_4 .concat [ 1 1 1 1], L_0x17386b0, L_0x173e0d0, L_0x1743af0, L_0x174a520;
LS_0x175efb0_0_8 .concat [ 1 0 0 0], L_0x174ff40;
L_0x175efb0 .concat [ 4 4 1 0], LS_0x175efb0_0_0, LS_0x175efb0_0_4, LS_0x175efb0_0_8;
S_0x15eeb60 .scope module, "mux_16_1_1b_0[0]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x15fb900_0 .net "a", 0 0, L_0x1750140;  1 drivers
v0x15fb9c0_0 .net "b", 0 0, L_0x1750880;  1 drivers
v0x15fba80_0 .net "c", 0 0, L_0x17511b0;  1 drivers
v0x15fbb20_0 .net "d", 0 0, L_0x1751ae0;  1 drivers
v0x15fbbc0_0 .net "e", 0 0, L_0x1752240;  1 drivers
v0x15fbcb0_0 .net "f", 0 0, L_0x1753140;  1 drivers
v0x15fbd50_0 .net "g", 0 0, L_0x1754010;  1 drivers
v0x15fbdf0_0 .net "h", 0 0, L_0x1754e60;  1 drivers
v0x15fbe90_0 .net "i", 0 0, L_0x1756000;  1 drivers
v0x15fbfc0_0 .net "j", 0 0, L_0x1757090;  1 drivers
v0x15fc060_0 .net "k", 0 0, L_0x1758500;  1 drivers
v0x15fc100_0 .net "l", 0 0, L_0x17597d0;  1 drivers
v0x15fc1a0_0 .net "m", 0 0, L_0x175af10;  1 drivers
v0x15fc240_0 .net "n", 0 0, L_0x175c420;  1 drivers
v0x15fc2e0_0 .net "o", 0 0, L_0x175de30;  1 drivers
v0x15fc380_0 .net "p", 0 0, L_0x175e7b0;  1 drivers
v0x15fc420_0 .net "res", 0 0, L_0x1721970;  1 drivers
v0x15fc5d0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x15fc670_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x15fc710_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x15fc7b0_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x15fc850_0 .net "x", 0 0, L_0x171ebf0;  1 drivers
v0x15fc8f0_0 .net "y", 0 0, L_0x1721400;  1 drivers
S_0x15eef80 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x15eeb60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17215f0/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x17215f0 .delay 1 (1,1,1) L_0x17215f0/d;
L_0x1721700/d .functor AND 1, L_0x171ebf0, L_0x17215f0, C4<1>, C4<1>;
L_0x1721700 .delay 1 (3,3,3) L_0x1721700/d;
L_0x1721860/d .functor AND 1, L_0x1721400, L_0x175f160, C4<1>, C4<1>;
L_0x1721860 .delay 1 (3,3,3) L_0x1721860/d;
L_0x1721970/d .functor OR 1, L_0x1721700, L_0x1721860, C4<0>, C4<0>;
L_0x1721970 .delay 1 (3,3,3) L_0x1721970/d;
v0x15ef220_0 .net "a", 0 0, L_0x171ebf0;  alias, 1 drivers
v0x15ef300_0 .net "a_out", 0 0, L_0x1721700;  1 drivers
v0x15ef3c0_0 .net "b", 0 0, L_0x1721400;  alias, 1 drivers
v0x15ef490_0 .net "b_out", 0 0, L_0x1721860;  1 drivers
v0x15ef550_0 .net "not_sel", 0 0, L_0x17215f0;  1 drivers
v0x15ef660_0 .net "res", 0 0, L_0x1721970;  alias, 1 drivers
v0x15ef720_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x15ef860 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x15eeb60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x15f4c80_0 .net "a", 0 0, L_0x1750140;  alias, 1 drivers
v0x15f4d40_0 .net "b", 0 0, L_0x1750880;  alias, 1 drivers
v0x15f4e50_0 .net "c", 0 0, L_0x17511b0;  alias, 1 drivers
v0x15f4f40_0 .net "d", 0 0, L_0x1751ae0;  alias, 1 drivers
v0x15f5030_0 .net "e", 0 0, L_0x1752240;  alias, 1 drivers
v0x15f5170_0 .net "f", 0 0, L_0x1753140;  alias, 1 drivers
v0x15f5260_0 .net "g", 0 0, L_0x1754010;  alias, 1 drivers
v0x15f5350_0 .net "h", 0 0, L_0x1754e60;  alias, 1 drivers
v0x15f5440_0 .net "res", 0 0, L_0x171ebf0;  alias, 1 drivers
v0x15f5570_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x15f5610_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x15f5740_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x15f57e0_0 .net "x", 0 0, L_0x171d530;  1 drivers
v0x15f5880_0 .net "y", 0 0, L_0x171e680;  1 drivers
S_0x15efc00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x15ef860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171e870/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x171e870 .delay 1 (1,1,1) L_0x171e870/d;
L_0x171e980/d .functor AND 1, L_0x171d530, L_0x171e870, C4<1>, C4<1>;
L_0x171e980 .delay 1 (3,3,3) L_0x171e980/d;
L_0x171eae0/d .functor AND 1, L_0x171e680, L_0x175f200, C4<1>, C4<1>;
L_0x171eae0 .delay 1 (3,3,3) L_0x171eae0/d;
L_0x171ebf0/d .functor OR 1, L_0x171e980, L_0x171eae0, C4<0>, C4<0>;
L_0x171ebf0 .delay 1 (3,3,3) L_0x171ebf0/d;
v0x15efe50_0 .net "a", 0 0, L_0x171d530;  alias, 1 drivers
v0x15eff30_0 .net "a_out", 0 0, L_0x171e980;  1 drivers
v0x15efff0_0 .net "b", 0 0, L_0x171e680;  alias, 1 drivers
v0x15f00c0_0 .net "b_out", 0 0, L_0x171eae0;  1 drivers
v0x15f0180_0 .net "not_sel", 0 0, L_0x171e870;  1 drivers
v0x15f0290_0 .net "res", 0 0, L_0x171ebf0;  alias, 1 drivers
v0x15f0330_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x15f0480 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x15ef860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x15f20b0_0 .net "a", 0 0, L_0x1750140;  alias, 1 drivers
v0x15f2170_0 .net "ab_out", 0 0, L_0x171c9d0;  1 drivers
v0x15f2260_0 .net "b", 0 0, L_0x1750880;  alias, 1 drivers
v0x15f2330_0 .net "c", 0 0, L_0x17511b0;  alias, 1 drivers
v0x15f2400_0 .net "cd_out", 0 0, L_0x171cf80;  1 drivers
v0x15f2540_0 .net "d", 0 0, L_0x1751ae0;  alias, 1 drivers
v0x15f25e0_0 .net "res", 0 0, L_0x171d530;  alias, 1 drivers
v0x15f26d0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x15f27c0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15f0730 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x15f0480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171c5d0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x171c5d0 .delay 1 (1,1,1) L_0x171c5d0/d;
L_0x171c6e0/d .functor AND 1, L_0x1750140, L_0x171c5d0, C4<1>, C4<1>;
L_0x171c6e0 .delay 1 (3,3,3) L_0x171c6e0/d;
L_0x171c880/d .functor AND 1, L_0x1750880, L_0x175f340, C4<1>, C4<1>;
L_0x171c880 .delay 1 (3,3,3) L_0x171c880/d;
L_0x171c9d0/d .functor OR 1, L_0x171c6e0, L_0x171c880, C4<0>, C4<0>;
L_0x171c9d0 .delay 1 (3,3,3) L_0x171c9d0/d;
v0x15f0980_0 .net "a", 0 0, L_0x1750140;  alias, 1 drivers
v0x15f0a60_0 .net "a_out", 0 0, L_0x171c6e0;  1 drivers
v0x15f0b20_0 .net "b", 0 0, L_0x1750880;  alias, 1 drivers
v0x15f0bf0_0 .net "b_out", 0 0, L_0x171c880;  1 drivers
v0x15f0cb0_0 .net "not_sel", 0 0, L_0x171c5d0;  1 drivers
v0x15f0dc0_0 .net "res", 0 0, L_0x171c9d0;  alias, 1 drivers
v0x15f0e80_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15f0fc0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x15f0480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171cb80/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x171cb80 .delay 1 (1,1,1) L_0x171cb80/d;
L_0x171cc90/d .functor AND 1, L_0x17511b0, L_0x171cb80, C4<1>, C4<1>;
L_0x171cc90 .delay 1 (3,3,3) L_0x171cc90/d;
L_0x171ce30/d .functor AND 1, L_0x1751ae0, L_0x175f340, C4<1>, C4<1>;
L_0x171ce30 .delay 1 (3,3,3) L_0x171ce30/d;
L_0x171cf80/d .functor OR 1, L_0x171cc90, L_0x171ce30, C4<0>, C4<0>;
L_0x171cf80 .delay 1 (3,3,3) L_0x171cf80/d;
v0x15f1230_0 .net "a", 0 0, L_0x17511b0;  alias, 1 drivers
v0x15f12f0_0 .net "a_out", 0 0, L_0x171cc90;  1 drivers
v0x15f13b0_0 .net "b", 0 0, L_0x1751ae0;  alias, 1 drivers
v0x15f1480_0 .net "b_out", 0 0, L_0x171ce30;  1 drivers
v0x15f1540_0 .net "not_sel", 0 0, L_0x171cb80;  1 drivers
v0x15f1650_0 .net "res", 0 0, L_0x171cf80;  alias, 1 drivers
v0x15f1710_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15f1840 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x15f0480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171d130/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x171d130 .delay 1 (1,1,1) L_0x171d130/d;
L_0x171d240/d .functor AND 1, L_0x171c9d0, L_0x171d130, C4<1>, C4<1>;
L_0x171d240 .delay 1 (3,3,3) L_0x171d240/d;
L_0x171d3e0/d .functor AND 1, L_0x171cf80, L_0x175f2a0, C4<1>, C4<1>;
L_0x171d3e0 .delay 1 (3,3,3) L_0x171d3e0/d;
L_0x171d530/d .functor OR 1, L_0x171d240, L_0x171d3e0, C4<0>, C4<0>;
L_0x171d530 .delay 1 (3,3,3) L_0x171d530/d;
v0x15f1ac0_0 .net "a", 0 0, L_0x171c9d0;  alias, 1 drivers
v0x15f1b90_0 .net "a_out", 0 0, L_0x171d240;  1 drivers
v0x15f1c30_0 .net "b", 0 0, L_0x171cf80;  alias, 1 drivers
v0x15f1d30_0 .net "b_out", 0 0, L_0x171d3e0;  1 drivers
v0x15f1dd0_0 .net "not_sel", 0 0, L_0x171d130;  1 drivers
v0x15f1ec0_0 .net "res", 0 0, L_0x171d530;  alias, 1 drivers
v0x15f1f60_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15f2880 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x15ef860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x15f4450_0 .net "a", 0 0, L_0x1752240;  alias, 1 drivers
v0x15f4510_0 .net "ab_out", 0 0, L_0x171db20;  1 drivers
v0x15f4600_0 .net "b", 0 0, L_0x1753140;  alias, 1 drivers
v0x15f46d0_0 .net "c", 0 0, L_0x1754010;  alias, 1 drivers
v0x15f47a0_0 .net "cd_out", 0 0, L_0x171e0d0;  1 drivers
v0x15f48e0_0 .net "d", 0 0, L_0x1754e60;  alias, 1 drivers
v0x15f4980_0 .net "res", 0 0, L_0x171e680;  alias, 1 drivers
v0x15f4a70_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x15f4b10_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15f2ac0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x15f2880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171d720/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x171d720 .delay 1 (1,1,1) L_0x171d720/d;
L_0x171d830/d .functor AND 1, L_0x1752240, L_0x171d720, C4<1>, C4<1>;
L_0x171d830 .delay 1 (3,3,3) L_0x171d830/d;
L_0x171d9d0/d .functor AND 1, L_0x1753140, L_0x175f340, C4<1>, C4<1>;
L_0x171d9d0 .delay 1 (3,3,3) L_0x171d9d0/d;
L_0x171db20/d .functor OR 1, L_0x171d830, L_0x171d9d0, C4<0>, C4<0>;
L_0x171db20 .delay 1 (3,3,3) L_0x171db20/d;
v0x15f2d10_0 .net "a", 0 0, L_0x1752240;  alias, 1 drivers
v0x15f2df0_0 .net "a_out", 0 0, L_0x171d830;  1 drivers
v0x15f2eb0_0 .net "b", 0 0, L_0x1753140;  alias, 1 drivers
v0x15f2f80_0 .net "b_out", 0 0, L_0x171d9d0;  1 drivers
v0x15f3040_0 .net "not_sel", 0 0, L_0x171d720;  1 drivers
v0x15f3150_0 .net "res", 0 0, L_0x171db20;  alias, 1 drivers
v0x15f3210_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15f3330 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x15f2880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171dcd0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x171dcd0 .delay 1 (1,1,1) L_0x171dcd0/d;
L_0x171dde0/d .functor AND 1, L_0x1754010, L_0x171dcd0, C4<1>, C4<1>;
L_0x171dde0 .delay 1 (3,3,3) L_0x171dde0/d;
L_0x171df80/d .functor AND 1, L_0x1754e60, L_0x175f340, C4<1>, C4<1>;
L_0x171df80 .delay 1 (3,3,3) L_0x171df80/d;
L_0x171e0d0/d .functor OR 1, L_0x171dde0, L_0x171df80, C4<0>, C4<0>;
L_0x171e0d0 .delay 1 (3,3,3) L_0x171e0d0/d;
v0x15f35a0_0 .net "a", 0 0, L_0x1754010;  alias, 1 drivers
v0x15f3660_0 .net "a_out", 0 0, L_0x171dde0;  1 drivers
v0x15f3720_0 .net "b", 0 0, L_0x1754e60;  alias, 1 drivers
v0x15f37f0_0 .net "b_out", 0 0, L_0x171df80;  1 drivers
v0x15f38b0_0 .net "not_sel", 0 0, L_0x171dcd0;  1 drivers
v0x15f39c0_0 .net "res", 0 0, L_0x171e0d0;  alias, 1 drivers
v0x15f3a80_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15f3c30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x15f2880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171e280/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x171e280 .delay 1 (1,1,1) L_0x171e280/d;
L_0x171e390/d .functor AND 1, L_0x171db20, L_0x171e280, C4<1>, C4<1>;
L_0x171e390 .delay 1 (3,3,3) L_0x171e390/d;
L_0x171e530/d .functor AND 1, L_0x171e0d0, L_0x175f2a0, C4<1>, C4<1>;
L_0x171e530 .delay 1 (3,3,3) L_0x171e530/d;
L_0x171e680/d .functor OR 1, L_0x171e390, L_0x171e530, C4<0>, C4<0>;
L_0x171e680 .delay 1 (3,3,3) L_0x171e680/d;
v0x15f3e60_0 .net "a", 0 0, L_0x171db20;  alias, 1 drivers
v0x15f3f30_0 .net "a_out", 0 0, L_0x171e390;  1 drivers
v0x15f3fd0_0 .net "b", 0 0, L_0x171e0d0;  alias, 1 drivers
v0x15f40d0_0 .net "b_out", 0 0, L_0x171e530;  1 drivers
v0x15f4170_0 .net "not_sel", 0 0, L_0x171e280;  1 drivers
v0x15f4260_0 .net "res", 0 0, L_0x171e680;  alias, 1 drivers
v0x15f4300_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15f5ab0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x15eeb60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x15fabd0_0 .net "a", 0 0, L_0x1756000;  alias, 1 drivers
v0x15fac90_0 .net "b", 0 0, L_0x1757090;  alias, 1 drivers
v0x15fada0_0 .net "c", 0 0, L_0x1758500;  alias, 1 drivers
v0x15fae90_0 .net "d", 0 0, L_0x17597d0;  alias, 1 drivers
v0x15faf80_0 .net "e", 0 0, L_0x175af10;  alias, 1 drivers
v0x15fb0c0_0 .net "f", 0 0, L_0x175c420;  alias, 1 drivers
v0x15fb1b0_0 .net "g", 0 0, L_0x175de30;  alias, 1 drivers
v0x15fb2a0_0 .net "h", 0 0, L_0x175e7b0;  alias, 1 drivers
v0x15fb390_0 .net "res", 0 0, L_0x1721400;  alias, 1 drivers
v0x15fb430_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x15fb4d0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x15fb570_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x15fb610_0 .net "x", 0 0, L_0x171fd40;  1 drivers
v0x15fb6b0_0 .net "y", 0 0, L_0x1720e90;  1 drivers
S_0x15f5d70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x15f5ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1721080/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1721080 .delay 1 (1,1,1) L_0x1721080/d;
L_0x1721190/d .functor AND 1, L_0x171fd40, L_0x1721080, C4<1>, C4<1>;
L_0x1721190 .delay 1 (3,3,3) L_0x1721190/d;
L_0x17212f0/d .functor AND 1, L_0x1720e90, L_0x175f200, C4<1>, C4<1>;
L_0x17212f0 .delay 1 (3,3,3) L_0x17212f0/d;
L_0x1721400/d .functor OR 1, L_0x1721190, L_0x17212f0, C4<0>, C4<0>;
L_0x1721400 .delay 1 (3,3,3) L_0x1721400/d;
v0x15f5fc0_0 .net "a", 0 0, L_0x171fd40;  alias, 1 drivers
v0x15f60a0_0 .net "a_out", 0 0, L_0x1721190;  1 drivers
v0x15f6160_0 .net "b", 0 0, L_0x1720e90;  alias, 1 drivers
v0x15f6200_0 .net "b_out", 0 0, L_0x17212f0;  1 drivers
v0x15f62c0_0 .net "not_sel", 0 0, L_0x1721080;  1 drivers
v0x15f63d0_0 .net "res", 0 0, L_0x1721400;  alias, 1 drivers
v0x15f6470_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x15f65c0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x15f5ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x15f8050_0 .net "a", 0 0, L_0x1756000;  alias, 1 drivers
v0x15f8110_0 .net "ab_out", 0 0, L_0x171f1e0;  1 drivers
v0x15f8200_0 .net "b", 0 0, L_0x1757090;  alias, 1 drivers
v0x15f82d0_0 .net "c", 0 0, L_0x1758500;  alias, 1 drivers
v0x15f83a0_0 .net "cd_out", 0 0, L_0x171f790;  1 drivers
v0x15f84e0_0 .net "d", 0 0, L_0x17597d0;  alias, 1 drivers
v0x15f8580_0 .net "res", 0 0, L_0x171fd40;  alias, 1 drivers
v0x15f8670_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x15f8710_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15f6870 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x15f65c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171ede0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x171ede0 .delay 1 (1,1,1) L_0x171ede0/d;
L_0x171eef0/d .functor AND 1, L_0x1756000, L_0x171ede0, C4<1>, C4<1>;
L_0x171eef0 .delay 1 (3,3,3) L_0x171eef0/d;
L_0x171f090/d .functor AND 1, L_0x1757090, L_0x175f340, C4<1>, C4<1>;
L_0x171f090 .delay 1 (3,3,3) L_0x171f090/d;
L_0x171f1e0/d .functor OR 1, L_0x171eef0, L_0x171f090, C4<0>, C4<0>;
L_0x171f1e0 .delay 1 (3,3,3) L_0x171f1e0/d;
v0x15f6ac0_0 .net "a", 0 0, L_0x1756000;  alias, 1 drivers
v0x15f6ba0_0 .net "a_out", 0 0, L_0x171eef0;  1 drivers
v0x15f6c60_0 .net "b", 0 0, L_0x1757090;  alias, 1 drivers
v0x15f6d00_0 .net "b_out", 0 0, L_0x171f090;  1 drivers
v0x15f6dc0_0 .net "not_sel", 0 0, L_0x171ede0;  1 drivers
v0x15f6ed0_0 .net "res", 0 0, L_0x171f1e0;  alias, 1 drivers
v0x15f6f90_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15f70b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x15f65c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171f390/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x171f390 .delay 1 (1,1,1) L_0x171f390/d;
L_0x171f4a0/d .functor AND 1, L_0x1758500, L_0x171f390, C4<1>, C4<1>;
L_0x171f4a0 .delay 1 (3,3,3) L_0x171f4a0/d;
L_0x171f640/d .functor AND 1, L_0x17597d0, L_0x175f340, C4<1>, C4<1>;
L_0x171f640 .delay 1 (3,3,3) L_0x171f640/d;
L_0x171f790/d .functor OR 1, L_0x171f4a0, L_0x171f640, C4<0>, C4<0>;
L_0x171f790 .delay 1 (3,3,3) L_0x171f790/d;
v0x15f7320_0 .net "a", 0 0, L_0x1758500;  alias, 1 drivers
v0x15f73e0_0 .net "a_out", 0 0, L_0x171f4a0;  1 drivers
v0x15f74a0_0 .net "b", 0 0, L_0x17597d0;  alias, 1 drivers
v0x15f7540_0 .net "b_out", 0 0, L_0x171f640;  1 drivers
v0x15f7600_0 .net "not_sel", 0 0, L_0x171f390;  1 drivers
v0x15f7710_0 .net "res", 0 0, L_0x171f790;  alias, 1 drivers
v0x15f77d0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15f78f0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x15f65c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171f940/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x171f940 .delay 1 (1,1,1) L_0x171f940/d;
L_0x171fa50/d .functor AND 1, L_0x171f1e0, L_0x171f940, C4<1>, C4<1>;
L_0x171fa50 .delay 1 (3,3,3) L_0x171fa50/d;
L_0x171fbf0/d .functor AND 1, L_0x171f790, L_0x175f2a0, C4<1>, C4<1>;
L_0x171fbf0 .delay 1 (3,3,3) L_0x171fbf0/d;
L_0x171fd40/d .functor OR 1, L_0x171fa50, L_0x171fbf0, C4<0>, C4<0>;
L_0x171fd40 .delay 1 (3,3,3) L_0x171fd40/d;
v0x15f7b40_0 .net "a", 0 0, L_0x171f1e0;  alias, 1 drivers
v0x15f7be0_0 .net "a_out", 0 0, L_0x171fa50;  1 drivers
v0x15f7c80_0 .net "b", 0 0, L_0x171f790;  alias, 1 drivers
v0x15f7d20_0 .net "b_out", 0 0, L_0x171fbf0;  1 drivers
v0x15f7dc0_0 .net "not_sel", 0 0, L_0x171f940;  1 drivers
v0x15f7eb0_0 .net "res", 0 0, L_0x171fd40;  alias, 1 drivers
v0x15f7f50_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15f87f0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x15f5ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x15fa360_0 .net "a", 0 0, L_0x175af10;  alias, 1 drivers
v0x15fa420_0 .net "ab_out", 0 0, L_0x1720330;  1 drivers
v0x15fa510_0 .net "b", 0 0, L_0x175c420;  alias, 1 drivers
v0x15fa5e0_0 .net "c", 0 0, L_0x175de30;  alias, 1 drivers
v0x15fa6b0_0 .net "cd_out", 0 0, L_0x17208e0;  1 drivers
v0x15fa7f0_0 .net "d", 0 0, L_0x175e7b0;  alias, 1 drivers
v0x15fa890_0 .net "res", 0 0, L_0x1720e90;  alias, 1 drivers
v0x15fa980_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x15faa20_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15f8a30 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x15f87f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x171ff30/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x171ff30 .delay 1 (1,1,1) L_0x171ff30/d;
L_0x1720040/d .functor AND 1, L_0x175af10, L_0x171ff30, C4<1>, C4<1>;
L_0x1720040 .delay 1 (3,3,3) L_0x1720040/d;
L_0x17201e0/d .functor AND 1, L_0x175c420, L_0x175f340, C4<1>, C4<1>;
L_0x17201e0 .delay 1 (3,3,3) L_0x17201e0/d;
L_0x1720330/d .functor OR 1, L_0x1720040, L_0x17201e0, C4<0>, C4<0>;
L_0x1720330 .delay 1 (3,3,3) L_0x1720330/d;
v0x15f8c80_0 .net "a", 0 0, L_0x175af10;  alias, 1 drivers
v0x15f8d60_0 .net "a_out", 0 0, L_0x1720040;  1 drivers
v0x15f8e20_0 .net "b", 0 0, L_0x175c420;  alias, 1 drivers
v0x15f8ef0_0 .net "b_out", 0 0, L_0x17201e0;  1 drivers
v0x15f8fb0_0 .net "not_sel", 0 0, L_0x171ff30;  1 drivers
v0x15f90c0_0 .net "res", 0 0, L_0x1720330;  alias, 1 drivers
v0x15f9180_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15f92a0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x15f87f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17204e0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x17204e0 .delay 1 (1,1,1) L_0x17204e0/d;
L_0x17205f0/d .functor AND 1, L_0x175de30, L_0x17204e0, C4<1>, C4<1>;
L_0x17205f0 .delay 1 (3,3,3) L_0x17205f0/d;
L_0x1720790/d .functor AND 1, L_0x175e7b0, L_0x175f340, C4<1>, C4<1>;
L_0x1720790 .delay 1 (3,3,3) L_0x1720790/d;
L_0x17208e0/d .functor OR 1, L_0x17205f0, L_0x1720790, C4<0>, C4<0>;
L_0x17208e0 .delay 1 (3,3,3) L_0x17208e0/d;
v0x15f9510_0 .net "a", 0 0, L_0x175de30;  alias, 1 drivers
v0x15f95d0_0 .net "a_out", 0 0, L_0x17205f0;  1 drivers
v0x15f9690_0 .net "b", 0 0, L_0x175e7b0;  alias, 1 drivers
v0x15f9760_0 .net "b_out", 0 0, L_0x1720790;  1 drivers
v0x15f9820_0 .net "not_sel", 0 0, L_0x17204e0;  1 drivers
v0x15f9930_0 .net "res", 0 0, L_0x17208e0;  alias, 1 drivers
v0x15f99f0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15f9b10 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x15f87f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1720a90/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1720a90 .delay 1 (1,1,1) L_0x1720a90/d;
L_0x1720ba0/d .functor AND 1, L_0x1720330, L_0x1720a90, C4<1>, C4<1>;
L_0x1720ba0 .delay 1 (3,3,3) L_0x1720ba0/d;
L_0x1720d40/d .functor AND 1, L_0x17208e0, L_0x175f2a0, C4<1>, C4<1>;
L_0x1720d40 .delay 1 (3,3,3) L_0x1720d40/d;
L_0x1720e90/d .functor OR 1, L_0x1720ba0, L_0x1720d40, C4<0>, C4<0>;
L_0x1720e90 .delay 1 (3,3,3) L_0x1720e90/d;
v0x15f9d90_0 .net "a", 0 0, L_0x1720330;  alias, 1 drivers
v0x15f9e60_0 .net "a_out", 0 0, L_0x1720ba0;  1 drivers
v0x15f9f00_0 .net "b", 0 0, L_0x17208e0;  alias, 1 drivers
v0x15fa000_0 .net "b_out", 0 0, L_0x1720d40;  1 drivers
v0x15fa0a0_0 .net "not_sel", 0 0, L_0x1720a90;  1 drivers
v0x15fa190_0 .net "res", 0 0, L_0x1720e90;  alias, 1 drivers
v0x15fa230_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15fcc60 .scope module, "mux_16_1_1b_0[1]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1609c40_0 .net "a", 0 0, L_0x17501e0;  1 drivers
v0x1609d00_0 .net "b", 0 0, L_0x1750980;  1 drivers
v0x1609dc0_0 .net "c", 0 0, L_0x1751250;  1 drivers
v0x1609e60_0 .net "d", 0 0, L_0x1751c70;  1 drivers
v0x1609f00_0 .net "e", 0 0, L_0x17525d0;  1 drivers
v0x1609ff0_0 .net "f", 0 0, L_0x1753360;  1 drivers
v0x160a090_0 .net "g", 0 0, L_0x17540b0;  1 drivers
v0x160a130_0 .net "h", 0 0, L_0x1755110;  1 drivers
v0x160a1d0_0 .net "i", 0 0, L_0x17560a0;  1 drivers
v0x160a270_0 .net "j", 0 0, L_0x17573d0;  1 drivers
v0x160a310_0 .net "k", 0 0, L_0x17585a0;  1 drivers
v0x160a3b0_0 .net "l", 0 0, L_0x1759ba0;  1 drivers
v0x160a450_0 .net "m", 0 0, L_0x175afb0;  1 drivers
v0x160a4f0_0 .net "n", 0 0, L_0x175c880;  1 drivers
v0x160a590_0 .net "o", 0 0, L_0x175ded0;  1 drivers
v0x160a630_0 .net "p", 0 0, L_0x175ee70;  1 drivers
v0x160a6d0_0 .net "res", 0 0, L_0x1726f10;  1 drivers
v0x160a770_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x160a810_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x160a8b0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x160a950_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x160a9f0_0 .net "x", 0 0, L_0x1724190;  1 drivers
v0x160aa90_0 .net "y", 0 0, L_0x17269a0;  1 drivers
S_0x15fd030 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x15fcc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1726b90/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x1726b90 .delay 1 (1,1,1) L_0x1726b90/d;
L_0x1726ca0/d .functor AND 1, L_0x1724190, L_0x1726b90, C4<1>, C4<1>;
L_0x1726ca0 .delay 1 (3,3,3) L_0x1726ca0/d;
L_0x1726e00/d .functor AND 1, L_0x17269a0, L_0x175f160, C4<1>, C4<1>;
L_0x1726e00 .delay 1 (3,3,3) L_0x1726e00/d;
L_0x1726f10/d .functor OR 1, L_0x1726ca0, L_0x1726e00, C4<0>, C4<0>;
L_0x1726f10 .delay 1 (3,3,3) L_0x1726f10/d;
v0x15fd1c0_0 .net "a", 0 0, L_0x1724190;  alias, 1 drivers
v0x15fd2a0_0 .net "a_out", 0 0, L_0x1726ca0;  1 drivers
v0x15fd360_0 .net "b", 0 0, L_0x17269a0;  alias, 1 drivers
v0x15fd400_0 .net "b_out", 0 0, L_0x1726e00;  1 drivers
v0x15fd4c0_0 .net "not_sel", 0 0, L_0x1726b90;  1 drivers
v0x15fd5d0_0 .net "res", 0 0, L_0x1726f10;  alias, 1 drivers
v0x15fd690_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x15fd800 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x15fcc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1602cc0_0 .net "a", 0 0, L_0x17501e0;  alias, 1 drivers
v0x1602d80_0 .net "b", 0 0, L_0x1750980;  alias, 1 drivers
v0x1602e90_0 .net "c", 0 0, L_0x1751250;  alias, 1 drivers
v0x1602f80_0 .net "d", 0 0, L_0x1751c70;  alias, 1 drivers
v0x1603070_0 .net "e", 0 0, L_0x17525d0;  alias, 1 drivers
v0x16031b0_0 .net "f", 0 0, L_0x1753360;  alias, 1 drivers
v0x16032a0_0 .net "g", 0 0, L_0x17540b0;  alias, 1 drivers
v0x1603390_0 .net "h", 0 0, L_0x1755110;  alias, 1 drivers
v0x1603480_0 .net "res", 0 0, L_0x1724190;  alias, 1 drivers
v0x16035b0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1603650_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x16036f0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1603790_0 .net "x", 0 0, L_0x1722ad0;  1 drivers
v0x1603830_0 .net "y", 0 0, L_0x1723c20;  1 drivers
S_0x15fdba0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x15fd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1723e10/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1723e10 .delay 1 (1,1,1) L_0x1723e10/d;
L_0x1723f20/d .functor AND 1, L_0x1722ad0, L_0x1723e10, C4<1>, C4<1>;
L_0x1723f20 .delay 1 (3,3,3) L_0x1723f20/d;
L_0x1724080/d .functor AND 1, L_0x1723c20, L_0x175f200, C4<1>, C4<1>;
L_0x1724080 .delay 1 (3,3,3) L_0x1724080/d;
L_0x1724190/d .functor OR 1, L_0x1723f20, L_0x1724080, C4<0>, C4<0>;
L_0x1724190 .delay 1 (3,3,3) L_0x1724190/d;
v0x15fddf0_0 .net "a", 0 0, L_0x1722ad0;  alias, 1 drivers
v0x15fded0_0 .net "a_out", 0 0, L_0x1723f20;  1 drivers
v0x15fdf90_0 .net "b", 0 0, L_0x1723c20;  alias, 1 drivers
v0x15fe030_0 .net "b_out", 0 0, L_0x1724080;  1 drivers
v0x15fe0f0_0 .net "not_sel", 0 0, L_0x1723e10;  1 drivers
v0x15fe200_0 .net "res", 0 0, L_0x1724190;  alias, 1 drivers
v0x15fe2a0_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x15fe3a0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x15fd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1600070_0 .net "a", 0 0, L_0x17501e0;  alias, 1 drivers
v0x1600130_0 .net "ab_out", 0 0, L_0x1721f70;  1 drivers
v0x1600220_0 .net "b", 0 0, L_0x1750980;  alias, 1 drivers
v0x16002f0_0 .net "c", 0 0, L_0x1751250;  alias, 1 drivers
v0x16003c0_0 .net "cd_out", 0 0, L_0x1722520;  1 drivers
v0x1600500_0 .net "d", 0 0, L_0x1751c70;  alias, 1 drivers
v0x16005a0_0 .net "res", 0 0, L_0x1722ad0;  alias, 1 drivers
v0x1600690_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1600730_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x15fe650 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x15fe3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1721b70/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1721b70 .delay 1 (1,1,1) L_0x1721b70/d;
L_0x1721c80/d .functor AND 1, L_0x17501e0, L_0x1721b70, C4<1>, C4<1>;
L_0x1721c80 .delay 1 (3,3,3) L_0x1721c80/d;
L_0x1721e20/d .functor AND 1, L_0x1750980, L_0x175f340, C4<1>, C4<1>;
L_0x1721e20 .delay 1 (3,3,3) L_0x1721e20/d;
L_0x1721f70/d .functor OR 1, L_0x1721c80, L_0x1721e20, C4<0>, C4<0>;
L_0x1721f70 .delay 1 (3,3,3) L_0x1721f70/d;
v0x15fe8a0_0 .net "a", 0 0, L_0x17501e0;  alias, 1 drivers
v0x15fe980_0 .net "a_out", 0 0, L_0x1721c80;  1 drivers
v0x15fea40_0 .net "b", 0 0, L_0x1750980;  alias, 1 drivers
v0x15feae0_0 .net "b_out", 0 0, L_0x1721e20;  1 drivers
v0x15feba0_0 .net "not_sel", 0 0, L_0x1721b70;  1 drivers
v0x15fecb0_0 .net "res", 0 0, L_0x1721f70;  alias, 1 drivers
v0x15fed70_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15fee90 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x15fe3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1722120/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1722120 .delay 1 (1,1,1) L_0x1722120/d;
L_0x1722230/d .functor AND 1, L_0x1751250, L_0x1722120, C4<1>, C4<1>;
L_0x1722230 .delay 1 (3,3,3) L_0x1722230/d;
L_0x17223d0/d .functor AND 1, L_0x1751c70, L_0x175f340, C4<1>, C4<1>;
L_0x17223d0 .delay 1 (3,3,3) L_0x17223d0/d;
L_0x1722520/d .functor OR 1, L_0x1722230, L_0x17223d0, C4<0>, C4<0>;
L_0x1722520 .delay 1 (3,3,3) L_0x1722520/d;
v0x15ff100_0 .net "a", 0 0, L_0x1751250;  alias, 1 drivers
v0x15ff1c0_0 .net "a_out", 0 0, L_0x1722230;  1 drivers
v0x15ff280_0 .net "b", 0 0, L_0x1751c70;  alias, 1 drivers
v0x15ff320_0 .net "b_out", 0 0, L_0x17223d0;  1 drivers
v0x15ff3e0_0 .net "not_sel", 0 0, L_0x1722120;  1 drivers
v0x15ff4f0_0 .net "res", 0 0, L_0x1722520;  alias, 1 drivers
v0x15ff5b0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x15ff8e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x15fe3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17226d0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x17226d0 .delay 1 (1,1,1) L_0x17226d0/d;
L_0x17227e0/d .functor AND 1, L_0x1721f70, L_0x17226d0, C4<1>, C4<1>;
L_0x17227e0 .delay 1 (3,3,3) L_0x17227e0/d;
L_0x1722980/d .functor AND 1, L_0x1722520, L_0x175f2a0, C4<1>, C4<1>;
L_0x1722980 .delay 1 (3,3,3) L_0x1722980/d;
L_0x1722ad0/d .functor OR 1, L_0x17227e0, L_0x1722980, C4<0>, C4<0>;
L_0x1722ad0 .delay 1 (3,3,3) L_0x1722ad0/d;
v0x15ffb30_0 .net "a", 0 0, L_0x1721f70;  alias, 1 drivers
v0x15ffbd0_0 .net "a_out", 0 0, L_0x17227e0;  1 drivers
v0x15ffc70_0 .net "b", 0 0, L_0x1722520;  alias, 1 drivers
v0x15ffd10_0 .net "b_out", 0 0, L_0x1722980;  1 drivers
v0x15ffdb0_0 .net "not_sel", 0 0, L_0x17226d0;  1 drivers
v0x15ffea0_0 .net "res", 0 0, L_0x1722ad0;  alias, 1 drivers
v0x15fff40_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x16008e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x15fd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1602450_0 .net "a", 0 0, L_0x17525d0;  alias, 1 drivers
v0x1602510_0 .net "ab_out", 0 0, L_0x17230c0;  1 drivers
v0x1602600_0 .net "b", 0 0, L_0x1753360;  alias, 1 drivers
v0x16026d0_0 .net "c", 0 0, L_0x17540b0;  alias, 1 drivers
v0x16027a0_0 .net "cd_out", 0 0, L_0x1723670;  1 drivers
v0x16028e0_0 .net "d", 0 0, L_0x1755110;  alias, 1 drivers
v0x1602980_0 .net "res", 0 0, L_0x1723c20;  alias, 1 drivers
v0x1602a70_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1602b10_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1600b20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x16008e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1722cc0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1722cc0 .delay 1 (1,1,1) L_0x1722cc0/d;
L_0x1722dd0/d .functor AND 1, L_0x17525d0, L_0x1722cc0, C4<1>, C4<1>;
L_0x1722dd0 .delay 1 (3,3,3) L_0x1722dd0/d;
L_0x1722f70/d .functor AND 1, L_0x1753360, L_0x175f340, C4<1>, C4<1>;
L_0x1722f70 .delay 1 (3,3,3) L_0x1722f70/d;
L_0x17230c0/d .functor OR 1, L_0x1722dd0, L_0x1722f70, C4<0>, C4<0>;
L_0x17230c0 .delay 1 (3,3,3) L_0x17230c0/d;
v0x1600d70_0 .net "a", 0 0, L_0x17525d0;  alias, 1 drivers
v0x1600e50_0 .net "a_out", 0 0, L_0x1722dd0;  1 drivers
v0x1600f10_0 .net "b", 0 0, L_0x1753360;  alias, 1 drivers
v0x1600fe0_0 .net "b_out", 0 0, L_0x1722f70;  1 drivers
v0x16010a0_0 .net "not_sel", 0 0, L_0x1722cc0;  1 drivers
v0x16011b0_0 .net "res", 0 0, L_0x17230c0;  alias, 1 drivers
v0x1601270_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1601390 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x16008e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1723270/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1723270 .delay 1 (1,1,1) L_0x1723270/d;
L_0x1723380/d .functor AND 1, L_0x17540b0, L_0x1723270, C4<1>, C4<1>;
L_0x1723380 .delay 1 (3,3,3) L_0x1723380/d;
L_0x1723520/d .functor AND 1, L_0x1755110, L_0x175f340, C4<1>, C4<1>;
L_0x1723520 .delay 1 (3,3,3) L_0x1723520/d;
L_0x1723670/d .functor OR 1, L_0x1723380, L_0x1723520, C4<0>, C4<0>;
L_0x1723670 .delay 1 (3,3,3) L_0x1723670/d;
v0x1601600_0 .net "a", 0 0, L_0x17540b0;  alias, 1 drivers
v0x16016c0_0 .net "a_out", 0 0, L_0x1723380;  1 drivers
v0x1601780_0 .net "b", 0 0, L_0x1755110;  alias, 1 drivers
v0x1601850_0 .net "b_out", 0 0, L_0x1723520;  1 drivers
v0x1601910_0 .net "not_sel", 0 0, L_0x1723270;  1 drivers
v0x1601a20_0 .net "res", 0 0, L_0x1723670;  alias, 1 drivers
v0x1601ae0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1601c00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x16008e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1723820/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1723820 .delay 1 (1,1,1) L_0x1723820/d;
L_0x1723930/d .functor AND 1, L_0x17230c0, L_0x1723820, C4<1>, C4<1>;
L_0x1723930 .delay 1 (3,3,3) L_0x1723930/d;
L_0x1723ad0/d .functor AND 1, L_0x1723670, L_0x175f2a0, C4<1>, C4<1>;
L_0x1723ad0 .delay 1 (3,3,3) L_0x1723ad0/d;
L_0x1723c20/d .functor OR 1, L_0x1723930, L_0x1723ad0, C4<0>, C4<0>;
L_0x1723c20 .delay 1 (3,3,3) L_0x1723c20/d;
v0x1601e80_0 .net "a", 0 0, L_0x17230c0;  alias, 1 drivers
v0x1601f50_0 .net "a_out", 0 0, L_0x1723930;  1 drivers
v0x1601ff0_0 .net "b", 0 0, L_0x1723670;  alias, 1 drivers
v0x16020f0_0 .net "b_out", 0 0, L_0x1723ad0;  1 drivers
v0x1602190_0 .net "not_sel", 0 0, L_0x1723820;  1 drivers
v0x1602280_0 .net "res", 0 0, L_0x1723c20;  alias, 1 drivers
v0x1602320_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1603a80 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x15fcc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1608e80_0 .net "a", 0 0, L_0x17560a0;  alias, 1 drivers
v0x1608f40_0 .net "b", 0 0, L_0x17573d0;  alias, 1 drivers
v0x1609050_0 .net "c", 0 0, L_0x17585a0;  alias, 1 drivers
v0x1609140_0 .net "d", 0 0, L_0x1759ba0;  alias, 1 drivers
v0x1609230_0 .net "e", 0 0, L_0x175afb0;  alias, 1 drivers
v0x1609370_0 .net "f", 0 0, L_0x175c880;  alias, 1 drivers
v0x1609460_0 .net "g", 0 0, L_0x175ded0;  alias, 1 drivers
v0x1609550_0 .net "h", 0 0, L_0x175ee70;  alias, 1 drivers
v0x1609640_0 .net "res", 0 0, L_0x17269a0;  alias, 1 drivers
v0x1609770_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1609810_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x16098b0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1609950_0 .net "x", 0 0, L_0x17252e0;  1 drivers
v0x16099f0_0 .net "y", 0 0, L_0x1726430;  1 drivers
S_0x1603d90 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1603a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1726620/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1726620 .delay 1 (1,1,1) L_0x1726620/d;
L_0x1726730/d .functor AND 1, L_0x17252e0, L_0x1726620, C4<1>, C4<1>;
L_0x1726730 .delay 1 (3,3,3) L_0x1726730/d;
L_0x1726890/d .functor AND 1, L_0x1726430, L_0x175f200, C4<1>, C4<1>;
L_0x1726890 .delay 1 (3,3,3) L_0x1726890/d;
L_0x17269a0/d .functor OR 1, L_0x1726730, L_0x1726890, C4<0>, C4<0>;
L_0x17269a0 .delay 1 (3,3,3) L_0x17269a0/d;
v0x1603fe0_0 .net "a", 0 0, L_0x17252e0;  alias, 1 drivers
v0x16040c0_0 .net "a_out", 0 0, L_0x1726730;  1 drivers
v0x1604180_0 .net "b", 0 0, L_0x1726430;  alias, 1 drivers
v0x1604220_0 .net "b_out", 0 0, L_0x1726890;  1 drivers
v0x16042e0_0 .net "not_sel", 0 0, L_0x1726620;  1 drivers
v0x16043f0_0 .net "res", 0 0, L_0x17269a0;  alias, 1 drivers
v0x1604490_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x1604590 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1603a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1606230_0 .net "a", 0 0, L_0x17560a0;  alias, 1 drivers
v0x16062f0_0 .net "ab_out", 0 0, L_0x1724780;  1 drivers
v0x16063e0_0 .net "b", 0 0, L_0x17573d0;  alias, 1 drivers
v0x16064b0_0 .net "c", 0 0, L_0x17585a0;  alias, 1 drivers
v0x1606580_0 .net "cd_out", 0 0, L_0x1724d30;  1 drivers
v0x16066c0_0 .net "d", 0 0, L_0x1759ba0;  alias, 1 drivers
v0x1606760_0 .net "res", 0 0, L_0x17252e0;  alias, 1 drivers
v0x1606850_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x16068f0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1604840 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1604590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1724380/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1724380 .delay 1 (1,1,1) L_0x1724380/d;
L_0x1724490/d .functor AND 1, L_0x17560a0, L_0x1724380, C4<1>, C4<1>;
L_0x1724490 .delay 1 (3,3,3) L_0x1724490/d;
L_0x1724630/d .functor AND 1, L_0x17573d0, L_0x175f340, C4<1>, C4<1>;
L_0x1724630 .delay 1 (3,3,3) L_0x1724630/d;
L_0x1724780/d .functor OR 1, L_0x1724490, L_0x1724630, C4<0>, C4<0>;
L_0x1724780 .delay 1 (3,3,3) L_0x1724780/d;
v0x1604a90_0 .net "a", 0 0, L_0x17560a0;  alias, 1 drivers
v0x1604b70_0 .net "a_out", 0 0, L_0x1724490;  1 drivers
v0x1604c30_0 .net "b", 0 0, L_0x17573d0;  alias, 1 drivers
v0x1604cd0_0 .net "b_out", 0 0, L_0x1724630;  1 drivers
v0x1604d90_0 .net "not_sel", 0 0, L_0x1724380;  1 drivers
v0x1604ea0_0 .net "res", 0 0, L_0x1724780;  alias, 1 drivers
v0x1604f60_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1605080 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1604590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1724930/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1724930 .delay 1 (1,1,1) L_0x1724930/d;
L_0x1724a40/d .functor AND 1, L_0x17585a0, L_0x1724930, C4<1>, C4<1>;
L_0x1724a40 .delay 1 (3,3,3) L_0x1724a40/d;
L_0x1724be0/d .functor AND 1, L_0x1759ba0, L_0x175f340, C4<1>, C4<1>;
L_0x1724be0 .delay 1 (3,3,3) L_0x1724be0/d;
L_0x1724d30/d .functor OR 1, L_0x1724a40, L_0x1724be0, C4<0>, C4<0>;
L_0x1724d30 .delay 1 (3,3,3) L_0x1724d30/d;
v0x16052f0_0 .net "a", 0 0, L_0x17585a0;  alias, 1 drivers
v0x16053b0_0 .net "a_out", 0 0, L_0x1724a40;  1 drivers
v0x1605470_0 .net "b", 0 0, L_0x1759ba0;  alias, 1 drivers
v0x1605510_0 .net "b_out", 0 0, L_0x1724be0;  1 drivers
v0x16055d0_0 .net "not_sel", 0 0, L_0x1724930;  1 drivers
v0x16056e0_0 .net "res", 0 0, L_0x1724d30;  alias, 1 drivers
v0x16057a0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16058c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1604590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1724ee0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1724ee0 .delay 1 (1,1,1) L_0x1724ee0/d;
L_0x1724ff0/d .functor AND 1, L_0x1724780, L_0x1724ee0, C4<1>, C4<1>;
L_0x1724ff0 .delay 1 (3,3,3) L_0x1724ff0/d;
L_0x1725190/d .functor AND 1, L_0x1724d30, L_0x175f2a0, C4<1>, C4<1>;
L_0x1725190 .delay 1 (3,3,3) L_0x1725190/d;
L_0x17252e0/d .functor OR 1, L_0x1724ff0, L_0x1725190, C4<0>, C4<0>;
L_0x17252e0 .delay 1 (3,3,3) L_0x17252e0/d;
v0x1605b10_0 .net "a", 0 0, L_0x1724780;  alias, 1 drivers
v0x1605bb0_0 .net "a_out", 0 0, L_0x1724ff0;  1 drivers
v0x1605c50_0 .net "b", 0 0, L_0x1724d30;  alias, 1 drivers
v0x1605cf0_0 .net "b_out", 0 0, L_0x1725190;  1 drivers
v0x1605d90_0 .net "not_sel", 0 0, L_0x1724ee0;  1 drivers
v0x1605e80_0 .net "res", 0 0, L_0x17252e0;  alias, 1 drivers
v0x1605f20_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1606aa0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1603a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1608610_0 .net "a", 0 0, L_0x175afb0;  alias, 1 drivers
v0x16086d0_0 .net "ab_out", 0 0, L_0x17258d0;  1 drivers
v0x16087c0_0 .net "b", 0 0, L_0x175c880;  alias, 1 drivers
v0x1608890_0 .net "c", 0 0, L_0x175ded0;  alias, 1 drivers
v0x1608960_0 .net "cd_out", 0 0, L_0x1725e80;  1 drivers
v0x1608aa0_0 .net "d", 0 0, L_0x175ee70;  alias, 1 drivers
v0x1608b40_0 .net "res", 0 0, L_0x1726430;  alias, 1 drivers
v0x1608c30_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1608cd0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1606ce0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1606aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17254d0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x17254d0 .delay 1 (1,1,1) L_0x17254d0/d;
L_0x17255e0/d .functor AND 1, L_0x175afb0, L_0x17254d0, C4<1>, C4<1>;
L_0x17255e0 .delay 1 (3,3,3) L_0x17255e0/d;
L_0x1725780/d .functor AND 1, L_0x175c880, L_0x175f340, C4<1>, C4<1>;
L_0x1725780 .delay 1 (3,3,3) L_0x1725780/d;
L_0x17258d0/d .functor OR 1, L_0x17255e0, L_0x1725780, C4<0>, C4<0>;
L_0x17258d0 .delay 1 (3,3,3) L_0x17258d0/d;
v0x1606f30_0 .net "a", 0 0, L_0x175afb0;  alias, 1 drivers
v0x1607010_0 .net "a_out", 0 0, L_0x17255e0;  1 drivers
v0x16070d0_0 .net "b", 0 0, L_0x175c880;  alias, 1 drivers
v0x16071a0_0 .net "b_out", 0 0, L_0x1725780;  1 drivers
v0x1607260_0 .net "not_sel", 0 0, L_0x17254d0;  1 drivers
v0x1607370_0 .net "res", 0 0, L_0x17258d0;  alias, 1 drivers
v0x1607430_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1607550 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1606aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1725a80/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1725a80 .delay 1 (1,1,1) L_0x1725a80/d;
L_0x1725b90/d .functor AND 1, L_0x175ded0, L_0x1725a80, C4<1>, C4<1>;
L_0x1725b90 .delay 1 (3,3,3) L_0x1725b90/d;
L_0x1725d30/d .functor AND 1, L_0x175ee70, L_0x175f340, C4<1>, C4<1>;
L_0x1725d30 .delay 1 (3,3,3) L_0x1725d30/d;
L_0x1725e80/d .functor OR 1, L_0x1725b90, L_0x1725d30, C4<0>, C4<0>;
L_0x1725e80 .delay 1 (3,3,3) L_0x1725e80/d;
v0x16077c0_0 .net "a", 0 0, L_0x175ded0;  alias, 1 drivers
v0x1607880_0 .net "a_out", 0 0, L_0x1725b90;  1 drivers
v0x1607940_0 .net "b", 0 0, L_0x175ee70;  alias, 1 drivers
v0x1607a10_0 .net "b_out", 0 0, L_0x1725d30;  1 drivers
v0x1607ad0_0 .net "not_sel", 0 0, L_0x1725a80;  1 drivers
v0x1607be0_0 .net "res", 0 0, L_0x1725e80;  alias, 1 drivers
v0x1607ca0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1607dc0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1606aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1726030/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1726030 .delay 1 (1,1,1) L_0x1726030/d;
L_0x1726140/d .functor AND 1, L_0x17258d0, L_0x1726030, C4<1>, C4<1>;
L_0x1726140 .delay 1 (3,3,3) L_0x1726140/d;
L_0x17262e0/d .functor AND 1, L_0x1725e80, L_0x175f2a0, C4<1>, C4<1>;
L_0x17262e0 .delay 1 (3,3,3) L_0x17262e0/d;
L_0x1726430/d .functor OR 1, L_0x1726140, L_0x17262e0, C4<0>, C4<0>;
L_0x1726430 .delay 1 (3,3,3) L_0x1726430/d;
v0x1608040_0 .net "a", 0 0, L_0x17258d0;  alias, 1 drivers
v0x1608110_0 .net "a_out", 0 0, L_0x1726140;  1 drivers
v0x16081b0_0 .net "b", 0 0, L_0x1725e80;  alias, 1 drivers
v0x16082b0_0 .net "b_out", 0 0, L_0x17262e0;  1 drivers
v0x1608350_0 .net "not_sel", 0 0, L_0x1726030;  1 drivers
v0x1608440_0 .net "res", 0 0, L_0x1726430;  alias, 1 drivers
v0x16084e0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x160ae20 .scope module, "mux_16_1_1b_0[2]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1617db0_0 .net "a", 0 0, L_0x17502d0;  1 drivers
v0x1617e70_0 .net "b", 0 0, L_0x1750a20;  1 drivers
v0x1617f30_0 .net "c", 0 0, L_0x1751110;  1 drivers
v0x1617fd0_0 .net "d", 0 0, L_0x1751d10;  1 drivers
v0x1618070_0 .net "e", 0 0, L_0x17527b0;  1 drivers
v0x1618160_0 .net "f", 0 0, L_0x1753400;  1 drivers
v0x1618200_0 .net "g", 0 0, L_0x1754320;  1 drivers
v0x16182a0_0 .net "h", 0 0, L_0x17551b0;  1 drivers
v0x1618340_0 .net "i", 0 0, L_0x17563a0;  1 drivers
v0x1618470_0 .net "j", 0 0, L_0x1757470;  1 drivers
v0x1618510_0 .net "k", 0 0, L_0x1758930;  1 drivers
v0x16185b0_0 .net "l", 0 0, L_0x1759c40;  1 drivers
v0x1618650_0 .net "m", 0 0, L_0x175b3d0;  1 drivers
v0x16186f0_0 .net "n", 0 0, L_0x175c920;  1 drivers
v0x1618790_0 .net "o", 0 0, L_0x175e380;  1 drivers
v0x1618830_0 .net "p", 0 0, L_0x175ef10;  1 drivers
v0x16188d0_0 .net "res", 0 0, L_0x172c4b0;  1 drivers
v0x1618a80_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1618b20_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1618fd0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1619070_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x1619110_0 .net "x", 0 0, L_0x1729730;  1 drivers
v0x16191b0_0 .net "y", 0 0, L_0x172bf40;  1 drivers
S_0x160b1d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x160ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172c130/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x172c130 .delay 1 (1,1,1) L_0x172c130/d;
L_0x172c240/d .functor AND 1, L_0x1729730, L_0x172c130, C4<1>, C4<1>;
L_0x172c240 .delay 1 (3,3,3) L_0x172c240/d;
L_0x172c3a0/d .functor AND 1, L_0x172bf40, L_0x175f160, C4<1>, C4<1>;
L_0x172c3a0 .delay 1 (3,3,3) L_0x172c3a0/d;
L_0x172c4b0/d .functor OR 1, L_0x172c240, L_0x172c3a0, C4<0>, C4<0>;
L_0x172c4b0 .delay 1 (3,3,3) L_0x172c4b0/d;
v0x160b3b0_0 .net "a", 0 0, L_0x1729730;  alias, 1 drivers
v0x160b490_0 .net "a_out", 0 0, L_0x172c240;  1 drivers
v0x160b550_0 .net "b", 0 0, L_0x172bf40;  alias, 1 drivers
v0x160b5f0_0 .net "b_out", 0 0, L_0x172c3a0;  1 drivers
v0x160b6b0_0 .net "not_sel", 0 0, L_0x172c130;  1 drivers
v0x160b7c0_0 .net "res", 0 0, L_0x172c4b0;  alias, 1 drivers
v0x160b880_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x160b9a0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x160ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1611040_0 .net "a", 0 0, L_0x17502d0;  alias, 1 drivers
v0x1611100_0 .net "b", 0 0, L_0x1750a20;  alias, 1 drivers
v0x1611210_0 .net "c", 0 0, L_0x1751110;  alias, 1 drivers
v0x1611300_0 .net "d", 0 0, L_0x1751d10;  alias, 1 drivers
v0x16113f0_0 .net "e", 0 0, L_0x17527b0;  alias, 1 drivers
v0x1611530_0 .net "f", 0 0, L_0x1753400;  alias, 1 drivers
v0x1611620_0 .net "g", 0 0, L_0x1754320;  alias, 1 drivers
v0x1611710_0 .net "h", 0 0, L_0x17551b0;  alias, 1 drivers
v0x1611800_0 .net "res", 0 0, L_0x1729730;  alias, 1 drivers
v0x1611930_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x16119d0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1611a70_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1611b10_0 .net "x", 0 0, L_0x1728070;  1 drivers
v0x1611bb0_0 .net "y", 0 0, L_0x17291c0;  1 drivers
S_0x160bcf0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x160b9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17293b0/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x17293b0 .delay 1 (1,1,1) L_0x17293b0/d;
L_0x17294c0/d .functor AND 1, L_0x1728070, L_0x17293b0, C4<1>, C4<1>;
L_0x17294c0 .delay 1 (3,3,3) L_0x17294c0/d;
L_0x1729620/d .functor AND 1, L_0x17291c0, L_0x175f200, C4<1>, C4<1>;
L_0x1729620 .delay 1 (3,3,3) L_0x1729620/d;
L_0x1729730/d .functor OR 1, L_0x17294c0, L_0x1729620, C4<0>, C4<0>;
L_0x1729730 .delay 1 (3,3,3) L_0x1729730/d;
v0x160bf40_0 .net "a", 0 0, L_0x1728070;  alias, 1 drivers
v0x160c020_0 .net "a_out", 0 0, L_0x17294c0;  1 drivers
v0x160c0e0_0 .net "b", 0 0, L_0x17291c0;  alias, 1 drivers
v0x160c180_0 .net "b_out", 0 0, L_0x1729620;  1 drivers
v0x160c240_0 .net "not_sel", 0 0, L_0x17293b0;  1 drivers
v0x160c350_0 .net "res", 0 0, L_0x1729730;  alias, 1 drivers
v0x160c3f0_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x160c4f0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x160b9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x160dfe0_0 .net "a", 0 0, L_0x17502d0;  alias, 1 drivers
v0x160e0a0_0 .net "ab_out", 0 0, L_0x1727510;  1 drivers
v0x160e190_0 .net "b", 0 0, L_0x1750a20;  alias, 1 drivers
v0x160e260_0 .net "c", 0 0, L_0x1751110;  alias, 1 drivers
v0x160e330_0 .net "cd_out", 0 0, L_0x1727ac0;  1 drivers
v0x160e470_0 .net "d", 0 0, L_0x1751d10;  alias, 1 drivers
v0x160e510_0 .net "res", 0 0, L_0x1728070;  alias, 1 drivers
v0x160e600_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x160eab0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x160c7a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x160c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1727110/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1727110 .delay 1 (1,1,1) L_0x1727110/d;
L_0x1727220/d .functor AND 1, L_0x17502d0, L_0x1727110, C4<1>, C4<1>;
L_0x1727220 .delay 1 (3,3,3) L_0x1727220/d;
L_0x17273c0/d .functor AND 1, L_0x1750a20, L_0x175f340, C4<1>, C4<1>;
L_0x17273c0 .delay 1 (3,3,3) L_0x17273c0/d;
L_0x1727510/d .functor OR 1, L_0x1727220, L_0x17273c0, C4<0>, C4<0>;
L_0x1727510 .delay 1 (3,3,3) L_0x1727510/d;
v0x160c9f0_0 .net "a", 0 0, L_0x17502d0;  alias, 1 drivers
v0x160cad0_0 .net "a_out", 0 0, L_0x1727220;  1 drivers
v0x160cb90_0 .net "b", 0 0, L_0x1750a20;  alias, 1 drivers
v0x160cc30_0 .net "b_out", 0 0, L_0x17273c0;  1 drivers
v0x160ccf0_0 .net "not_sel", 0 0, L_0x1727110;  1 drivers
v0x160ce00_0 .net "res", 0 0, L_0x1727510;  alias, 1 drivers
v0x160cec0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x160cfe0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x160c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17276c0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x17276c0 .delay 1 (1,1,1) L_0x17276c0/d;
L_0x17277d0/d .functor AND 1, L_0x1751110, L_0x17276c0, C4<1>, C4<1>;
L_0x17277d0 .delay 1 (3,3,3) L_0x17277d0/d;
L_0x1727970/d .functor AND 1, L_0x1751d10, L_0x175f340, C4<1>, C4<1>;
L_0x1727970 .delay 1 (3,3,3) L_0x1727970/d;
L_0x1727ac0/d .functor OR 1, L_0x17277d0, L_0x1727970, C4<0>, C4<0>;
L_0x1727ac0 .delay 1 (3,3,3) L_0x1727ac0/d;
v0x160d250_0 .net "a", 0 0, L_0x1751110;  alias, 1 drivers
v0x160d310_0 .net "a_out", 0 0, L_0x17277d0;  1 drivers
v0x160d3d0_0 .net "b", 0 0, L_0x1751d10;  alias, 1 drivers
v0x160d470_0 .net "b_out", 0 0, L_0x1727970;  1 drivers
v0x160d530_0 .net "not_sel", 0 0, L_0x17276c0;  1 drivers
v0x160d640_0 .net "res", 0 0, L_0x1727ac0;  alias, 1 drivers
v0x160d700_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x160d820 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x160c4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1727c70/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1727c70 .delay 1 (1,1,1) L_0x1727c70/d;
L_0x1727d80/d .functor AND 1, L_0x1727510, L_0x1727c70, C4<1>, C4<1>;
L_0x1727d80 .delay 1 (3,3,3) L_0x1727d80/d;
L_0x1727f20/d .functor AND 1, L_0x1727ac0, L_0x175f2a0, C4<1>, C4<1>;
L_0x1727f20 .delay 1 (3,3,3) L_0x1727f20/d;
L_0x1728070/d .functor OR 1, L_0x1727d80, L_0x1727f20, C4<0>, C4<0>;
L_0x1728070 .delay 1 (3,3,3) L_0x1728070/d;
v0x160da70_0 .net "a", 0 0, L_0x1727510;  alias, 1 drivers
v0x160db10_0 .net "a_out", 0 0, L_0x1727d80;  1 drivers
v0x160dbb0_0 .net "b", 0 0, L_0x1727ac0;  alias, 1 drivers
v0x160dc80_0 .net "b_out", 0 0, L_0x1727f20;  1 drivers
v0x160dd20_0 .net "not_sel", 0 0, L_0x1727c70;  1 drivers
v0x160de10_0 .net "res", 0 0, L_0x1728070;  alias, 1 drivers
v0x160deb0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x160ec60 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x160b9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16107d0_0 .net "a", 0 0, L_0x17527b0;  alias, 1 drivers
v0x1610890_0 .net "ab_out", 0 0, L_0x1728660;  1 drivers
v0x1610980_0 .net "b", 0 0, L_0x1753400;  alias, 1 drivers
v0x1610a50_0 .net "c", 0 0, L_0x1754320;  alias, 1 drivers
v0x1610b20_0 .net "cd_out", 0 0, L_0x1728c10;  1 drivers
v0x1610c60_0 .net "d", 0 0, L_0x17551b0;  alias, 1 drivers
v0x1610d00_0 .net "res", 0 0, L_0x17291c0;  alias, 1 drivers
v0x1610df0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1610e90_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x160eea0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x160ec60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1728260/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1728260 .delay 1 (1,1,1) L_0x1728260/d;
L_0x1728370/d .functor AND 1, L_0x17527b0, L_0x1728260, C4<1>, C4<1>;
L_0x1728370 .delay 1 (3,3,3) L_0x1728370/d;
L_0x1728510/d .functor AND 1, L_0x1753400, L_0x175f340, C4<1>, C4<1>;
L_0x1728510 .delay 1 (3,3,3) L_0x1728510/d;
L_0x1728660/d .functor OR 1, L_0x1728370, L_0x1728510, C4<0>, C4<0>;
L_0x1728660 .delay 1 (3,3,3) L_0x1728660/d;
v0x160f0f0_0 .net "a", 0 0, L_0x17527b0;  alias, 1 drivers
v0x160f1d0_0 .net "a_out", 0 0, L_0x1728370;  1 drivers
v0x160f290_0 .net "b", 0 0, L_0x1753400;  alias, 1 drivers
v0x160f360_0 .net "b_out", 0 0, L_0x1728510;  1 drivers
v0x160f420_0 .net "not_sel", 0 0, L_0x1728260;  1 drivers
v0x160f530_0 .net "res", 0 0, L_0x1728660;  alias, 1 drivers
v0x160f5f0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x160f710 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x160ec60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1728810/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1728810 .delay 1 (1,1,1) L_0x1728810/d;
L_0x1728920/d .functor AND 1, L_0x1754320, L_0x1728810, C4<1>, C4<1>;
L_0x1728920 .delay 1 (3,3,3) L_0x1728920/d;
L_0x1728ac0/d .functor AND 1, L_0x17551b0, L_0x175f340, C4<1>, C4<1>;
L_0x1728ac0 .delay 1 (3,3,3) L_0x1728ac0/d;
L_0x1728c10/d .functor OR 1, L_0x1728920, L_0x1728ac0, C4<0>, C4<0>;
L_0x1728c10 .delay 1 (3,3,3) L_0x1728c10/d;
v0x160f980_0 .net "a", 0 0, L_0x1754320;  alias, 1 drivers
v0x160fa40_0 .net "a_out", 0 0, L_0x1728920;  1 drivers
v0x160fb00_0 .net "b", 0 0, L_0x17551b0;  alias, 1 drivers
v0x160fbd0_0 .net "b_out", 0 0, L_0x1728ac0;  1 drivers
v0x160fc90_0 .net "not_sel", 0 0, L_0x1728810;  1 drivers
v0x160fda0_0 .net "res", 0 0, L_0x1728c10;  alias, 1 drivers
v0x160fe60_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x160ff80 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x160ec60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1728dc0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1728dc0 .delay 1 (1,1,1) L_0x1728dc0/d;
L_0x1728ed0/d .functor AND 1, L_0x1728660, L_0x1728dc0, C4<1>, C4<1>;
L_0x1728ed0 .delay 1 (3,3,3) L_0x1728ed0/d;
L_0x1729070/d .functor AND 1, L_0x1728c10, L_0x175f2a0, C4<1>, C4<1>;
L_0x1729070 .delay 1 (3,3,3) L_0x1729070/d;
L_0x17291c0/d .functor OR 1, L_0x1728ed0, L_0x1729070, C4<0>, C4<0>;
L_0x17291c0 .delay 1 (3,3,3) L_0x17291c0/d;
v0x1610200_0 .net "a", 0 0, L_0x1728660;  alias, 1 drivers
v0x16102d0_0 .net "a_out", 0 0, L_0x1728ed0;  1 drivers
v0x1610370_0 .net "b", 0 0, L_0x1728c10;  alias, 1 drivers
v0x1610470_0 .net "b_out", 0 0, L_0x1729070;  1 drivers
v0x1610510_0 .net "not_sel", 0 0, L_0x1728dc0;  1 drivers
v0x1610600_0 .net "res", 0 0, L_0x17291c0;  alias, 1 drivers
v0x16106a0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1611e00 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x160ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1616ff0_0 .net "a", 0 0, L_0x17563a0;  alias, 1 drivers
v0x16170b0_0 .net "b", 0 0, L_0x1757470;  alias, 1 drivers
v0x16171c0_0 .net "c", 0 0, L_0x1758930;  alias, 1 drivers
v0x16172b0_0 .net "d", 0 0, L_0x1759c40;  alias, 1 drivers
v0x16173a0_0 .net "e", 0 0, L_0x175b3d0;  alias, 1 drivers
v0x16174e0_0 .net "f", 0 0, L_0x175c920;  alias, 1 drivers
v0x16175d0_0 .net "g", 0 0, L_0x175e380;  alias, 1 drivers
v0x16176c0_0 .net "h", 0 0, L_0x175ef10;  alias, 1 drivers
v0x16177b0_0 .net "res", 0 0, L_0x172bf40;  alias, 1 drivers
v0x16178e0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1617980_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1617a20_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1617ac0_0 .net "x", 0 0, L_0x172a880;  1 drivers
v0x1617b60_0 .net "y", 0 0, L_0x172b9d0;  1 drivers
S_0x1612110 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1611e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172bbc0/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x172bbc0 .delay 1 (1,1,1) L_0x172bbc0/d;
L_0x172bcd0/d .functor AND 1, L_0x172a880, L_0x172bbc0, C4<1>, C4<1>;
L_0x172bcd0 .delay 1 (3,3,3) L_0x172bcd0/d;
L_0x172be30/d .functor AND 1, L_0x172b9d0, L_0x175f200, C4<1>, C4<1>;
L_0x172be30 .delay 1 (3,3,3) L_0x172be30/d;
L_0x172bf40/d .functor OR 1, L_0x172bcd0, L_0x172be30, C4<0>, C4<0>;
L_0x172bf40 .delay 1 (3,3,3) L_0x172bf40/d;
v0x1612360_0 .net "a", 0 0, L_0x172a880;  alias, 1 drivers
v0x1612440_0 .net "a_out", 0 0, L_0x172bcd0;  1 drivers
v0x1612500_0 .net "b", 0 0, L_0x172b9d0;  alias, 1 drivers
v0x16125a0_0 .net "b_out", 0 0, L_0x172be30;  1 drivers
v0x1612660_0 .net "not_sel", 0 0, L_0x172bbc0;  1 drivers
v0x1612770_0 .net "res", 0 0, L_0x172bf40;  alias, 1 drivers
v0x1612810_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x1612910 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1611e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16143a0_0 .net "a", 0 0, L_0x17563a0;  alias, 1 drivers
v0x1614460_0 .net "ab_out", 0 0, L_0x1729d20;  1 drivers
v0x1614550_0 .net "b", 0 0, L_0x1757470;  alias, 1 drivers
v0x1614620_0 .net "c", 0 0, L_0x1758930;  alias, 1 drivers
v0x16146f0_0 .net "cd_out", 0 0, L_0x172a2d0;  1 drivers
v0x1614830_0 .net "d", 0 0, L_0x1759c40;  alias, 1 drivers
v0x16148d0_0 .net "res", 0 0, L_0x172a880;  alias, 1 drivers
v0x16149c0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1614a60_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1612bc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1612910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1729920/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1729920 .delay 1 (1,1,1) L_0x1729920/d;
L_0x1729a30/d .functor AND 1, L_0x17563a0, L_0x1729920, C4<1>, C4<1>;
L_0x1729a30 .delay 1 (3,3,3) L_0x1729a30/d;
L_0x1729bd0/d .functor AND 1, L_0x1757470, L_0x175f340, C4<1>, C4<1>;
L_0x1729bd0 .delay 1 (3,3,3) L_0x1729bd0/d;
L_0x1729d20/d .functor OR 1, L_0x1729a30, L_0x1729bd0, C4<0>, C4<0>;
L_0x1729d20 .delay 1 (3,3,3) L_0x1729d20/d;
v0x1612e10_0 .net "a", 0 0, L_0x17563a0;  alias, 1 drivers
v0x1612ef0_0 .net "a_out", 0 0, L_0x1729a30;  1 drivers
v0x1612fb0_0 .net "b", 0 0, L_0x1757470;  alias, 1 drivers
v0x1613050_0 .net "b_out", 0 0, L_0x1729bd0;  1 drivers
v0x1613110_0 .net "not_sel", 0 0, L_0x1729920;  1 drivers
v0x1613220_0 .net "res", 0 0, L_0x1729d20;  alias, 1 drivers
v0x16132e0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1613400 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1612910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1729ed0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1729ed0 .delay 1 (1,1,1) L_0x1729ed0/d;
L_0x1729fe0/d .functor AND 1, L_0x1758930, L_0x1729ed0, C4<1>, C4<1>;
L_0x1729fe0 .delay 1 (3,3,3) L_0x1729fe0/d;
L_0x172a180/d .functor AND 1, L_0x1759c40, L_0x175f340, C4<1>, C4<1>;
L_0x172a180 .delay 1 (3,3,3) L_0x172a180/d;
L_0x172a2d0/d .functor OR 1, L_0x1729fe0, L_0x172a180, C4<0>, C4<0>;
L_0x172a2d0 .delay 1 (3,3,3) L_0x172a2d0/d;
v0x1613670_0 .net "a", 0 0, L_0x1758930;  alias, 1 drivers
v0x1613730_0 .net "a_out", 0 0, L_0x1729fe0;  1 drivers
v0x16137f0_0 .net "b", 0 0, L_0x1759c40;  alias, 1 drivers
v0x1613890_0 .net "b_out", 0 0, L_0x172a180;  1 drivers
v0x1613950_0 .net "not_sel", 0 0, L_0x1729ed0;  1 drivers
v0x1613a60_0 .net "res", 0 0, L_0x172a2d0;  alias, 1 drivers
v0x1613b20_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1613c40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1612910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172a480/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x172a480 .delay 1 (1,1,1) L_0x172a480/d;
L_0x172a590/d .functor AND 1, L_0x1729d20, L_0x172a480, C4<1>, C4<1>;
L_0x172a590 .delay 1 (3,3,3) L_0x172a590/d;
L_0x172a730/d .functor AND 1, L_0x172a2d0, L_0x175f2a0, C4<1>, C4<1>;
L_0x172a730 .delay 1 (3,3,3) L_0x172a730/d;
L_0x172a880/d .functor OR 1, L_0x172a590, L_0x172a730, C4<0>, C4<0>;
L_0x172a880 .delay 1 (3,3,3) L_0x172a880/d;
v0x1613e90_0 .net "a", 0 0, L_0x1729d20;  alias, 1 drivers
v0x1613f30_0 .net "a_out", 0 0, L_0x172a590;  1 drivers
v0x1613fd0_0 .net "b", 0 0, L_0x172a2d0;  alias, 1 drivers
v0x1614070_0 .net "b_out", 0 0, L_0x172a730;  1 drivers
v0x1614110_0 .net "not_sel", 0 0, L_0x172a480;  1 drivers
v0x1614200_0 .net "res", 0 0, L_0x172a880;  alias, 1 drivers
v0x16142a0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1614c10 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1611e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1616780_0 .net "a", 0 0, L_0x175b3d0;  alias, 1 drivers
v0x1616840_0 .net "ab_out", 0 0, L_0x172ae70;  1 drivers
v0x1616930_0 .net "b", 0 0, L_0x175c920;  alias, 1 drivers
v0x1616a00_0 .net "c", 0 0, L_0x175e380;  alias, 1 drivers
v0x1616ad0_0 .net "cd_out", 0 0, L_0x172b420;  1 drivers
v0x1616c10_0 .net "d", 0 0, L_0x175ef10;  alias, 1 drivers
v0x1616cb0_0 .net "res", 0 0, L_0x172b9d0;  alias, 1 drivers
v0x1616da0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1616e40_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1614e50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1614c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172aa70/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x172aa70 .delay 1 (1,1,1) L_0x172aa70/d;
L_0x172ab80/d .functor AND 1, L_0x175b3d0, L_0x172aa70, C4<1>, C4<1>;
L_0x172ab80 .delay 1 (3,3,3) L_0x172ab80/d;
L_0x172ad20/d .functor AND 1, L_0x175c920, L_0x175f340, C4<1>, C4<1>;
L_0x172ad20 .delay 1 (3,3,3) L_0x172ad20/d;
L_0x172ae70/d .functor OR 1, L_0x172ab80, L_0x172ad20, C4<0>, C4<0>;
L_0x172ae70 .delay 1 (3,3,3) L_0x172ae70/d;
v0x16150a0_0 .net "a", 0 0, L_0x175b3d0;  alias, 1 drivers
v0x1615180_0 .net "a_out", 0 0, L_0x172ab80;  1 drivers
v0x1615240_0 .net "b", 0 0, L_0x175c920;  alias, 1 drivers
v0x1615310_0 .net "b_out", 0 0, L_0x172ad20;  1 drivers
v0x16153d0_0 .net "not_sel", 0 0, L_0x172aa70;  1 drivers
v0x16154e0_0 .net "res", 0 0, L_0x172ae70;  alias, 1 drivers
v0x16155a0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16156c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1614c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172b020/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x172b020 .delay 1 (1,1,1) L_0x172b020/d;
L_0x172b130/d .functor AND 1, L_0x175e380, L_0x172b020, C4<1>, C4<1>;
L_0x172b130 .delay 1 (3,3,3) L_0x172b130/d;
L_0x172b2d0/d .functor AND 1, L_0x175ef10, L_0x175f340, C4<1>, C4<1>;
L_0x172b2d0 .delay 1 (3,3,3) L_0x172b2d0/d;
L_0x172b420/d .functor OR 1, L_0x172b130, L_0x172b2d0, C4<0>, C4<0>;
L_0x172b420 .delay 1 (3,3,3) L_0x172b420/d;
v0x1615930_0 .net "a", 0 0, L_0x175e380;  alias, 1 drivers
v0x16159f0_0 .net "a_out", 0 0, L_0x172b130;  1 drivers
v0x1615ab0_0 .net "b", 0 0, L_0x175ef10;  alias, 1 drivers
v0x1615b80_0 .net "b_out", 0 0, L_0x172b2d0;  1 drivers
v0x1615c40_0 .net "not_sel", 0 0, L_0x172b020;  1 drivers
v0x1615d50_0 .net "res", 0 0, L_0x172b420;  alias, 1 drivers
v0x1615e10_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1615f30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1614c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172b5d0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x172b5d0 .delay 1 (1,1,1) L_0x172b5d0/d;
L_0x172b6e0/d .functor AND 1, L_0x172ae70, L_0x172b5d0, C4<1>, C4<1>;
L_0x172b6e0 .delay 1 (3,3,3) L_0x172b6e0/d;
L_0x172b880/d .functor AND 1, L_0x172b420, L_0x175f2a0, C4<1>, C4<1>;
L_0x172b880 .delay 1 (3,3,3) L_0x172b880/d;
L_0x172b9d0/d .functor OR 1, L_0x172b6e0, L_0x172b880, C4<0>, C4<0>;
L_0x172b9d0 .delay 1 (3,3,3) L_0x172b9d0/d;
v0x16161b0_0 .net "a", 0 0, L_0x172ae70;  alias, 1 drivers
v0x1616280_0 .net "a_out", 0 0, L_0x172b6e0;  1 drivers
v0x1616320_0 .net "b", 0 0, L_0x172b420;  alias, 1 drivers
v0x1616420_0 .net "b_out", 0 0, L_0x172b880;  1 drivers
v0x16164c0_0 .net "not_sel", 0 0, L_0x172b5d0;  1 drivers
v0x16165b0_0 .net "res", 0 0, L_0x172b9d0;  alias, 1 drivers
v0x1616650_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x16194c0 .scope module, "mux_16_1_1b_0[3]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x16260c0_0 .net "a", 0 0, L_0x1750370;  1 drivers
v0x1626180_0 .net "b", 0 0, L_0x1750b30;  1 drivers
v0x1626240_0 .net "c", 0 0, L_0x17513a0;  1 drivers
v0x16262e0_0 .net "d", 0 0, L_0x1751eb0;  1 drivers
v0x1626380_0 .net "e", 0 0, L_0x1752850;  1 drivers
v0x1626470_0 .net "f", 0 0, L_0x1753630;  1 drivers
v0x1626510_0 .net "g", 0 0, L_0x17543c0;  1 drivers
v0x16265b0_0 .net "h", 0 0, L_0x1755470;  1 drivers
v0x1626650_0 .net "i", 0 0, L_0x1756440;  1 drivers
v0x1626780_0 .net "j", 0 0, L_0x17577c0;  1 drivers
v0x1626820_0 .net "k", 0 0, L_0x17589d0;  1 drivers
v0x16268c0_0 .net "l", 0 0, L_0x175a020;  1 drivers
v0x1626960_0 .net "m", 0 0, L_0x175b470;  1 drivers
v0x1626a00_0 .net "n", 0 0, L_0x175cd90;  1 drivers
v0x1626aa0_0 .net "o", 0 0, L_0x175e420;  1 drivers
v0x1626b40_0 .net "p", 0 0, L_0x175ea20;  1 drivers
v0x1626be0_0 .net "res", 0 0, L_0x1732480;  1 drivers
v0x1626c80_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1626d20_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1626dc0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1626e60_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x1626f00_0 .net "x", 0 0, L_0x172ecd0;  1 drivers
v0x1626fa0_0 .net "y", 0 0, L_0x1731ec0;  1 drivers
S_0x1619870 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x16194c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17320e0/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x17320e0 .delay 1 (1,1,1) L_0x17320e0/d;
L_0x17321f0/d .functor AND 1, L_0x172ecd0, L_0x17320e0, C4<1>, C4<1>;
L_0x17321f0 .delay 1 (3,3,3) L_0x17321f0/d;
L_0x1732370/d .functor AND 1, L_0x1731ec0, L_0x175f160, C4<1>, C4<1>;
L_0x1732370 .delay 1 (3,3,3) L_0x1732370/d;
L_0x1732480/d .functor OR 1, L_0x17321f0, L_0x1732370, C4<0>, C4<0>;
L_0x1732480 .delay 1 (3,3,3) L_0x1732480/d;
v0x1619a70_0 .net "a", 0 0, L_0x172ecd0;  alias, 1 drivers
v0x1619b50_0 .net "a_out", 0 0, L_0x17321f0;  1 drivers
v0x1619c10_0 .net "b", 0 0, L_0x1731ec0;  alias, 1 drivers
v0x1619cb0_0 .net "b_out", 0 0, L_0x1732370;  1 drivers
v0x1619d70_0 .net "not_sel", 0 0, L_0x17320e0;  1 drivers
v0x1619e80_0 .net "res", 0 0, L_0x1732480;  alias, 1 drivers
v0x1619f40_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x161a060 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x16194c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x161f340_0 .net "a", 0 0, L_0x1750370;  alias, 1 drivers
v0x161f400_0 .net "b", 0 0, L_0x1750b30;  alias, 1 drivers
v0x161f510_0 .net "c", 0 0, L_0x17513a0;  alias, 1 drivers
v0x161f600_0 .net "d", 0 0, L_0x1751eb0;  alias, 1 drivers
v0x161f6f0_0 .net "e", 0 0, L_0x1752850;  alias, 1 drivers
v0x161f830_0 .net "f", 0 0, L_0x1753630;  alias, 1 drivers
v0x161f920_0 .net "g", 0 0, L_0x17543c0;  alias, 1 drivers
v0x161fa10_0 .net "h", 0 0, L_0x1755470;  alias, 1 drivers
v0x161fb00_0 .net "res", 0 0, L_0x172ecd0;  alias, 1 drivers
v0x161fc30_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x161fcd0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x161fd70_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x161fe10_0 .net "x", 0 0, L_0x172d610;  1 drivers
v0x161feb0_0 .net "y", 0 0, L_0x172e760;  1 drivers
S_0x161a400 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x161a060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172e950/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x172e950 .delay 1 (1,1,1) L_0x172e950/d;
L_0x172ea60/d .functor AND 1, L_0x172d610, L_0x172e950, C4<1>, C4<1>;
L_0x172ea60 .delay 1 (3,3,3) L_0x172ea60/d;
L_0x172ebc0/d .functor AND 1, L_0x172e760, L_0x175f200, C4<1>, C4<1>;
L_0x172ebc0 .delay 1 (3,3,3) L_0x172ebc0/d;
L_0x172ecd0/d .functor OR 1, L_0x172ea60, L_0x172ebc0, C4<0>, C4<0>;
L_0x172ecd0 .delay 1 (3,3,3) L_0x172ecd0/d;
v0x161a650_0 .net "a", 0 0, L_0x172d610;  alias, 1 drivers
v0x161a730_0 .net "a_out", 0 0, L_0x172ea60;  1 drivers
v0x161a7f0_0 .net "b", 0 0, L_0x172e760;  alias, 1 drivers
v0x161a890_0 .net "b_out", 0 0, L_0x172ebc0;  1 drivers
v0x161a950_0 .net "not_sel", 0 0, L_0x172e950;  1 drivers
v0x161aa60_0 .net "res", 0 0, L_0x172ecd0;  alias, 1 drivers
v0x161ab00_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x161ac00 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x161a060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x161c780_0 .net "a", 0 0, L_0x1750370;  alias, 1 drivers
v0x161c840_0 .net "ab_out", 0 0, L_0x172cab0;  1 drivers
v0x161c930_0 .net "b", 0 0, L_0x1750b30;  alias, 1 drivers
v0x161ca00_0 .net "c", 0 0, L_0x17513a0;  alias, 1 drivers
v0x161cad0_0 .net "cd_out", 0 0, L_0x172d060;  1 drivers
v0x161cc10_0 .net "d", 0 0, L_0x1751eb0;  alias, 1 drivers
v0x161ccb0_0 .net "res", 0 0, L_0x172d610;  alias, 1 drivers
v0x161cda0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x161ce40_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x161aeb0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x161ac00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172c6b0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x172c6b0 .delay 1 (1,1,1) L_0x172c6b0/d;
L_0x172c7c0/d .functor AND 1, L_0x1750370, L_0x172c6b0, C4<1>, C4<1>;
L_0x172c7c0 .delay 1 (3,3,3) L_0x172c7c0/d;
L_0x172c960/d .functor AND 1, L_0x1750b30, L_0x175f340, C4<1>, C4<1>;
L_0x172c960 .delay 1 (3,3,3) L_0x172c960/d;
L_0x172cab0/d .functor OR 1, L_0x172c7c0, L_0x172c960, C4<0>, C4<0>;
L_0x172cab0 .delay 1 (3,3,3) L_0x172cab0/d;
v0x161b100_0 .net "a", 0 0, L_0x1750370;  alias, 1 drivers
v0x161b1e0_0 .net "a_out", 0 0, L_0x172c7c0;  1 drivers
v0x161b2a0_0 .net "b", 0 0, L_0x1750b30;  alias, 1 drivers
v0x161b340_0 .net "b_out", 0 0, L_0x172c960;  1 drivers
v0x161b400_0 .net "not_sel", 0 0, L_0x172c6b0;  1 drivers
v0x161b510_0 .net "res", 0 0, L_0x172cab0;  alias, 1 drivers
v0x161b5d0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x161b6f0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x161ac00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172cc60/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x172cc60 .delay 1 (1,1,1) L_0x172cc60/d;
L_0x172cd70/d .functor AND 1, L_0x17513a0, L_0x172cc60, C4<1>, C4<1>;
L_0x172cd70 .delay 1 (3,3,3) L_0x172cd70/d;
L_0x172cf10/d .functor AND 1, L_0x1751eb0, L_0x175f340, C4<1>, C4<1>;
L_0x172cf10 .delay 1 (3,3,3) L_0x172cf10/d;
L_0x172d060/d .functor OR 1, L_0x172cd70, L_0x172cf10, C4<0>, C4<0>;
L_0x172d060 .delay 1 (3,3,3) L_0x172d060/d;
v0x161b960_0 .net "a", 0 0, L_0x17513a0;  alias, 1 drivers
v0x161ba20_0 .net "a_out", 0 0, L_0x172cd70;  1 drivers
v0x161bae0_0 .net "b", 0 0, L_0x1751eb0;  alias, 1 drivers
v0x161bb80_0 .net "b_out", 0 0, L_0x172cf10;  1 drivers
v0x161bc40_0 .net "not_sel", 0 0, L_0x172cc60;  1 drivers
v0x161bd50_0 .net "res", 0 0, L_0x172d060;  alias, 1 drivers
v0x161be10_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x161bf30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x161ac00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172d210/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x172d210 .delay 1 (1,1,1) L_0x172d210/d;
L_0x172d320/d .functor AND 1, L_0x172cab0, L_0x172d210, C4<1>, C4<1>;
L_0x172d320 .delay 1 (3,3,3) L_0x172d320/d;
L_0x172d4c0/d .functor AND 1, L_0x172d060, L_0x175f2a0, C4<1>, C4<1>;
L_0x172d4c0 .delay 1 (3,3,3) L_0x172d4c0/d;
L_0x172d610/d .functor OR 1, L_0x172d320, L_0x172d4c0, C4<0>, C4<0>;
L_0x172d610 .delay 1 (3,3,3) L_0x172d610/d;
v0x161c1b0_0 .net "a", 0 0, L_0x172cab0;  alias, 1 drivers
v0x161c280_0 .net "a_out", 0 0, L_0x172d320;  1 drivers
v0x161c320_0 .net "b", 0 0, L_0x172d060;  alias, 1 drivers
v0x161c420_0 .net "b_out", 0 0, L_0x172d4c0;  1 drivers
v0x161c4c0_0 .net "not_sel", 0 0, L_0x172d210;  1 drivers
v0x161c5b0_0 .net "res", 0 0, L_0x172d610;  alias, 1 drivers
v0x161c650_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x161cf60 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x161a060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x161ead0_0 .net "a", 0 0, L_0x1752850;  alias, 1 drivers
v0x161eb90_0 .net "ab_out", 0 0, L_0x172dc00;  1 drivers
v0x161ec80_0 .net "b", 0 0, L_0x1753630;  alias, 1 drivers
v0x161ed50_0 .net "c", 0 0, L_0x17543c0;  alias, 1 drivers
v0x161ee20_0 .net "cd_out", 0 0, L_0x172e1b0;  1 drivers
v0x161ef60_0 .net "d", 0 0, L_0x1755470;  alias, 1 drivers
v0x161f000_0 .net "res", 0 0, L_0x172e760;  alias, 1 drivers
v0x161f0f0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x161f190_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x161d1a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x161cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172d800/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x172d800 .delay 1 (1,1,1) L_0x172d800/d;
L_0x172d910/d .functor AND 1, L_0x1752850, L_0x172d800, C4<1>, C4<1>;
L_0x172d910 .delay 1 (3,3,3) L_0x172d910/d;
L_0x172dab0/d .functor AND 1, L_0x1753630, L_0x175f340, C4<1>, C4<1>;
L_0x172dab0 .delay 1 (3,3,3) L_0x172dab0/d;
L_0x172dc00/d .functor OR 1, L_0x172d910, L_0x172dab0, C4<0>, C4<0>;
L_0x172dc00 .delay 1 (3,3,3) L_0x172dc00/d;
v0x161d3f0_0 .net "a", 0 0, L_0x1752850;  alias, 1 drivers
v0x161d4d0_0 .net "a_out", 0 0, L_0x172d910;  1 drivers
v0x161d590_0 .net "b", 0 0, L_0x1753630;  alias, 1 drivers
v0x161d660_0 .net "b_out", 0 0, L_0x172dab0;  1 drivers
v0x161d720_0 .net "not_sel", 0 0, L_0x172d800;  1 drivers
v0x161d830_0 .net "res", 0 0, L_0x172dc00;  alias, 1 drivers
v0x161d8f0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x161da10 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x161cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172ddb0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x172ddb0 .delay 1 (1,1,1) L_0x172ddb0/d;
L_0x172dec0/d .functor AND 1, L_0x17543c0, L_0x172ddb0, C4<1>, C4<1>;
L_0x172dec0 .delay 1 (3,3,3) L_0x172dec0/d;
L_0x172e060/d .functor AND 1, L_0x1755470, L_0x175f340, C4<1>, C4<1>;
L_0x172e060 .delay 1 (3,3,3) L_0x172e060/d;
L_0x172e1b0/d .functor OR 1, L_0x172dec0, L_0x172e060, C4<0>, C4<0>;
L_0x172e1b0 .delay 1 (3,3,3) L_0x172e1b0/d;
v0x161dc80_0 .net "a", 0 0, L_0x17543c0;  alias, 1 drivers
v0x161dd40_0 .net "a_out", 0 0, L_0x172dec0;  1 drivers
v0x161de00_0 .net "b", 0 0, L_0x1755470;  alias, 1 drivers
v0x161ded0_0 .net "b_out", 0 0, L_0x172e060;  1 drivers
v0x161df90_0 .net "not_sel", 0 0, L_0x172ddb0;  1 drivers
v0x161e0a0_0 .net "res", 0 0, L_0x172e1b0;  alias, 1 drivers
v0x161e160_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x161e280 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x161cf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172e360/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x172e360 .delay 1 (1,1,1) L_0x172e360/d;
L_0x172e470/d .functor AND 1, L_0x172dc00, L_0x172e360, C4<1>, C4<1>;
L_0x172e470 .delay 1 (3,3,3) L_0x172e470/d;
L_0x172e610/d .functor AND 1, L_0x172e1b0, L_0x175f2a0, C4<1>, C4<1>;
L_0x172e610 .delay 1 (3,3,3) L_0x172e610/d;
L_0x172e760/d .functor OR 1, L_0x172e470, L_0x172e610, C4<0>, C4<0>;
L_0x172e760 .delay 1 (3,3,3) L_0x172e760/d;
v0x161e500_0 .net "a", 0 0, L_0x172dc00;  alias, 1 drivers
v0x161e5d0_0 .net "a_out", 0 0, L_0x172e470;  1 drivers
v0x161e670_0 .net "b", 0 0, L_0x172e1b0;  alias, 1 drivers
v0x161e770_0 .net "b_out", 0 0, L_0x172e610;  1 drivers
v0x161e810_0 .net "not_sel", 0 0, L_0x172e360;  1 drivers
v0x161e900_0 .net "res", 0 0, L_0x172e760;  alias, 1 drivers
v0x161e9a0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1620100 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x16194c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1625300_0 .net "a", 0 0, L_0x1756440;  alias, 1 drivers
v0x16253c0_0 .net "b", 0 0, L_0x17577c0;  alias, 1 drivers
v0x16254d0_0 .net "c", 0 0, L_0x17589d0;  alias, 1 drivers
v0x16255c0_0 .net "d", 0 0, L_0x175a020;  alias, 1 drivers
v0x16256b0_0 .net "e", 0 0, L_0x175b470;  alias, 1 drivers
v0x16257f0_0 .net "f", 0 0, L_0x175cd90;  alias, 1 drivers
v0x16258e0_0 .net "g", 0 0, L_0x175e420;  alias, 1 drivers
v0x16259d0_0 .net "h", 0 0, L_0x175ea20;  alias, 1 drivers
v0x1625ac0_0 .net "res", 0 0, L_0x1731ec0;  alias, 1 drivers
v0x1625bf0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1625c90_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1625d30_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1625dd0_0 .net "x", 0 0, L_0x16425e0;  1 drivers
v0x1625e70_0 .net "y", 0 0, L_0x1731900;  1 drivers
S_0x1620410 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1620100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1731b20/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1731b20 .delay 1 (1,1,1) L_0x1731b20/d;
L_0x1731c30/d .functor AND 1, L_0x16425e0, L_0x1731b20, C4<1>, C4<1>;
L_0x1731c30 .delay 1 (3,3,3) L_0x1731c30/d;
L_0x1731db0/d .functor AND 1, L_0x1731900, L_0x175f200, C4<1>, C4<1>;
L_0x1731db0 .delay 1 (3,3,3) L_0x1731db0/d;
L_0x1731ec0/d .functor OR 1, L_0x1731c30, L_0x1731db0, C4<0>, C4<0>;
L_0x1731ec0 .delay 1 (3,3,3) L_0x1731ec0/d;
v0x1620660_0 .net "a", 0 0, L_0x16425e0;  alias, 1 drivers
v0x1620740_0 .net "a_out", 0 0, L_0x1731c30;  1 drivers
v0x1620800_0 .net "b", 0 0, L_0x1731900;  alias, 1 drivers
v0x16208a0_0 .net "b_out", 0 0, L_0x1731db0;  1 drivers
v0x1620960_0 .net "not_sel", 0 0, L_0x1731b20;  1 drivers
v0x1620a70_0 .net "res", 0 0, L_0x1731ec0;  alias, 1 drivers
v0x1620b10_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x1620c10 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1620100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16226c0_0 .net "a", 0 0, L_0x1756440;  alias, 1 drivers
v0x1622780_0 .net "ab_out", 0 0, L_0x172f2e0;  1 drivers
v0x1622890_0 .net "b", 0 0, L_0x17577c0;  alias, 1 drivers
v0x1622930_0 .net "c", 0 0, L_0x17589d0;  alias, 1 drivers
v0x1622a00_0 .net "cd_out", 0 0, L_0x172f8b0;  1 drivers
v0x1622b40_0 .net "d", 0 0, L_0x175a020;  alias, 1 drivers
v0x1622be0_0 .net "res", 0 0, L_0x16425e0;  alias, 1 drivers
v0x1622cd0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1622d70_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1620ec0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1620c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172eec0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x172eec0 .delay 1 (1,1,1) L_0x172eec0/d;
L_0x172efd0/d .functor AND 1, L_0x1756440, L_0x172eec0, C4<1>, C4<1>;
L_0x172efd0 .delay 1 (3,3,3) L_0x172efd0/d;
L_0x172f170/d .functor AND 1, L_0x17577c0, L_0x175f340, C4<1>, C4<1>;
L_0x172f170 .delay 1 (3,3,3) L_0x172f170/d;
L_0x172f2e0/d .functor OR 1, L_0x172efd0, L_0x172f170, C4<0>, C4<0>;
L_0x172f2e0 .delay 1 (3,3,3) L_0x172f2e0/d;
v0x1621110_0 .net "a", 0 0, L_0x1756440;  alias, 1 drivers
v0x16211b0_0 .net "a_out", 0 0, L_0x172efd0;  1 drivers
v0x1621250_0 .net "b", 0 0, L_0x17577c0;  alias, 1 drivers
v0x1621310_0 .net "b_out", 0 0, L_0x172f170;  1 drivers
v0x16213d0_0 .net "not_sel", 0 0, L_0x172eec0;  1 drivers
v0x16214e0_0 .net "res", 0 0, L_0x172f2e0;  alias, 1 drivers
v0x16215a0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16216c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1620c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172f490/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x172f490 .delay 1 (1,1,1) L_0x172f490/d;
L_0x172f5a0/d .functor AND 1, L_0x17589d0, L_0x172f490, C4<1>, C4<1>;
L_0x172f5a0 .delay 1 (3,3,3) L_0x172f5a0/d;
L_0x172f760/d .functor AND 1, L_0x175a020, L_0x175f340, C4<1>, C4<1>;
L_0x172f760 .delay 1 (3,3,3) L_0x172f760/d;
L_0x172f8b0/d .functor OR 1, L_0x172f5a0, L_0x172f760, C4<0>, C4<0>;
L_0x172f8b0 .delay 1 (3,3,3) L_0x172f8b0/d;
v0x1621930_0 .net "a", 0 0, L_0x17589d0;  alias, 1 drivers
v0x16219f0_0 .net "a_out", 0 0, L_0x172f5a0;  1 drivers
v0x1621ab0_0 .net "b", 0 0, L_0x175a020;  alias, 1 drivers
v0x1621b50_0 .net "b_out", 0 0, L_0x172f760;  1 drivers
v0x1621c10_0 .net "not_sel", 0 0, L_0x172f490;  1 drivers
v0x1621d20_0 .net "res", 0 0, L_0x172f8b0;  alias, 1 drivers
v0x1621de0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1621f00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1620c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x172fa90/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x172fa90 .delay 1 (1,1,1) L_0x172fa90/d;
L_0x16422d0/d .functor AND 1, L_0x172f2e0, L_0x172fa90, C4<1>, C4<1>;
L_0x16422d0 .delay 1 (3,3,3) L_0x16422d0/d;
L_0x1642490/d .functor AND 1, L_0x172f8b0, L_0x175f2a0, C4<1>, C4<1>;
L_0x1642490 .delay 1 (3,3,3) L_0x1642490/d;
L_0x16425e0/d .functor OR 1, L_0x16422d0, L_0x1642490, C4<0>, C4<0>;
L_0x16425e0 .delay 1 (3,3,3) L_0x16425e0/d;
v0x1622150_0 .net "a", 0 0, L_0x172f2e0;  alias, 1 drivers
v0x16221f0_0 .net "a_out", 0 0, L_0x16422d0;  1 drivers
v0x1622290_0 .net "b", 0 0, L_0x172f8b0;  alias, 1 drivers
v0x1622360_0 .net "b_out", 0 0, L_0x1642490;  1 drivers
v0x1622400_0 .net "not_sel", 0 0, L_0x172fa90;  1 drivers
v0x16224f0_0 .net "res", 0 0, L_0x16425e0;  alias, 1 drivers
v0x1622590_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1622f20 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1620100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1624a90_0 .net "a", 0 0, L_0x175b470;  alias, 1 drivers
v0x1624b50_0 .net "ab_out", 0 0, L_0x1730d00;  1 drivers
v0x1624c40_0 .net "b", 0 0, L_0x175cd90;  alias, 1 drivers
v0x1624d10_0 .net "c", 0 0, L_0x175e420;  alias, 1 drivers
v0x1624de0_0 .net "cd_out", 0 0, L_0x1731300;  1 drivers
v0x1624f20_0 .net "d", 0 0, L_0x175ea20;  alias, 1 drivers
v0x1624fc0_0 .net "res", 0 0, L_0x1731900;  alias, 1 drivers
v0x16250b0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1625150_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1623160 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1622f20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1642800/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1642800 .delay 1 (1,1,1) L_0x1642800/d;
L_0x1642910/d .functor AND 1, L_0x175b470, L_0x1642800, C4<1>, C4<1>;
L_0x1642910 .delay 1 (3,3,3) L_0x1642910/d;
L_0x1730bb0/d .functor AND 1, L_0x175cd90, L_0x175f340, C4<1>, C4<1>;
L_0x1730bb0 .delay 1 (3,3,3) L_0x1730bb0/d;
L_0x1730d00/d .functor OR 1, L_0x1642910, L_0x1730bb0, C4<0>, C4<0>;
L_0x1730d00 .delay 1 (3,3,3) L_0x1730d00/d;
v0x16233b0_0 .net "a", 0 0, L_0x175b470;  alias, 1 drivers
v0x1623490_0 .net "a_out", 0 0, L_0x1642910;  1 drivers
v0x1623550_0 .net "b", 0 0, L_0x175cd90;  alias, 1 drivers
v0x1623620_0 .net "b_out", 0 0, L_0x1730bb0;  1 drivers
v0x16236e0_0 .net "not_sel", 0 0, L_0x1642800;  1 drivers
v0x16237f0_0 .net "res", 0 0, L_0x1730d00;  alias, 1 drivers
v0x16238b0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16239d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1622f20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1730ee0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1730ee0 .delay 1 (1,1,1) L_0x1730ee0/d;
L_0x1730ff0/d .functor AND 1, L_0x175e420, L_0x1730ee0, C4<1>, C4<1>;
L_0x1730ff0 .delay 1 (3,3,3) L_0x1730ff0/d;
L_0x17311b0/d .functor AND 1, L_0x175ea20, L_0x175f340, C4<1>, C4<1>;
L_0x17311b0 .delay 1 (3,3,3) L_0x17311b0/d;
L_0x1731300/d .functor OR 1, L_0x1730ff0, L_0x17311b0, C4<0>, C4<0>;
L_0x1731300 .delay 1 (3,3,3) L_0x1731300/d;
v0x1623c40_0 .net "a", 0 0, L_0x175e420;  alias, 1 drivers
v0x1623d00_0 .net "a_out", 0 0, L_0x1730ff0;  1 drivers
v0x1623dc0_0 .net "b", 0 0, L_0x175ea20;  alias, 1 drivers
v0x1623e90_0 .net "b_out", 0 0, L_0x17311b0;  1 drivers
v0x1623f50_0 .net "not_sel", 0 0, L_0x1730ee0;  1 drivers
v0x1624060_0 .net "res", 0 0, L_0x1731300;  alias, 1 drivers
v0x1624120_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1624240 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1622f20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17314e0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x17314e0 .delay 1 (1,1,1) L_0x17314e0/d;
L_0x17315f0/d .functor AND 1, L_0x1730d00, L_0x17314e0, C4<1>, C4<1>;
L_0x17315f0 .delay 1 (3,3,3) L_0x17315f0/d;
L_0x17317b0/d .functor AND 1, L_0x1731300, L_0x175f2a0, C4<1>, C4<1>;
L_0x17317b0 .delay 1 (3,3,3) L_0x17317b0/d;
L_0x1731900/d .functor OR 1, L_0x17315f0, L_0x17317b0, C4<0>, C4<0>;
L_0x1731900 .delay 1 (3,3,3) L_0x1731900/d;
v0x16244c0_0 .net "a", 0 0, L_0x1730d00;  alias, 1 drivers
v0x1624590_0 .net "a_out", 0 0, L_0x17315f0;  1 drivers
v0x1624630_0 .net "b", 0 0, L_0x1731300;  alias, 1 drivers
v0x1624730_0 .net "b_out", 0 0, L_0x17317b0;  1 drivers
v0x16247d0_0 .net "not_sel", 0 0, L_0x17314e0;  1 drivers
v0x16248c0_0 .net "res", 0 0, L_0x1731900;  alias, 1 drivers
v0x1624960_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1627330 .scope module, "mux_16_1_1b_0[4]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1634710_0 .net "a", 0 0, L_0x17504d0;  1 drivers
v0x16347d0_0 .net "b", 0 0, L_0x1750bd0;  1 drivers
v0x1634890_0 .net "c", 0 0, L_0x1751500;  1 drivers
v0x1634930_0 .net "d", 0 0, L_0x1751f50;  1 drivers
v0x16349d0_0 .net "e", 0 0, L_0x1752a40;  1 drivers
v0x1634ac0_0 .net "f", 0 0, L_0x17536d0;  1 drivers
v0x1634b60_0 .net "g", 0 0, L_0x1754640;  1 drivers
v0x1634c00_0 .net "h", 0 0, L_0x1755510;  1 drivers
v0x1634ca0_0 .net "i", 0 0, L_0x1756750;  1 drivers
v0x1634dd0_0 .net "j", 0 0, L_0x1757860;  1 drivers
v0x1634e70_0 .net "k", 0 0, L_0x1758d70;  1 drivers
v0x1634f10_0 .net "l", 0 0, L_0x175a0c0;  1 drivers
v0x1634fb0_0 .net "m", 0 0, L_0x175b8a0;  1 drivers
v0x1635050_0 .net "n", 0 0, L_0x175ce30;  1 drivers
v0x16350f0_0 .net "o", 0 0, L_0x175e8e0;  1 drivers
v0x1635190_0 .net "p", 0 0, L_0x175eac0;  1 drivers
v0x1635230_0 .net "res", 0 0, L_0x17386b0;  1 drivers
v0x16353e0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1635480_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1635520_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x16355c0_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x1635660_0 .net "x", 0 0, L_0x1734ea0;  1 drivers
v0x1635700_0 .net "y", 0 0, L_0x17380f0;  1 drivers
S_0x1627730 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1627330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1738310/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x1738310 .delay 1 (1,1,1) L_0x1738310/d;
L_0x1738420/d .functor AND 1, L_0x1734ea0, L_0x1738310, C4<1>, C4<1>;
L_0x1738420 .delay 1 (3,3,3) L_0x1738420/d;
L_0x17385a0/d .functor AND 1, L_0x17380f0, L_0x175f160, C4<1>, C4<1>;
L_0x17385a0 .delay 1 (3,3,3) L_0x17385a0/d;
L_0x17386b0/d .functor OR 1, L_0x1738420, L_0x17385a0, C4<0>, C4<0>;
L_0x17386b0 .delay 1 (3,3,3) L_0x17386b0/d;
v0x1627930_0 .net "a", 0 0, L_0x1734ea0;  alias, 1 drivers
v0x1627a10_0 .net "a_out", 0 0, L_0x1738420;  1 drivers
v0x1627ad0_0 .net "b", 0 0, L_0x17380f0;  alias, 1 drivers
v0x1627b70_0 .net "b_out", 0 0, L_0x17385a0;  1 drivers
v0x1627c30_0 .net "not_sel", 0 0, L_0x1738310;  1 drivers
v0x1627d40_0 .net "res", 0 0, L_0x17386b0;  alias, 1 drivers
v0x1627e00_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x1628030 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1627330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x162d9a0_0 .net "a", 0 0, L_0x17504d0;  alias, 1 drivers
v0x162da60_0 .net "b", 0 0, L_0x1750bd0;  alias, 1 drivers
v0x162db70_0 .net "c", 0 0, L_0x1751500;  alias, 1 drivers
v0x162dc60_0 .net "d", 0 0, L_0x1751f50;  alias, 1 drivers
v0x162dd50_0 .net "e", 0 0, L_0x1752a40;  alias, 1 drivers
v0x162de90_0 .net "f", 0 0, L_0x17536d0;  alias, 1 drivers
v0x162df80_0 .net "g", 0 0, L_0x1754640;  alias, 1 drivers
v0x162e070_0 .net "h", 0 0, L_0x1755510;  alias, 1 drivers
v0x162e160_0 .net "res", 0 0, L_0x1734ea0;  alias, 1 drivers
v0x162e290_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x162e330_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x162e3d0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x162e470_0 .net "x", 0 0, L_0x17336a0;  1 drivers
v0x162e510_0 .net "y", 0 0, L_0x17348e0;  1 drivers
S_0x16283d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1628030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1734b00/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1734b00 .delay 1 (1,1,1) L_0x1734b00/d;
L_0x1734c10/d .functor AND 1, L_0x17336a0, L_0x1734b00, C4<1>, C4<1>;
L_0x1734c10 .delay 1 (3,3,3) L_0x1734c10/d;
L_0x1734d90/d .functor AND 1, L_0x17348e0, L_0x175f200, C4<1>, C4<1>;
L_0x1734d90 .delay 1 (3,3,3) L_0x1734d90/d;
L_0x1734ea0/d .functor OR 1, L_0x1734c10, L_0x1734d90, C4<0>, C4<0>;
L_0x1734ea0 .delay 1 (3,3,3) L_0x1734ea0/d;
v0x1628620_0 .net "a", 0 0, L_0x17336a0;  alias, 1 drivers
v0x1628700_0 .net "a_out", 0 0, L_0x1734c10;  1 drivers
v0x16287c0_0 .net "b", 0 0, L_0x17348e0;  alias, 1 drivers
v0x1628860_0 .net "b_out", 0 0, L_0x1734d90;  1 drivers
v0x1628920_0 .net "not_sel", 0 0, L_0x1734b00;  1 drivers
v0x1628a30_0 .net "res", 0 0, L_0x1734ea0;  alias, 1 drivers
v0x1628ad0_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x1628bd0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1628030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x162a660_0 .net "a", 0 0, L_0x17504d0;  alias, 1 drivers
v0x162a720_0 .net "ab_out", 0 0, L_0x1732aa0;  1 drivers
v0x162a810_0 .net "b", 0 0, L_0x1750bd0;  alias, 1 drivers
v0x162a8e0_0 .net "c", 0 0, L_0x1751500;  alias, 1 drivers
v0x162a9b0_0 .net "cd_out", 0 0, L_0x17330a0;  1 drivers
v0x162aaf0_0 .net "d", 0 0, L_0x1751f50;  alias, 1 drivers
v0x162ab90_0 .net "res", 0 0, L_0x17336a0;  alias, 1 drivers
v0x162ac80_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x162ad20_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1628e80 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1628bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1732680/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1732680 .delay 1 (1,1,1) L_0x1732680/d;
L_0x1732790/d .functor AND 1, L_0x17504d0, L_0x1732680, C4<1>, C4<1>;
L_0x1732790 .delay 1 (3,3,3) L_0x1732790/d;
L_0x1732950/d .functor AND 1, L_0x1750bd0, L_0x175f340, C4<1>, C4<1>;
L_0x1732950 .delay 1 (3,3,3) L_0x1732950/d;
L_0x1732aa0/d .functor OR 1, L_0x1732790, L_0x1732950, C4<0>, C4<0>;
L_0x1732aa0 .delay 1 (3,3,3) L_0x1732aa0/d;
v0x16290d0_0 .net "a", 0 0, L_0x17504d0;  alias, 1 drivers
v0x16291b0_0 .net "a_out", 0 0, L_0x1732790;  1 drivers
v0x1629270_0 .net "b", 0 0, L_0x1750bd0;  alias, 1 drivers
v0x1629310_0 .net "b_out", 0 0, L_0x1732950;  1 drivers
v0x16293d0_0 .net "not_sel", 0 0, L_0x1732680;  1 drivers
v0x16294e0_0 .net "res", 0 0, L_0x1732aa0;  alias, 1 drivers
v0x16295a0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16296c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1628bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1732c80/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1732c80 .delay 1 (1,1,1) L_0x1732c80/d;
L_0x1732d90/d .functor AND 1, L_0x1751500, L_0x1732c80, C4<1>, C4<1>;
L_0x1732d90 .delay 1 (3,3,3) L_0x1732d90/d;
L_0x1732f50/d .functor AND 1, L_0x1751f50, L_0x175f340, C4<1>, C4<1>;
L_0x1732f50 .delay 1 (3,3,3) L_0x1732f50/d;
L_0x17330a0/d .functor OR 1, L_0x1732d90, L_0x1732f50, C4<0>, C4<0>;
L_0x17330a0 .delay 1 (3,3,3) L_0x17330a0/d;
v0x1629930_0 .net "a", 0 0, L_0x1751500;  alias, 1 drivers
v0x16299f0_0 .net "a_out", 0 0, L_0x1732d90;  1 drivers
v0x1629ab0_0 .net "b", 0 0, L_0x1751f50;  alias, 1 drivers
v0x1629b50_0 .net "b_out", 0 0, L_0x1732f50;  1 drivers
v0x1629c10_0 .net "not_sel", 0 0, L_0x1732c80;  1 drivers
v0x1629d20_0 .net "res", 0 0, L_0x17330a0;  alias, 1 drivers
v0x1629de0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1629f00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1628bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1733280/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1733280 .delay 1 (1,1,1) L_0x1733280/d;
L_0x1733390/d .functor AND 1, L_0x1732aa0, L_0x1733280, C4<1>, C4<1>;
L_0x1733390 .delay 1 (3,3,3) L_0x1733390/d;
L_0x1733550/d .functor AND 1, L_0x17330a0, L_0x175f2a0, C4<1>, C4<1>;
L_0x1733550 .delay 1 (3,3,3) L_0x1733550/d;
L_0x17336a0/d .functor OR 1, L_0x1733390, L_0x1733550, C4<0>, C4<0>;
L_0x17336a0 .delay 1 (3,3,3) L_0x17336a0/d;
v0x162a150_0 .net "a", 0 0, L_0x1732aa0;  alias, 1 drivers
v0x162a1f0_0 .net "a_out", 0 0, L_0x1733390;  1 drivers
v0x162a290_0 .net "b", 0 0, L_0x17330a0;  alias, 1 drivers
v0x162a330_0 .net "b_out", 0 0, L_0x1733550;  1 drivers
v0x162a3d0_0 .net "not_sel", 0 0, L_0x1733280;  1 drivers
v0x162a4c0_0 .net "res", 0 0, L_0x17336a0;  alias, 1 drivers
v0x162a560_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x162ae40 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1628030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x162d1c0_0 .net "a", 0 0, L_0x1752a40;  alias, 1 drivers
v0x162d280_0 .net "ab_out", 0 0, L_0x1733ce0;  1 drivers
v0x162d370_0 .net "b", 0 0, L_0x17536d0;  alias, 1 drivers
v0x162d440_0 .net "c", 0 0, L_0x1754640;  alias, 1 drivers
v0x162d510_0 .net "cd_out", 0 0, L_0x17342e0;  1 drivers
v0x162d650_0 .net "d", 0 0, L_0x1755510;  alias, 1 drivers
v0x162d6f0_0 .net "res", 0 0, L_0x17348e0;  alias, 1 drivers
v0x162d7e0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x162d880_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x162b080 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x162ae40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17338c0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x17338c0 .delay 1 (1,1,1) L_0x17338c0/d;
L_0x17339d0/d .functor AND 1, L_0x1752a40, L_0x17338c0, C4<1>, C4<1>;
L_0x17339d0 .delay 1 (3,3,3) L_0x17339d0/d;
L_0x1733b90/d .functor AND 1, L_0x17536d0, L_0x175f340, C4<1>, C4<1>;
L_0x1733b90 .delay 1 (3,3,3) L_0x1733b90/d;
L_0x1733ce0/d .functor OR 1, L_0x17339d0, L_0x1733b90, C4<0>, C4<0>;
L_0x1733ce0 .delay 1 (3,3,3) L_0x1733ce0/d;
v0x162b2d0_0 .net "a", 0 0, L_0x1752a40;  alias, 1 drivers
v0x162b3b0_0 .net "a_out", 0 0, L_0x17339d0;  1 drivers
v0x162b470_0 .net "b", 0 0, L_0x17536d0;  alias, 1 drivers
v0x162b540_0 .net "b_out", 0 0, L_0x1733b90;  1 drivers
v0x162b600_0 .net "not_sel", 0 0, L_0x17338c0;  1 drivers
v0x162b710_0 .net "res", 0 0, L_0x1733ce0;  alias, 1 drivers
v0x162b7d0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x162b8f0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x162ae40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1733ec0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1733ec0 .delay 1 (1,1,1) L_0x1733ec0/d;
L_0x1733fd0/d .functor AND 1, L_0x1754640, L_0x1733ec0, C4<1>, C4<1>;
L_0x1733fd0 .delay 1 (3,3,3) L_0x1733fd0/d;
L_0x1734190/d .functor AND 1, L_0x1755510, L_0x175f340, C4<1>, C4<1>;
L_0x1734190 .delay 1 (3,3,3) L_0x1734190/d;
L_0x17342e0/d .functor OR 1, L_0x1733fd0, L_0x1734190, C4<0>, C4<0>;
L_0x17342e0 .delay 1 (3,3,3) L_0x17342e0/d;
v0x162bb60_0 .net "a", 0 0, L_0x1754640;  alias, 1 drivers
v0x162bc20_0 .net "a_out", 0 0, L_0x1733fd0;  1 drivers
v0x162bce0_0 .net "b", 0 0, L_0x1755510;  alias, 1 drivers
v0x162bdb0_0 .net "b_out", 0 0, L_0x1734190;  1 drivers
v0x162be70_0 .net "not_sel", 0 0, L_0x1733ec0;  1 drivers
v0x162bf80_0 .net "res", 0 0, L_0x17342e0;  alias, 1 drivers
v0x162c040_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x162c970 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x162ae40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17344c0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x17344c0 .delay 1 (1,1,1) L_0x17344c0/d;
L_0x17345d0/d .functor AND 1, L_0x1733ce0, L_0x17344c0, C4<1>, C4<1>;
L_0x17345d0 .delay 1 (3,3,3) L_0x17345d0/d;
L_0x1734790/d .functor AND 1, L_0x17342e0, L_0x175f2a0, C4<1>, C4<1>;
L_0x1734790 .delay 1 (3,3,3) L_0x1734790/d;
L_0x17348e0/d .functor OR 1, L_0x17345d0, L_0x1734790, C4<0>, C4<0>;
L_0x17348e0 .delay 1 (3,3,3) L_0x17348e0/d;
v0x162cbf0_0 .net "a", 0 0, L_0x1733ce0;  alias, 1 drivers
v0x162ccc0_0 .net "a_out", 0 0, L_0x17345d0;  1 drivers
v0x162cd60_0 .net "b", 0 0, L_0x17342e0;  alias, 1 drivers
v0x162ce60_0 .net "b_out", 0 0, L_0x1734790;  1 drivers
v0x162cf00_0 .net "not_sel", 0 0, L_0x17344c0;  1 drivers
v0x162cff0_0 .net "res", 0 0, L_0x17348e0;  alias, 1 drivers
v0x162d090_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x162e760 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1627330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1633950_0 .net "a", 0 0, L_0x1756750;  alias, 1 drivers
v0x1633a10_0 .net "b", 0 0, L_0x1757860;  alias, 1 drivers
v0x1633b20_0 .net "c", 0 0, L_0x1758d70;  alias, 1 drivers
v0x1633c10_0 .net "d", 0 0, L_0x175a0c0;  alias, 1 drivers
v0x1633d00_0 .net "e", 0 0, L_0x175b8a0;  alias, 1 drivers
v0x1633e40_0 .net "f", 0 0, L_0x175ce30;  alias, 1 drivers
v0x1633f30_0 .net "g", 0 0, L_0x175e8e0;  alias, 1 drivers
v0x1634020_0 .net "h", 0 0, L_0x175eac0;  alias, 1 drivers
v0x1634110_0 .net "res", 0 0, L_0x17380f0;  alias, 1 drivers
v0x1634240_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x16342e0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1634380_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1634420_0 .net "x", 0 0, L_0x17360e0;  1 drivers
v0x16344c0_0 .net "y", 0 0, L_0x1737320;  1 drivers
S_0x162ea70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x162e760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1737540/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1737540 .delay 1 (1,1,1) L_0x1737540/d;
L_0x1737e60/d .functor AND 1, L_0x17360e0, L_0x1737540, C4<1>, C4<1>;
L_0x1737e60 .delay 1 (3,3,3) L_0x1737e60/d;
L_0x1737fe0/d .functor AND 1, L_0x1737320, L_0x175f200, C4<1>, C4<1>;
L_0x1737fe0 .delay 1 (3,3,3) L_0x1737fe0/d;
L_0x17380f0/d .functor OR 1, L_0x1737e60, L_0x1737fe0, C4<0>, C4<0>;
L_0x17380f0 .delay 1 (3,3,3) L_0x17380f0/d;
v0x162ecc0_0 .net "a", 0 0, L_0x17360e0;  alias, 1 drivers
v0x162eda0_0 .net "a_out", 0 0, L_0x1737e60;  1 drivers
v0x162ee60_0 .net "b", 0 0, L_0x1737320;  alias, 1 drivers
v0x162ef00_0 .net "b_out", 0 0, L_0x1737fe0;  1 drivers
v0x162efc0_0 .net "not_sel", 0 0, L_0x1737540;  1 drivers
v0x162f0d0_0 .net "res", 0 0, L_0x17380f0;  alias, 1 drivers
v0x162f170_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x162f270 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x162e760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1630d00_0 .net "a", 0 0, L_0x1756750;  alias, 1 drivers
v0x1630dc0_0 .net "ab_out", 0 0, L_0x17354e0;  1 drivers
v0x1630eb0_0 .net "b", 0 0, L_0x1757860;  alias, 1 drivers
v0x1630f80_0 .net "c", 0 0, L_0x1758d70;  alias, 1 drivers
v0x1631050_0 .net "cd_out", 0 0, L_0x1735ae0;  1 drivers
v0x1631190_0 .net "d", 0 0, L_0x175a0c0;  alias, 1 drivers
v0x1631230_0 .net "res", 0 0, L_0x17360e0;  alias, 1 drivers
v0x1631320_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x16313c0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x162f520 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x162f270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17350c0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x17350c0 .delay 1 (1,1,1) L_0x17350c0/d;
L_0x17351d0/d .functor AND 1, L_0x1756750, L_0x17350c0, C4<1>, C4<1>;
L_0x17351d0 .delay 1 (3,3,3) L_0x17351d0/d;
L_0x1735390/d .functor AND 1, L_0x1757860, L_0x175f340, C4<1>, C4<1>;
L_0x1735390 .delay 1 (3,3,3) L_0x1735390/d;
L_0x17354e0/d .functor OR 1, L_0x17351d0, L_0x1735390, C4<0>, C4<0>;
L_0x17354e0 .delay 1 (3,3,3) L_0x17354e0/d;
v0x162f770_0 .net "a", 0 0, L_0x1756750;  alias, 1 drivers
v0x162f850_0 .net "a_out", 0 0, L_0x17351d0;  1 drivers
v0x162f910_0 .net "b", 0 0, L_0x1757860;  alias, 1 drivers
v0x162f9b0_0 .net "b_out", 0 0, L_0x1735390;  1 drivers
v0x162fa70_0 .net "not_sel", 0 0, L_0x17350c0;  1 drivers
v0x162fb80_0 .net "res", 0 0, L_0x17354e0;  alias, 1 drivers
v0x162fc40_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x162fd60 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x162f270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17356c0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x17356c0 .delay 1 (1,1,1) L_0x17356c0/d;
L_0x17357d0/d .functor AND 1, L_0x1758d70, L_0x17356c0, C4<1>, C4<1>;
L_0x17357d0 .delay 1 (3,3,3) L_0x17357d0/d;
L_0x1735990/d .functor AND 1, L_0x175a0c0, L_0x175f340, C4<1>, C4<1>;
L_0x1735990 .delay 1 (3,3,3) L_0x1735990/d;
L_0x1735ae0/d .functor OR 1, L_0x17357d0, L_0x1735990, C4<0>, C4<0>;
L_0x1735ae0 .delay 1 (3,3,3) L_0x1735ae0/d;
v0x162ffd0_0 .net "a", 0 0, L_0x1758d70;  alias, 1 drivers
v0x1630090_0 .net "a_out", 0 0, L_0x17357d0;  1 drivers
v0x1630150_0 .net "b", 0 0, L_0x175a0c0;  alias, 1 drivers
v0x16301f0_0 .net "b_out", 0 0, L_0x1735990;  1 drivers
v0x16302b0_0 .net "not_sel", 0 0, L_0x17356c0;  1 drivers
v0x16303c0_0 .net "res", 0 0, L_0x1735ae0;  alias, 1 drivers
v0x1630480_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16305a0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x162f270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1735cc0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1735cc0 .delay 1 (1,1,1) L_0x1735cc0/d;
L_0x1735dd0/d .functor AND 1, L_0x17354e0, L_0x1735cc0, C4<1>, C4<1>;
L_0x1735dd0 .delay 1 (3,3,3) L_0x1735dd0/d;
L_0x1735f90/d .functor AND 1, L_0x1735ae0, L_0x175f2a0, C4<1>, C4<1>;
L_0x1735f90 .delay 1 (3,3,3) L_0x1735f90/d;
L_0x17360e0/d .functor OR 1, L_0x1735dd0, L_0x1735f90, C4<0>, C4<0>;
L_0x17360e0 .delay 1 (3,3,3) L_0x17360e0/d;
v0x16307f0_0 .net "a", 0 0, L_0x17354e0;  alias, 1 drivers
v0x1630890_0 .net "a_out", 0 0, L_0x1735dd0;  1 drivers
v0x1630930_0 .net "b", 0 0, L_0x1735ae0;  alias, 1 drivers
v0x16309d0_0 .net "b_out", 0 0, L_0x1735f90;  1 drivers
v0x1630a70_0 .net "not_sel", 0 0, L_0x1735cc0;  1 drivers
v0x1630b60_0 .net "res", 0 0, L_0x17360e0;  alias, 1 drivers
v0x1630c00_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1631570 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x162e760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16330e0_0 .net "a", 0 0, L_0x175b8a0;  alias, 1 drivers
v0x16331a0_0 .net "ab_out", 0 0, L_0x1736720;  1 drivers
v0x1633290_0 .net "b", 0 0, L_0x175ce30;  alias, 1 drivers
v0x1633360_0 .net "c", 0 0, L_0x175e8e0;  alias, 1 drivers
v0x1633430_0 .net "cd_out", 0 0, L_0x1736d20;  1 drivers
v0x1633570_0 .net "d", 0 0, L_0x175eac0;  alias, 1 drivers
v0x1633610_0 .net "res", 0 0, L_0x1737320;  alias, 1 drivers
v0x1633700_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x16337a0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x16317b0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1631570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1736300/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1736300 .delay 1 (1,1,1) L_0x1736300/d;
L_0x1736410/d .functor AND 1, L_0x175b8a0, L_0x1736300, C4<1>, C4<1>;
L_0x1736410 .delay 1 (3,3,3) L_0x1736410/d;
L_0x17365d0/d .functor AND 1, L_0x175ce30, L_0x175f340, C4<1>, C4<1>;
L_0x17365d0 .delay 1 (3,3,3) L_0x17365d0/d;
L_0x1736720/d .functor OR 1, L_0x1736410, L_0x17365d0, C4<0>, C4<0>;
L_0x1736720 .delay 1 (3,3,3) L_0x1736720/d;
v0x1631a00_0 .net "a", 0 0, L_0x175b8a0;  alias, 1 drivers
v0x1631ae0_0 .net "a_out", 0 0, L_0x1736410;  1 drivers
v0x1631ba0_0 .net "b", 0 0, L_0x175ce30;  alias, 1 drivers
v0x1631c70_0 .net "b_out", 0 0, L_0x17365d0;  1 drivers
v0x1631d30_0 .net "not_sel", 0 0, L_0x1736300;  1 drivers
v0x1631e40_0 .net "res", 0 0, L_0x1736720;  alias, 1 drivers
v0x1631f00_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1632020 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1631570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1736900/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1736900 .delay 1 (1,1,1) L_0x1736900/d;
L_0x1736a10/d .functor AND 1, L_0x175e8e0, L_0x1736900, C4<1>, C4<1>;
L_0x1736a10 .delay 1 (3,3,3) L_0x1736a10/d;
L_0x1736bd0/d .functor AND 1, L_0x175eac0, L_0x175f340, C4<1>, C4<1>;
L_0x1736bd0 .delay 1 (3,3,3) L_0x1736bd0/d;
L_0x1736d20/d .functor OR 1, L_0x1736a10, L_0x1736bd0, C4<0>, C4<0>;
L_0x1736d20 .delay 1 (3,3,3) L_0x1736d20/d;
v0x1632290_0 .net "a", 0 0, L_0x175e8e0;  alias, 1 drivers
v0x1632350_0 .net "a_out", 0 0, L_0x1736a10;  1 drivers
v0x1632410_0 .net "b", 0 0, L_0x175eac0;  alias, 1 drivers
v0x16324e0_0 .net "b_out", 0 0, L_0x1736bd0;  1 drivers
v0x16325a0_0 .net "not_sel", 0 0, L_0x1736900;  1 drivers
v0x16326b0_0 .net "res", 0 0, L_0x1736d20;  alias, 1 drivers
v0x1632770_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1632890 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1631570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1736f00/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1736f00 .delay 1 (1,1,1) L_0x1736f00/d;
L_0x1737010/d .functor AND 1, L_0x1736720, L_0x1736f00, C4<1>, C4<1>;
L_0x1737010 .delay 1 (3,3,3) L_0x1737010/d;
L_0x17371d0/d .functor AND 1, L_0x1736d20, L_0x175f2a0, C4<1>, C4<1>;
L_0x17371d0 .delay 1 (3,3,3) L_0x17371d0/d;
L_0x1737320/d .functor OR 1, L_0x1737010, L_0x17371d0, C4<0>, C4<0>;
L_0x1737320 .delay 1 (3,3,3) L_0x1737320/d;
v0x1632b10_0 .net "a", 0 0, L_0x1736720;  alias, 1 drivers
v0x1632be0_0 .net "a_out", 0 0, L_0x1737010;  1 drivers
v0x1632c80_0 .net "b", 0 0, L_0x1736d20;  alias, 1 drivers
v0x1632d80_0 .net "b_out", 0 0, L_0x17371d0;  1 drivers
v0x1632e20_0 .net "not_sel", 0 0, L_0x1736f00;  1 drivers
v0x1632f10_0 .net "res", 0 0, L_0x1737320;  alias, 1 drivers
v0x1632fb0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1635a90 .scope module, "mux_16_1_1b_0[5]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1642d50_0 .net "a", 0 0, L_0x1750570;  1 drivers
v0x1642e10_0 .net "b", 0 0, L_0x1750cf0;  1 drivers
v0x1642ed0_0 .net "c", 0 0, L_0x17515a0;  1 drivers
v0x1642f70_0 .net "d", 0 0, L_0x1752100;  1 drivers
v0x1643010_0 .net "e", 0 0, L_0x1752ae0;  1 drivers
v0x1643100_0 .net "f", 0 0, L_0x1753910;  1 drivers
v0x16431a0_0 .net "g", 0 0, L_0x17546e0;  1 drivers
v0x1643240_0 .net "h", 0 0, L_0x17557e0;  1 drivers
v0x16432e0_0 .net "i", 0 0, L_0x17567f0;  1 drivers
v0x1643410_0 .net "j", 0 0, L_0x1757bc0;  1 drivers
v0x16434b0_0 .net "k", 0 0, L_0x1758e10;  1 drivers
v0x1643550_0 .net "l", 0 0, L_0x175a4b0;  1 drivers
v0x16435f0_0 .net "m", 0 0, L_0x175b940;  1 drivers
v0x1643690_0 .net "n", 0 0, L_0x175d2b0;  1 drivers
v0x1643730_0 .net "o", 0 0, L_0x175e980;  1 drivers
v0x16437d0_0 .net "p", 0 0, L_0x175eb60;  1 drivers
v0x1643870_0 .net "res", 0 0, L_0x173e0d0;  1 drivers
v0x1643a20_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1643ac0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1643b60_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1643c00_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x1643ca0_0 .net "x", 0 0, L_0x173b0d0;  1 drivers
v0x1643d40_0 .net "y", 0 0, L_0x173db10;  1 drivers
S_0x1635e40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1635a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173dd30/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x173dd30 .delay 1 (1,1,1) L_0x173dd30/d;
L_0x173de40/d .functor AND 1, L_0x173b0d0, L_0x173dd30, C4<1>, C4<1>;
L_0x173de40 .delay 1 (3,3,3) L_0x173de40/d;
L_0x173dfc0/d .functor AND 1, L_0x173db10, L_0x175f160, C4<1>, C4<1>;
L_0x173dfc0 .delay 1 (3,3,3) L_0x173dfc0/d;
L_0x173e0d0/d .functor OR 1, L_0x173de40, L_0x173dfc0, C4<0>, C4<0>;
L_0x173e0d0 .delay 1 (3,3,3) L_0x173e0d0/d;
v0x1636040_0 .net "a", 0 0, L_0x173b0d0;  alias, 1 drivers
v0x1636120_0 .net "a_out", 0 0, L_0x173de40;  1 drivers
v0x16361e0_0 .net "b", 0 0, L_0x173db10;  alias, 1 drivers
v0x1636280_0 .net "b_out", 0 0, L_0x173dfc0;  1 drivers
v0x1636340_0 .net "not_sel", 0 0, L_0x173dd30;  1 drivers
v0x1636450_0 .net "res", 0 0, L_0x173e0d0;  alias, 1 drivers
v0x1636510_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x1636630 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1635a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x163b850_0 .net "a", 0 0, L_0x1750570;  alias, 1 drivers
v0x163b910_0 .net "b", 0 0, L_0x1750cf0;  alias, 1 drivers
v0x163ba20_0 .net "c", 0 0, L_0x17515a0;  alias, 1 drivers
v0x163bb10_0 .net "d", 0 0, L_0x1752100;  alias, 1 drivers
v0x163bc00_0 .net "e", 0 0, L_0x1752ae0;  alias, 1 drivers
v0x163bd40_0 .net "f", 0 0, L_0x1753910;  alias, 1 drivers
v0x163be30_0 .net "g", 0 0, L_0x17546e0;  alias, 1 drivers
v0x163bf20_0 .net "h", 0 0, L_0x17557e0;  alias, 1 drivers
v0x163c010_0 .net "res", 0 0, L_0x173b0d0;  alias, 1 drivers
v0x163c140_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x163c1e0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x163c280_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x163c320_0 .net "x", 0 0, L_0x17398d0;  1 drivers
v0x163c3c0_0 .net "y", 0 0, L_0x173ab10;  1 drivers
S_0x16369d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1636630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173ad30/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x173ad30 .delay 1 (1,1,1) L_0x173ad30/d;
L_0x173ae40/d .functor AND 1, L_0x17398d0, L_0x173ad30, C4<1>, C4<1>;
L_0x173ae40 .delay 1 (3,3,3) L_0x173ae40/d;
L_0x173afc0/d .functor AND 1, L_0x173ab10, L_0x175f200, C4<1>, C4<1>;
L_0x173afc0 .delay 1 (3,3,3) L_0x173afc0/d;
L_0x173b0d0/d .functor OR 1, L_0x173ae40, L_0x173afc0, C4<0>, C4<0>;
L_0x173b0d0 .delay 1 (3,3,3) L_0x173b0d0/d;
v0x1636c20_0 .net "a", 0 0, L_0x17398d0;  alias, 1 drivers
v0x1636d00_0 .net "a_out", 0 0, L_0x173ae40;  1 drivers
v0x1636dc0_0 .net "b", 0 0, L_0x173ab10;  alias, 1 drivers
v0x1636e60_0 .net "b_out", 0 0, L_0x173afc0;  1 drivers
v0x1636f20_0 .net "not_sel", 0 0, L_0x173ad30;  1 drivers
v0x1637030_0 .net "res", 0 0, L_0x173b0d0;  alias, 1 drivers
v0x16370d0_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x16371d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1636630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1638c90_0 .net "a", 0 0, L_0x1750570;  alias, 1 drivers
v0x1638d50_0 .net "ab_out", 0 0, L_0x1738cd0;  1 drivers
v0x1638e40_0 .net "b", 0 0, L_0x1750cf0;  alias, 1 drivers
v0x1638f10_0 .net "c", 0 0, L_0x17515a0;  alias, 1 drivers
v0x1638fe0_0 .net "cd_out", 0 0, L_0x17392d0;  1 drivers
v0x1639120_0 .net "d", 0 0, L_0x1752100;  alias, 1 drivers
v0x16391c0_0 .net "res", 0 0, L_0x17398d0;  alias, 1 drivers
v0x16392b0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1639350_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1637480 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x16371d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17388b0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x17388b0 .delay 1 (1,1,1) L_0x17388b0/d;
L_0x17389c0/d .functor AND 1, L_0x1750570, L_0x17388b0, C4<1>, C4<1>;
L_0x17389c0 .delay 1 (3,3,3) L_0x17389c0/d;
L_0x1738b80/d .functor AND 1, L_0x1750cf0, L_0x175f340, C4<1>, C4<1>;
L_0x1738b80 .delay 1 (3,3,3) L_0x1738b80/d;
L_0x1738cd0/d .functor OR 1, L_0x17389c0, L_0x1738b80, C4<0>, C4<0>;
L_0x1738cd0 .delay 1 (3,3,3) L_0x1738cd0/d;
v0x16376d0_0 .net "a", 0 0, L_0x1750570;  alias, 1 drivers
v0x16377b0_0 .net "a_out", 0 0, L_0x17389c0;  1 drivers
v0x1637870_0 .net "b", 0 0, L_0x1750cf0;  alias, 1 drivers
v0x1637910_0 .net "b_out", 0 0, L_0x1738b80;  1 drivers
v0x16379d0_0 .net "not_sel", 0 0, L_0x17388b0;  1 drivers
v0x1637ae0_0 .net "res", 0 0, L_0x1738cd0;  alias, 1 drivers
v0x1637ba0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1637cc0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x16371d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1738eb0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1738eb0 .delay 1 (1,1,1) L_0x1738eb0/d;
L_0x1738fc0/d .functor AND 1, L_0x17515a0, L_0x1738eb0, C4<1>, C4<1>;
L_0x1738fc0 .delay 1 (3,3,3) L_0x1738fc0/d;
L_0x1739180/d .functor AND 1, L_0x1752100, L_0x175f340, C4<1>, C4<1>;
L_0x1739180 .delay 1 (3,3,3) L_0x1739180/d;
L_0x17392d0/d .functor OR 1, L_0x1738fc0, L_0x1739180, C4<0>, C4<0>;
L_0x17392d0 .delay 1 (3,3,3) L_0x17392d0/d;
v0x1637f30_0 .net "a", 0 0, L_0x17515a0;  alias, 1 drivers
v0x1637ff0_0 .net "a_out", 0 0, L_0x1738fc0;  1 drivers
v0x16380b0_0 .net "b", 0 0, L_0x1752100;  alias, 1 drivers
v0x1638150_0 .net "b_out", 0 0, L_0x1739180;  1 drivers
v0x1638210_0 .net "not_sel", 0 0, L_0x1738eb0;  1 drivers
v0x1638320_0 .net "res", 0 0, L_0x17392d0;  alias, 1 drivers
v0x16383e0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1638500 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x16371d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17394b0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x17394b0 .delay 1 (1,1,1) L_0x17394b0/d;
L_0x17395c0/d .functor AND 1, L_0x1738cd0, L_0x17394b0, C4<1>, C4<1>;
L_0x17395c0 .delay 1 (3,3,3) L_0x17395c0/d;
L_0x1739780/d .functor AND 1, L_0x17392d0, L_0x175f2a0, C4<1>, C4<1>;
L_0x1739780 .delay 1 (3,3,3) L_0x1739780/d;
L_0x17398d0/d .functor OR 1, L_0x17395c0, L_0x1739780, C4<0>, C4<0>;
L_0x17398d0 .delay 1 (3,3,3) L_0x17398d0/d;
v0x1638750_0 .net "a", 0 0, L_0x1738cd0;  alias, 1 drivers
v0x16387f0_0 .net "a_out", 0 0, L_0x17395c0;  1 drivers
v0x1638890_0 .net "b", 0 0, L_0x17392d0;  alias, 1 drivers
v0x1638930_0 .net "b_out", 0 0, L_0x1739780;  1 drivers
v0x16389d0_0 .net "not_sel", 0 0, L_0x17394b0;  1 drivers
v0x1638ac0_0 .net "res", 0 0, L_0x17398d0;  alias, 1 drivers
v0x1638b60_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1639470 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1636630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x163afe0_0 .net "a", 0 0, L_0x1752ae0;  alias, 1 drivers
v0x163b0a0_0 .net "ab_out", 0 0, L_0x1739f10;  1 drivers
v0x163b190_0 .net "b", 0 0, L_0x1753910;  alias, 1 drivers
v0x163b260_0 .net "c", 0 0, L_0x17546e0;  alias, 1 drivers
v0x163b330_0 .net "cd_out", 0 0, L_0x173a510;  1 drivers
v0x163b470_0 .net "d", 0 0, L_0x17557e0;  alias, 1 drivers
v0x163b510_0 .net "res", 0 0, L_0x173ab10;  alias, 1 drivers
v0x163b600_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x163b6a0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x16396b0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1639470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1739af0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1739af0 .delay 1 (1,1,1) L_0x1739af0/d;
L_0x1739c00/d .functor AND 1, L_0x1752ae0, L_0x1739af0, C4<1>, C4<1>;
L_0x1739c00 .delay 1 (3,3,3) L_0x1739c00/d;
L_0x1739dc0/d .functor AND 1, L_0x1753910, L_0x175f340, C4<1>, C4<1>;
L_0x1739dc0 .delay 1 (3,3,3) L_0x1739dc0/d;
L_0x1739f10/d .functor OR 1, L_0x1739c00, L_0x1739dc0, C4<0>, C4<0>;
L_0x1739f10 .delay 1 (3,3,3) L_0x1739f10/d;
v0x1639900_0 .net "a", 0 0, L_0x1752ae0;  alias, 1 drivers
v0x16399e0_0 .net "a_out", 0 0, L_0x1739c00;  1 drivers
v0x1639aa0_0 .net "b", 0 0, L_0x1753910;  alias, 1 drivers
v0x1639b70_0 .net "b_out", 0 0, L_0x1739dc0;  1 drivers
v0x1639c30_0 .net "not_sel", 0 0, L_0x1739af0;  1 drivers
v0x1639d40_0 .net "res", 0 0, L_0x1739f10;  alias, 1 drivers
v0x1639e00_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1639f20 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1639470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173a0f0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173a0f0 .delay 1 (1,1,1) L_0x173a0f0/d;
L_0x173a200/d .functor AND 1, L_0x17546e0, L_0x173a0f0, C4<1>, C4<1>;
L_0x173a200 .delay 1 (3,3,3) L_0x173a200/d;
L_0x173a3c0/d .functor AND 1, L_0x17557e0, L_0x175f340, C4<1>, C4<1>;
L_0x173a3c0 .delay 1 (3,3,3) L_0x173a3c0/d;
L_0x173a510/d .functor OR 1, L_0x173a200, L_0x173a3c0, C4<0>, C4<0>;
L_0x173a510 .delay 1 (3,3,3) L_0x173a510/d;
v0x163a190_0 .net "a", 0 0, L_0x17546e0;  alias, 1 drivers
v0x163a250_0 .net "a_out", 0 0, L_0x173a200;  1 drivers
v0x163a310_0 .net "b", 0 0, L_0x17557e0;  alias, 1 drivers
v0x163a3e0_0 .net "b_out", 0 0, L_0x173a3c0;  1 drivers
v0x163a4a0_0 .net "not_sel", 0 0, L_0x173a0f0;  1 drivers
v0x163a5b0_0 .net "res", 0 0, L_0x173a510;  alias, 1 drivers
v0x163a670_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x163a790 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1639470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173a6f0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x173a6f0 .delay 1 (1,1,1) L_0x173a6f0/d;
L_0x173a800/d .functor AND 1, L_0x1739f10, L_0x173a6f0, C4<1>, C4<1>;
L_0x173a800 .delay 1 (3,3,3) L_0x173a800/d;
L_0x173a9c0/d .functor AND 1, L_0x173a510, L_0x175f2a0, C4<1>, C4<1>;
L_0x173a9c0 .delay 1 (3,3,3) L_0x173a9c0/d;
L_0x173ab10/d .functor OR 1, L_0x173a800, L_0x173a9c0, C4<0>, C4<0>;
L_0x173ab10 .delay 1 (3,3,3) L_0x173ab10/d;
v0x163aa10_0 .net "a", 0 0, L_0x1739f10;  alias, 1 drivers
v0x163aae0_0 .net "a_out", 0 0, L_0x173a800;  1 drivers
v0x163ab80_0 .net "b", 0 0, L_0x173a510;  alias, 1 drivers
v0x163ac80_0 .net "b_out", 0 0, L_0x173a9c0;  1 drivers
v0x163ad20_0 .net "not_sel", 0 0, L_0x173a6f0;  1 drivers
v0x163ae10_0 .net "res", 0 0, L_0x173ab10;  alias, 1 drivers
v0x163aeb0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x163c610 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1635a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1641800_0 .net "a", 0 0, L_0x17567f0;  alias, 1 drivers
v0x16418c0_0 .net "b", 0 0, L_0x1757bc0;  alias, 1 drivers
v0x16419d0_0 .net "c", 0 0, L_0x1758e10;  alias, 1 drivers
v0x1641ac0_0 .net "d", 0 0, L_0x175a4b0;  alias, 1 drivers
v0x1641bb0_0 .net "e", 0 0, L_0x175b940;  alias, 1 drivers
v0x1641cf0_0 .net "f", 0 0, L_0x175d2b0;  alias, 1 drivers
v0x1641de0_0 .net "g", 0 0, L_0x175e980;  alias, 1 drivers
v0x1641ed0_0 .net "h", 0 0, L_0x175eb60;  alias, 1 drivers
v0x1641fc0_0 .net "res", 0 0, L_0x173db10;  alias, 1 drivers
v0x16420f0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1642190_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1642a40_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1642ae0_0 .net "x", 0 0, L_0x173c310;  1 drivers
v0x1642b80_0 .net "y", 0 0, L_0x173d550;  1 drivers
S_0x163c920 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x163c610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173d770/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x173d770 .delay 1 (1,1,1) L_0x173d770/d;
L_0x173d880/d .functor AND 1, L_0x173c310, L_0x173d770, C4<1>, C4<1>;
L_0x173d880 .delay 1 (3,3,3) L_0x173d880/d;
L_0x173da00/d .functor AND 1, L_0x173d550, L_0x175f200, C4<1>, C4<1>;
L_0x173da00 .delay 1 (3,3,3) L_0x173da00/d;
L_0x173db10/d .functor OR 1, L_0x173d880, L_0x173da00, C4<0>, C4<0>;
L_0x173db10 .delay 1 (3,3,3) L_0x173db10/d;
v0x163cb70_0 .net "a", 0 0, L_0x173c310;  alias, 1 drivers
v0x163cc50_0 .net "a_out", 0 0, L_0x173d880;  1 drivers
v0x163cd10_0 .net "b", 0 0, L_0x173d550;  alias, 1 drivers
v0x163cdb0_0 .net "b_out", 0 0, L_0x173da00;  1 drivers
v0x163ce70_0 .net "not_sel", 0 0, L_0x173d770;  1 drivers
v0x163cf80_0 .net "res", 0 0, L_0x173db10;  alias, 1 drivers
v0x163d020_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x163d120 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x163c610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x163ebb0_0 .net "a", 0 0, L_0x17567f0;  alias, 1 drivers
v0x163ec70_0 .net "ab_out", 0 0, L_0x173b710;  1 drivers
v0x163ed60_0 .net "b", 0 0, L_0x1757bc0;  alias, 1 drivers
v0x163ee30_0 .net "c", 0 0, L_0x1758e10;  alias, 1 drivers
v0x163ef00_0 .net "cd_out", 0 0, L_0x173bd10;  1 drivers
v0x163f040_0 .net "d", 0 0, L_0x175a4b0;  alias, 1 drivers
v0x163f0e0_0 .net "res", 0 0, L_0x173c310;  alias, 1 drivers
v0x163f1d0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x163f270_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x163d3d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x163d120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173b2f0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173b2f0 .delay 1 (1,1,1) L_0x173b2f0/d;
L_0x173b400/d .functor AND 1, L_0x17567f0, L_0x173b2f0, C4<1>, C4<1>;
L_0x173b400 .delay 1 (3,3,3) L_0x173b400/d;
L_0x173b5c0/d .functor AND 1, L_0x1757bc0, L_0x175f340, C4<1>, C4<1>;
L_0x173b5c0 .delay 1 (3,3,3) L_0x173b5c0/d;
L_0x173b710/d .functor OR 1, L_0x173b400, L_0x173b5c0, C4<0>, C4<0>;
L_0x173b710 .delay 1 (3,3,3) L_0x173b710/d;
v0x163d620_0 .net "a", 0 0, L_0x17567f0;  alias, 1 drivers
v0x163d700_0 .net "a_out", 0 0, L_0x173b400;  1 drivers
v0x163d7c0_0 .net "b", 0 0, L_0x1757bc0;  alias, 1 drivers
v0x163d860_0 .net "b_out", 0 0, L_0x173b5c0;  1 drivers
v0x163d920_0 .net "not_sel", 0 0, L_0x173b2f0;  1 drivers
v0x163da30_0 .net "res", 0 0, L_0x173b710;  alias, 1 drivers
v0x163daf0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x163dc10 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x163d120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173b8f0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173b8f0 .delay 1 (1,1,1) L_0x173b8f0/d;
L_0x173ba00/d .functor AND 1, L_0x1758e10, L_0x173b8f0, C4<1>, C4<1>;
L_0x173ba00 .delay 1 (3,3,3) L_0x173ba00/d;
L_0x173bbc0/d .functor AND 1, L_0x175a4b0, L_0x175f340, C4<1>, C4<1>;
L_0x173bbc0 .delay 1 (3,3,3) L_0x173bbc0/d;
L_0x173bd10/d .functor OR 1, L_0x173ba00, L_0x173bbc0, C4<0>, C4<0>;
L_0x173bd10 .delay 1 (3,3,3) L_0x173bd10/d;
v0x163de80_0 .net "a", 0 0, L_0x1758e10;  alias, 1 drivers
v0x163df40_0 .net "a_out", 0 0, L_0x173ba00;  1 drivers
v0x163e000_0 .net "b", 0 0, L_0x175a4b0;  alias, 1 drivers
v0x163e0a0_0 .net "b_out", 0 0, L_0x173bbc0;  1 drivers
v0x163e160_0 .net "not_sel", 0 0, L_0x173b8f0;  1 drivers
v0x163e270_0 .net "res", 0 0, L_0x173bd10;  alias, 1 drivers
v0x163e330_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x163e450 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x163d120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173bef0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x173bef0 .delay 1 (1,1,1) L_0x173bef0/d;
L_0x173c000/d .functor AND 1, L_0x173b710, L_0x173bef0, C4<1>, C4<1>;
L_0x173c000 .delay 1 (3,3,3) L_0x173c000/d;
L_0x173c1c0/d .functor AND 1, L_0x173bd10, L_0x175f2a0, C4<1>, C4<1>;
L_0x173c1c0 .delay 1 (3,3,3) L_0x173c1c0/d;
L_0x173c310/d .functor OR 1, L_0x173c000, L_0x173c1c0, C4<0>, C4<0>;
L_0x173c310 .delay 1 (3,3,3) L_0x173c310/d;
v0x163e6a0_0 .net "a", 0 0, L_0x173b710;  alias, 1 drivers
v0x163e740_0 .net "a_out", 0 0, L_0x173c000;  1 drivers
v0x163e7e0_0 .net "b", 0 0, L_0x173bd10;  alias, 1 drivers
v0x163e880_0 .net "b_out", 0 0, L_0x173c1c0;  1 drivers
v0x163e920_0 .net "not_sel", 0 0, L_0x173bef0;  1 drivers
v0x163ea10_0 .net "res", 0 0, L_0x173c310;  alias, 1 drivers
v0x163eab0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x163f420 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x163c610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1640f90_0 .net "a", 0 0, L_0x175b940;  alias, 1 drivers
v0x1641050_0 .net "ab_out", 0 0, L_0x173c950;  1 drivers
v0x1641140_0 .net "b", 0 0, L_0x175d2b0;  alias, 1 drivers
v0x1641210_0 .net "c", 0 0, L_0x175e980;  alias, 1 drivers
v0x16412e0_0 .net "cd_out", 0 0, L_0x173cf50;  1 drivers
v0x1641420_0 .net "d", 0 0, L_0x175eb60;  alias, 1 drivers
v0x16414c0_0 .net "res", 0 0, L_0x173d550;  alias, 1 drivers
v0x16415b0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1641650_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x163f660 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x163f420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173c530/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173c530 .delay 1 (1,1,1) L_0x173c530/d;
L_0x173c640/d .functor AND 1, L_0x175b940, L_0x173c530, C4<1>, C4<1>;
L_0x173c640 .delay 1 (3,3,3) L_0x173c640/d;
L_0x173c800/d .functor AND 1, L_0x175d2b0, L_0x175f340, C4<1>, C4<1>;
L_0x173c800 .delay 1 (3,3,3) L_0x173c800/d;
L_0x173c950/d .functor OR 1, L_0x173c640, L_0x173c800, C4<0>, C4<0>;
L_0x173c950 .delay 1 (3,3,3) L_0x173c950/d;
v0x163f8b0_0 .net "a", 0 0, L_0x175b940;  alias, 1 drivers
v0x163f990_0 .net "a_out", 0 0, L_0x173c640;  1 drivers
v0x163fa50_0 .net "b", 0 0, L_0x175d2b0;  alias, 1 drivers
v0x163fb20_0 .net "b_out", 0 0, L_0x173c800;  1 drivers
v0x163fbe0_0 .net "not_sel", 0 0, L_0x173c530;  1 drivers
v0x163fcf0_0 .net "res", 0 0, L_0x173c950;  alias, 1 drivers
v0x163fdb0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x163fed0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x163f420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173cb30/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173cb30 .delay 1 (1,1,1) L_0x173cb30/d;
L_0x173cc40/d .functor AND 1, L_0x175e980, L_0x173cb30, C4<1>, C4<1>;
L_0x173cc40 .delay 1 (3,3,3) L_0x173cc40/d;
L_0x173ce00/d .functor AND 1, L_0x175eb60, L_0x175f340, C4<1>, C4<1>;
L_0x173ce00 .delay 1 (3,3,3) L_0x173ce00/d;
L_0x173cf50/d .functor OR 1, L_0x173cc40, L_0x173ce00, C4<0>, C4<0>;
L_0x173cf50 .delay 1 (3,3,3) L_0x173cf50/d;
v0x1640140_0 .net "a", 0 0, L_0x175e980;  alias, 1 drivers
v0x1640200_0 .net "a_out", 0 0, L_0x173cc40;  1 drivers
v0x16402c0_0 .net "b", 0 0, L_0x175eb60;  alias, 1 drivers
v0x1640390_0 .net "b_out", 0 0, L_0x173ce00;  1 drivers
v0x1640450_0 .net "not_sel", 0 0, L_0x173cb30;  1 drivers
v0x1640560_0 .net "res", 0 0, L_0x173cf50;  alias, 1 drivers
v0x1640620_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1640740 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x163f420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173d130/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x173d130 .delay 1 (1,1,1) L_0x173d130/d;
L_0x173d240/d .functor AND 1, L_0x173c950, L_0x173d130, C4<1>, C4<1>;
L_0x173d240 .delay 1 (3,3,3) L_0x173d240/d;
L_0x173d400/d .functor AND 1, L_0x173cf50, L_0x175f2a0, C4<1>, C4<1>;
L_0x173d400 .delay 1 (3,3,3) L_0x173d400/d;
L_0x173d550/d .functor OR 1, L_0x173d240, L_0x173d400, C4<0>, C4<0>;
L_0x173d550 .delay 1 (3,3,3) L_0x173d550/d;
v0x16409c0_0 .net "a", 0 0, L_0x173c950;  alias, 1 drivers
v0x1640a90_0 .net "a_out", 0 0, L_0x173d240;  1 drivers
v0x1640b30_0 .net "b", 0 0, L_0x173cf50;  alias, 1 drivers
v0x1640c30_0 .net "b_out", 0 0, L_0x173d400;  1 drivers
v0x1640cd0_0 .net "not_sel", 0 0, L_0x173d130;  1 drivers
v0x1640dc0_0 .net "res", 0 0, L_0x173d550;  alias, 1 drivers
v0x1640e60_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x16440d0 .scope module, "mux_16_1_1b_0[6]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1650cc0_0 .net "a", 0 0, L_0x1750650;  1 drivers
v0x1650d80_0 .net "b", 0 0, L_0x1750d90;  1 drivers
v0x1650e40_0 .net "c", 0 0, L_0x1751710;  1 drivers
v0x1650ee0_0 .net "d", 0 0, L_0x17521a0;  1 drivers
v0x1650f80_0 .net "e", 0 0, L_0x1752ce0;  1 drivers
v0x1651070_0 .net "f", 0 0, L_0x17539b0;  1 drivers
v0x1651110_0 .net "g", 0 0, L_0x1754970;  1 drivers
v0x16511b0_0 .net "h", 0 0, L_0x1755880;  1 drivers
v0x1651250_0 .net "i", 0 0, L_0x1756b10;  1 drivers
v0x1651380_0 .net "j", 0 0, L_0x1757c60;  1 drivers
v0x1651420_0 .net "k", 0 0, L_0x17591c0;  1 drivers
v0x16514c0_0 .net "l", 0 0, L_0x175a550;  1 drivers
v0x1651560_0 .net "m", 0 0, L_0x175bd80;  1 drivers
v0x1651600_0 .net "n", 0 0, L_0x175d350;  1 drivers
v0x16516a0_0 .net "o", 0 0, L_0x175e4c0;  1 drivers
v0x1651740_0 .net "p", 0 0, L_0x175ec00;  1 drivers
v0x16517e0_0 .net "res", 0 0, L_0x1743af0;  1 drivers
v0x1651990_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1651a30_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1651ad0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x1651b70_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x1651c10_0 .net "x", 0 0, L_0x1740af0;  1 drivers
v0x1651cb0_0 .net "y", 0 0, L_0x1743530;  1 drivers
S_0x1644480 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x16440d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1743750/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x1743750 .delay 1 (1,1,1) L_0x1743750/d;
L_0x1743860/d .functor AND 1, L_0x1740af0, L_0x1743750, C4<1>, C4<1>;
L_0x1743860 .delay 1 (3,3,3) L_0x1743860/d;
L_0x17439e0/d .functor AND 1, L_0x1743530, L_0x175f160, C4<1>, C4<1>;
L_0x17439e0 .delay 1 (3,3,3) L_0x17439e0/d;
L_0x1743af0/d .functor OR 1, L_0x1743860, L_0x17439e0, C4<0>, C4<0>;
L_0x1743af0 .delay 1 (3,3,3) L_0x1743af0/d;
v0x1644680_0 .net "a", 0 0, L_0x1740af0;  alias, 1 drivers
v0x1644760_0 .net "a_out", 0 0, L_0x1743860;  1 drivers
v0x1644820_0 .net "b", 0 0, L_0x1743530;  alias, 1 drivers
v0x16448c0_0 .net "b_out", 0 0, L_0x17439e0;  1 drivers
v0x1644980_0 .net "not_sel", 0 0, L_0x1743750;  1 drivers
v0x1644a90_0 .net "res", 0 0, L_0x1743af0;  alias, 1 drivers
v0x1644b50_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x1644c70 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x16440d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1649f50_0 .net "a", 0 0, L_0x1750650;  alias, 1 drivers
v0x164a010_0 .net "b", 0 0, L_0x1750d90;  alias, 1 drivers
v0x164a120_0 .net "c", 0 0, L_0x1751710;  alias, 1 drivers
v0x164a210_0 .net "d", 0 0, L_0x17521a0;  alias, 1 drivers
v0x164a300_0 .net "e", 0 0, L_0x1752ce0;  alias, 1 drivers
v0x164a440_0 .net "f", 0 0, L_0x17539b0;  alias, 1 drivers
v0x164a530_0 .net "g", 0 0, L_0x1754970;  alias, 1 drivers
v0x164a620_0 .net "h", 0 0, L_0x1755880;  alias, 1 drivers
v0x164a710_0 .net "res", 0 0, L_0x1740af0;  alias, 1 drivers
v0x164a840_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x164a8e0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x164a980_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x164aa20_0 .net "x", 0 0, L_0x173f2f0;  1 drivers
v0x164aac0_0 .net "y", 0 0, L_0x1740530;  1 drivers
S_0x1645010 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1644c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1740750/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1740750 .delay 1 (1,1,1) L_0x1740750/d;
L_0x1740860/d .functor AND 1, L_0x173f2f0, L_0x1740750, C4<1>, C4<1>;
L_0x1740860 .delay 1 (3,3,3) L_0x1740860/d;
L_0x17409e0/d .functor AND 1, L_0x1740530, L_0x175f200, C4<1>, C4<1>;
L_0x17409e0 .delay 1 (3,3,3) L_0x17409e0/d;
L_0x1740af0/d .functor OR 1, L_0x1740860, L_0x17409e0, C4<0>, C4<0>;
L_0x1740af0 .delay 1 (3,3,3) L_0x1740af0/d;
v0x1645260_0 .net "a", 0 0, L_0x173f2f0;  alias, 1 drivers
v0x1645340_0 .net "a_out", 0 0, L_0x1740860;  1 drivers
v0x1645400_0 .net "b", 0 0, L_0x1740530;  alias, 1 drivers
v0x16454a0_0 .net "b_out", 0 0, L_0x17409e0;  1 drivers
v0x1645560_0 .net "not_sel", 0 0, L_0x1740750;  1 drivers
v0x1645670_0 .net "res", 0 0, L_0x1740af0;  alias, 1 drivers
v0x1645710_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x1645810 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1644c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1647390_0 .net "a", 0 0, L_0x1750650;  alias, 1 drivers
v0x1647450_0 .net "ab_out", 0 0, L_0x173e6f0;  1 drivers
v0x1647540_0 .net "b", 0 0, L_0x1750d90;  alias, 1 drivers
v0x1647610_0 .net "c", 0 0, L_0x1751710;  alias, 1 drivers
v0x16476e0_0 .net "cd_out", 0 0, L_0x173ecf0;  1 drivers
v0x1647820_0 .net "d", 0 0, L_0x17521a0;  alias, 1 drivers
v0x16478c0_0 .net "res", 0 0, L_0x173f2f0;  alias, 1 drivers
v0x16479b0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1647a50_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1645ac0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1645810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173e2d0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173e2d0 .delay 1 (1,1,1) L_0x173e2d0/d;
L_0x173e3e0/d .functor AND 1, L_0x1750650, L_0x173e2d0, C4<1>, C4<1>;
L_0x173e3e0 .delay 1 (3,3,3) L_0x173e3e0/d;
L_0x173e5a0/d .functor AND 1, L_0x1750d90, L_0x175f340, C4<1>, C4<1>;
L_0x173e5a0 .delay 1 (3,3,3) L_0x173e5a0/d;
L_0x173e6f0/d .functor OR 1, L_0x173e3e0, L_0x173e5a0, C4<0>, C4<0>;
L_0x173e6f0 .delay 1 (3,3,3) L_0x173e6f0/d;
v0x1645d10_0 .net "a", 0 0, L_0x1750650;  alias, 1 drivers
v0x1645df0_0 .net "a_out", 0 0, L_0x173e3e0;  1 drivers
v0x1645eb0_0 .net "b", 0 0, L_0x1750d90;  alias, 1 drivers
v0x1645f50_0 .net "b_out", 0 0, L_0x173e5a0;  1 drivers
v0x1646010_0 .net "not_sel", 0 0, L_0x173e2d0;  1 drivers
v0x1646120_0 .net "res", 0 0, L_0x173e6f0;  alias, 1 drivers
v0x16461e0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1646300 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1645810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173e8d0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173e8d0 .delay 1 (1,1,1) L_0x173e8d0/d;
L_0x173e9e0/d .functor AND 1, L_0x1751710, L_0x173e8d0, C4<1>, C4<1>;
L_0x173e9e0 .delay 1 (3,3,3) L_0x173e9e0/d;
L_0x173eba0/d .functor AND 1, L_0x17521a0, L_0x175f340, C4<1>, C4<1>;
L_0x173eba0 .delay 1 (3,3,3) L_0x173eba0/d;
L_0x173ecf0/d .functor OR 1, L_0x173e9e0, L_0x173eba0, C4<0>, C4<0>;
L_0x173ecf0 .delay 1 (3,3,3) L_0x173ecf0/d;
v0x1646570_0 .net "a", 0 0, L_0x1751710;  alias, 1 drivers
v0x1646630_0 .net "a_out", 0 0, L_0x173e9e0;  1 drivers
v0x16466f0_0 .net "b", 0 0, L_0x17521a0;  alias, 1 drivers
v0x1646790_0 .net "b_out", 0 0, L_0x173eba0;  1 drivers
v0x1646850_0 .net "not_sel", 0 0, L_0x173e8d0;  1 drivers
v0x1646960_0 .net "res", 0 0, L_0x173ecf0;  alias, 1 drivers
v0x1646a20_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1646b40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1645810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173eed0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x173eed0 .delay 1 (1,1,1) L_0x173eed0/d;
L_0x173efe0/d .functor AND 1, L_0x173e6f0, L_0x173eed0, C4<1>, C4<1>;
L_0x173efe0 .delay 1 (3,3,3) L_0x173efe0/d;
L_0x173f1a0/d .functor AND 1, L_0x173ecf0, L_0x175f2a0, C4<1>, C4<1>;
L_0x173f1a0 .delay 1 (3,3,3) L_0x173f1a0/d;
L_0x173f2f0/d .functor OR 1, L_0x173efe0, L_0x173f1a0, C4<0>, C4<0>;
L_0x173f2f0 .delay 1 (3,3,3) L_0x173f2f0/d;
v0x1646dc0_0 .net "a", 0 0, L_0x173e6f0;  alias, 1 drivers
v0x1646e90_0 .net "a_out", 0 0, L_0x173efe0;  1 drivers
v0x1646f30_0 .net "b", 0 0, L_0x173ecf0;  alias, 1 drivers
v0x1647030_0 .net "b_out", 0 0, L_0x173f1a0;  1 drivers
v0x16470d0_0 .net "not_sel", 0 0, L_0x173eed0;  1 drivers
v0x16471c0_0 .net "res", 0 0, L_0x173f2f0;  alias, 1 drivers
v0x1647260_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1647b70 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1644c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16496e0_0 .net "a", 0 0, L_0x1752ce0;  alias, 1 drivers
v0x16497a0_0 .net "ab_out", 0 0, L_0x173f930;  1 drivers
v0x1649890_0 .net "b", 0 0, L_0x17539b0;  alias, 1 drivers
v0x1649960_0 .net "c", 0 0, L_0x1754970;  alias, 1 drivers
v0x1649a30_0 .net "cd_out", 0 0, L_0x173ff30;  1 drivers
v0x1649b70_0 .net "d", 0 0, L_0x1755880;  alias, 1 drivers
v0x1649c10_0 .net "res", 0 0, L_0x1740530;  alias, 1 drivers
v0x1649d00_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1649da0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1647db0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1647b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173f510/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173f510 .delay 1 (1,1,1) L_0x173f510/d;
L_0x173f620/d .functor AND 1, L_0x1752ce0, L_0x173f510, C4<1>, C4<1>;
L_0x173f620 .delay 1 (3,3,3) L_0x173f620/d;
L_0x173f7e0/d .functor AND 1, L_0x17539b0, L_0x175f340, C4<1>, C4<1>;
L_0x173f7e0 .delay 1 (3,3,3) L_0x173f7e0/d;
L_0x173f930/d .functor OR 1, L_0x173f620, L_0x173f7e0, C4<0>, C4<0>;
L_0x173f930 .delay 1 (3,3,3) L_0x173f930/d;
v0x1648000_0 .net "a", 0 0, L_0x1752ce0;  alias, 1 drivers
v0x16480e0_0 .net "a_out", 0 0, L_0x173f620;  1 drivers
v0x16481a0_0 .net "b", 0 0, L_0x17539b0;  alias, 1 drivers
v0x1648270_0 .net "b_out", 0 0, L_0x173f7e0;  1 drivers
v0x1648330_0 .net "not_sel", 0 0, L_0x173f510;  1 drivers
v0x1648440_0 .net "res", 0 0, L_0x173f930;  alias, 1 drivers
v0x1648500_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1648620 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1647b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x173fb10/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x173fb10 .delay 1 (1,1,1) L_0x173fb10/d;
L_0x173fc20/d .functor AND 1, L_0x1754970, L_0x173fb10, C4<1>, C4<1>;
L_0x173fc20 .delay 1 (3,3,3) L_0x173fc20/d;
L_0x173fde0/d .functor AND 1, L_0x1755880, L_0x175f340, C4<1>, C4<1>;
L_0x173fde0 .delay 1 (3,3,3) L_0x173fde0/d;
L_0x173ff30/d .functor OR 1, L_0x173fc20, L_0x173fde0, C4<0>, C4<0>;
L_0x173ff30 .delay 1 (3,3,3) L_0x173ff30/d;
v0x1648890_0 .net "a", 0 0, L_0x1754970;  alias, 1 drivers
v0x1648950_0 .net "a_out", 0 0, L_0x173fc20;  1 drivers
v0x1648a10_0 .net "b", 0 0, L_0x1755880;  alias, 1 drivers
v0x1648ae0_0 .net "b_out", 0 0, L_0x173fde0;  1 drivers
v0x1648ba0_0 .net "not_sel", 0 0, L_0x173fb10;  1 drivers
v0x1648cb0_0 .net "res", 0 0, L_0x173ff30;  alias, 1 drivers
v0x1648d70_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1648e90 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1647b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1740110/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1740110 .delay 1 (1,1,1) L_0x1740110/d;
L_0x1740220/d .functor AND 1, L_0x173f930, L_0x1740110, C4<1>, C4<1>;
L_0x1740220 .delay 1 (3,3,3) L_0x1740220/d;
L_0x17403e0/d .functor AND 1, L_0x173ff30, L_0x175f2a0, C4<1>, C4<1>;
L_0x17403e0 .delay 1 (3,3,3) L_0x17403e0/d;
L_0x1740530/d .functor OR 1, L_0x1740220, L_0x17403e0, C4<0>, C4<0>;
L_0x1740530 .delay 1 (3,3,3) L_0x1740530/d;
v0x1649110_0 .net "a", 0 0, L_0x173f930;  alias, 1 drivers
v0x16491e0_0 .net "a_out", 0 0, L_0x1740220;  1 drivers
v0x1649280_0 .net "b", 0 0, L_0x173ff30;  alias, 1 drivers
v0x1649380_0 .net "b_out", 0 0, L_0x17403e0;  1 drivers
v0x1649420_0 .net "not_sel", 0 0, L_0x1740110;  1 drivers
v0x1649510_0 .net "res", 0 0, L_0x1740530;  alias, 1 drivers
v0x16495b0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x164ad10 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x16440d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x164ff00_0 .net "a", 0 0, L_0x1756b10;  alias, 1 drivers
v0x164ffc0_0 .net "b", 0 0, L_0x1757c60;  alias, 1 drivers
v0x16500d0_0 .net "c", 0 0, L_0x17591c0;  alias, 1 drivers
v0x16501c0_0 .net "d", 0 0, L_0x175a550;  alias, 1 drivers
v0x16502b0_0 .net "e", 0 0, L_0x175bd80;  alias, 1 drivers
v0x16503f0_0 .net "f", 0 0, L_0x175d350;  alias, 1 drivers
v0x16504e0_0 .net "g", 0 0, L_0x175e4c0;  alias, 1 drivers
v0x16505d0_0 .net "h", 0 0, L_0x175ec00;  alias, 1 drivers
v0x16506c0_0 .net "res", 0 0, L_0x1743530;  alias, 1 drivers
v0x16507f0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1650890_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1650930_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x16509d0_0 .net "x", 0 0, L_0x1741d30;  1 drivers
v0x1650a70_0 .net "y", 0 0, L_0x1742f70;  1 drivers
S_0x164b020 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x164ad10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1743190/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1743190 .delay 1 (1,1,1) L_0x1743190/d;
L_0x17432a0/d .functor AND 1, L_0x1741d30, L_0x1743190, C4<1>, C4<1>;
L_0x17432a0 .delay 1 (3,3,3) L_0x17432a0/d;
L_0x1743420/d .functor AND 1, L_0x1742f70, L_0x175f200, C4<1>, C4<1>;
L_0x1743420 .delay 1 (3,3,3) L_0x1743420/d;
L_0x1743530/d .functor OR 1, L_0x17432a0, L_0x1743420, C4<0>, C4<0>;
L_0x1743530 .delay 1 (3,3,3) L_0x1743530/d;
v0x164b270_0 .net "a", 0 0, L_0x1741d30;  alias, 1 drivers
v0x164b350_0 .net "a_out", 0 0, L_0x17432a0;  1 drivers
v0x164b410_0 .net "b", 0 0, L_0x1742f70;  alias, 1 drivers
v0x164b4b0_0 .net "b_out", 0 0, L_0x1743420;  1 drivers
v0x164b570_0 .net "not_sel", 0 0, L_0x1743190;  1 drivers
v0x164b680_0 .net "res", 0 0, L_0x1743530;  alias, 1 drivers
v0x164b720_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x164b820 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x164ad10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x164d2b0_0 .net "a", 0 0, L_0x1756b10;  alias, 1 drivers
v0x164d370_0 .net "ab_out", 0 0, L_0x1741130;  1 drivers
v0x164d460_0 .net "b", 0 0, L_0x1757c60;  alias, 1 drivers
v0x164d530_0 .net "c", 0 0, L_0x17591c0;  alias, 1 drivers
v0x164d600_0 .net "cd_out", 0 0, L_0x1741730;  1 drivers
v0x164d740_0 .net "d", 0 0, L_0x175a550;  alias, 1 drivers
v0x164d7e0_0 .net "res", 0 0, L_0x1741d30;  alias, 1 drivers
v0x164d8d0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x164d970_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x164bad0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x164b820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1740d10/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1740d10 .delay 1 (1,1,1) L_0x1740d10/d;
L_0x1740e20/d .functor AND 1, L_0x1756b10, L_0x1740d10, C4<1>, C4<1>;
L_0x1740e20 .delay 1 (3,3,3) L_0x1740e20/d;
L_0x1740fe0/d .functor AND 1, L_0x1757c60, L_0x175f340, C4<1>, C4<1>;
L_0x1740fe0 .delay 1 (3,3,3) L_0x1740fe0/d;
L_0x1741130/d .functor OR 1, L_0x1740e20, L_0x1740fe0, C4<0>, C4<0>;
L_0x1741130 .delay 1 (3,3,3) L_0x1741130/d;
v0x164bd20_0 .net "a", 0 0, L_0x1756b10;  alias, 1 drivers
v0x164be00_0 .net "a_out", 0 0, L_0x1740e20;  1 drivers
v0x164bec0_0 .net "b", 0 0, L_0x1757c60;  alias, 1 drivers
v0x164bf60_0 .net "b_out", 0 0, L_0x1740fe0;  1 drivers
v0x164c020_0 .net "not_sel", 0 0, L_0x1740d10;  1 drivers
v0x164c130_0 .net "res", 0 0, L_0x1741130;  alias, 1 drivers
v0x164c1f0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x164c310 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x164b820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1741310/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1741310 .delay 1 (1,1,1) L_0x1741310/d;
L_0x1741420/d .functor AND 1, L_0x17591c0, L_0x1741310, C4<1>, C4<1>;
L_0x1741420 .delay 1 (3,3,3) L_0x1741420/d;
L_0x17415e0/d .functor AND 1, L_0x175a550, L_0x175f340, C4<1>, C4<1>;
L_0x17415e0 .delay 1 (3,3,3) L_0x17415e0/d;
L_0x1741730/d .functor OR 1, L_0x1741420, L_0x17415e0, C4<0>, C4<0>;
L_0x1741730 .delay 1 (3,3,3) L_0x1741730/d;
v0x164c580_0 .net "a", 0 0, L_0x17591c0;  alias, 1 drivers
v0x164c640_0 .net "a_out", 0 0, L_0x1741420;  1 drivers
v0x164c700_0 .net "b", 0 0, L_0x175a550;  alias, 1 drivers
v0x164c7a0_0 .net "b_out", 0 0, L_0x17415e0;  1 drivers
v0x164c860_0 .net "not_sel", 0 0, L_0x1741310;  1 drivers
v0x164c970_0 .net "res", 0 0, L_0x1741730;  alias, 1 drivers
v0x164ca30_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x164cb50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x164b820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1741910/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1741910 .delay 1 (1,1,1) L_0x1741910/d;
L_0x1741a20/d .functor AND 1, L_0x1741130, L_0x1741910, C4<1>, C4<1>;
L_0x1741a20 .delay 1 (3,3,3) L_0x1741a20/d;
L_0x1741be0/d .functor AND 1, L_0x1741730, L_0x175f2a0, C4<1>, C4<1>;
L_0x1741be0 .delay 1 (3,3,3) L_0x1741be0/d;
L_0x1741d30/d .functor OR 1, L_0x1741a20, L_0x1741be0, C4<0>, C4<0>;
L_0x1741d30 .delay 1 (3,3,3) L_0x1741d30/d;
v0x164cda0_0 .net "a", 0 0, L_0x1741130;  alias, 1 drivers
v0x164ce40_0 .net "a_out", 0 0, L_0x1741a20;  1 drivers
v0x164cee0_0 .net "b", 0 0, L_0x1741730;  alias, 1 drivers
v0x164cf80_0 .net "b_out", 0 0, L_0x1741be0;  1 drivers
v0x164d020_0 .net "not_sel", 0 0, L_0x1741910;  1 drivers
v0x164d110_0 .net "res", 0 0, L_0x1741d30;  alias, 1 drivers
v0x164d1b0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x164db20 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x164ad10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x164f690_0 .net "a", 0 0, L_0x175bd80;  alias, 1 drivers
v0x164f750_0 .net "ab_out", 0 0, L_0x1742370;  1 drivers
v0x164f840_0 .net "b", 0 0, L_0x175d350;  alias, 1 drivers
v0x164f910_0 .net "c", 0 0, L_0x175e4c0;  alias, 1 drivers
v0x164f9e0_0 .net "cd_out", 0 0, L_0x1742970;  1 drivers
v0x164fb20_0 .net "d", 0 0, L_0x175ec00;  alias, 1 drivers
v0x164fbc0_0 .net "res", 0 0, L_0x1742f70;  alias, 1 drivers
v0x164fcb0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x164fd50_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x164dd60 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x164db20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1741f50/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1741f50 .delay 1 (1,1,1) L_0x1741f50/d;
L_0x1742060/d .functor AND 1, L_0x175bd80, L_0x1741f50, C4<1>, C4<1>;
L_0x1742060 .delay 1 (3,3,3) L_0x1742060/d;
L_0x1742220/d .functor AND 1, L_0x175d350, L_0x175f340, C4<1>, C4<1>;
L_0x1742220 .delay 1 (3,3,3) L_0x1742220/d;
L_0x1742370/d .functor OR 1, L_0x1742060, L_0x1742220, C4<0>, C4<0>;
L_0x1742370 .delay 1 (3,3,3) L_0x1742370/d;
v0x164dfb0_0 .net "a", 0 0, L_0x175bd80;  alias, 1 drivers
v0x164e090_0 .net "a_out", 0 0, L_0x1742060;  1 drivers
v0x164e150_0 .net "b", 0 0, L_0x175d350;  alias, 1 drivers
v0x164e220_0 .net "b_out", 0 0, L_0x1742220;  1 drivers
v0x164e2e0_0 .net "not_sel", 0 0, L_0x1741f50;  1 drivers
v0x164e3f0_0 .net "res", 0 0, L_0x1742370;  alias, 1 drivers
v0x164e4b0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x164e5d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x164db20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1742550/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1742550 .delay 1 (1,1,1) L_0x1742550/d;
L_0x1742660/d .functor AND 1, L_0x175e4c0, L_0x1742550, C4<1>, C4<1>;
L_0x1742660 .delay 1 (3,3,3) L_0x1742660/d;
L_0x1742820/d .functor AND 1, L_0x175ec00, L_0x175f340, C4<1>, C4<1>;
L_0x1742820 .delay 1 (3,3,3) L_0x1742820/d;
L_0x1742970/d .functor OR 1, L_0x1742660, L_0x1742820, C4<0>, C4<0>;
L_0x1742970 .delay 1 (3,3,3) L_0x1742970/d;
v0x164e840_0 .net "a", 0 0, L_0x175e4c0;  alias, 1 drivers
v0x164e900_0 .net "a_out", 0 0, L_0x1742660;  1 drivers
v0x164e9c0_0 .net "b", 0 0, L_0x175ec00;  alias, 1 drivers
v0x164ea90_0 .net "b_out", 0 0, L_0x1742820;  1 drivers
v0x164eb50_0 .net "not_sel", 0 0, L_0x1742550;  1 drivers
v0x164ec60_0 .net "res", 0 0, L_0x1742970;  alias, 1 drivers
v0x164ed20_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x164ee40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x164db20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1742b50/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1742b50 .delay 1 (1,1,1) L_0x1742b50/d;
L_0x1742c60/d .functor AND 1, L_0x1742370, L_0x1742b50, C4<1>, C4<1>;
L_0x1742c60 .delay 1 (3,3,3) L_0x1742c60/d;
L_0x1742e20/d .functor AND 1, L_0x1742970, L_0x175f2a0, C4<1>, C4<1>;
L_0x1742e20 .delay 1 (3,3,3) L_0x1742e20/d;
L_0x1742f70/d .functor OR 1, L_0x1742c60, L_0x1742e20, C4<0>, C4<0>;
L_0x1742f70 .delay 1 (3,3,3) L_0x1742f70/d;
v0x164f0c0_0 .net "a", 0 0, L_0x1742370;  alias, 1 drivers
v0x164f190_0 .net "a_out", 0 0, L_0x1742c60;  1 drivers
v0x164f230_0 .net "b", 0 0, L_0x1742970;  alias, 1 drivers
v0x164f330_0 .net "b_out", 0 0, L_0x1742e20;  1 drivers
v0x164f3d0_0 .net "not_sel", 0 0, L_0x1742b50;  1 drivers
v0x164f4c0_0 .net "res", 0 0, L_0x1742f70;  alias, 1 drivers
v0x164f560_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1652040 .scope module, "mux_16_1_1b_0[7]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x165eb70_0 .net "a", 0 0, L_0x17506f0;  1 drivers
v0x165ec30_0 .net "b", 0 0, L_0x1750ec0;  1 drivers
v0x165ecf0_0 .net "c", 0 0, L_0x17517b0;  1 drivers
v0x165ed90_0 .net "d", 0 0, L_0x1752360;  1 drivers
v0x165ee30_0 .net "e", 0 0, L_0x1752d80;  1 drivers
v0x165ef20_0 .net "f", 0 0, L_0x1753c00;  1 drivers
v0x165efc0_0 .net "g", 0 0, L_0x1754a10;  1 drivers
v0x165f060_0 .net "h", 0 0, L_0x1755b60;  1 drivers
v0x165f100_0 .net "i", 0 0, L_0x1756bb0;  1 drivers
v0x165f230_0 .net "j", 0 0, L_0x1757fd0;  1 drivers
v0x165f2d0_0 .net "k", 0 0, L_0x1759260;  1 drivers
v0x165f370_0 .net "l", 0 0, L_0x175a950;  1 drivers
v0x165f410_0 .net "m", 0 0, L_0x175be20;  1 drivers
v0x165f4b0_0 .net "n", 0 0, L_0x175d7e0;  1 drivers
v0x165f550_0 .net "o", 0 0, L_0x175e560;  1 drivers
v0x165f5f0_0 .net "p", 0 0, L_0x175eca0;  1 drivers
v0x165f690_0 .net "res", 0 0, L_0x174a520;  1 drivers
v0x165f840_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x165f8e0_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x165f980_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x165fa20_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x165fac0_0 .net "x", 0 0, L_0x1746510;  1 drivers
v0x165fb60_0 .net "y", 0 0, L_0x1749f60;  1 drivers
S_0x16523f0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1652040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174a180/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x174a180 .delay 1 (1,1,1) L_0x174a180/d;
L_0x174a290/d .functor AND 1, L_0x1746510, L_0x174a180, C4<1>, C4<1>;
L_0x174a290 .delay 1 (3,3,3) L_0x174a290/d;
L_0x174a410/d .functor AND 1, L_0x1749f60, L_0x175f160, C4<1>, C4<1>;
L_0x174a410 .delay 1 (3,3,3) L_0x174a410/d;
L_0x174a520/d .functor OR 1, L_0x174a290, L_0x174a410, C4<0>, C4<0>;
L_0x174a520 .delay 1 (3,3,3) L_0x174a520/d;
v0x16525f0_0 .net "a", 0 0, L_0x1746510;  alias, 1 drivers
v0x16526d0_0 .net "a_out", 0 0, L_0x174a290;  1 drivers
v0x1652790_0 .net "b", 0 0, L_0x1749f60;  alias, 1 drivers
v0x1652830_0 .net "b_out", 0 0, L_0x174a410;  1 drivers
v0x16528f0_0 .net "not_sel", 0 0, L_0x174a180;  1 drivers
v0x1652a00_0 .net "res", 0 0, L_0x174a520;  alias, 1 drivers
v0x1652ac0_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x1652be0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1652040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1657e00_0 .net "a", 0 0, L_0x17506f0;  alias, 1 drivers
v0x1657ec0_0 .net "b", 0 0, L_0x1750ec0;  alias, 1 drivers
v0x1657fd0_0 .net "c", 0 0, L_0x17517b0;  alias, 1 drivers
v0x16580c0_0 .net "d", 0 0, L_0x1752360;  alias, 1 drivers
v0x16581b0_0 .net "e", 0 0, L_0x1752d80;  alias, 1 drivers
v0x16582f0_0 .net "f", 0 0, L_0x1753c00;  alias, 1 drivers
v0x16583e0_0 .net "g", 0 0, L_0x1754a10;  alias, 1 drivers
v0x16584d0_0 .net "h", 0 0, L_0x1755b60;  alias, 1 drivers
v0x16585c0_0 .net "res", 0 0, L_0x1746510;  alias, 1 drivers
v0x16586f0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1658790_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1658830_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x16588d0_0 .net "x", 0 0, L_0x1744d10;  1 drivers
v0x1658970_0 .net "y", 0 0, L_0x1745f50;  1 drivers
S_0x1652f80 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1652be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1746170/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1746170 .delay 1 (1,1,1) L_0x1746170/d;
L_0x1746280/d .functor AND 1, L_0x1744d10, L_0x1746170, C4<1>, C4<1>;
L_0x1746280 .delay 1 (3,3,3) L_0x1746280/d;
L_0x1746400/d .functor AND 1, L_0x1745f50, L_0x175f200, C4<1>, C4<1>;
L_0x1746400 .delay 1 (3,3,3) L_0x1746400/d;
L_0x1746510/d .functor OR 1, L_0x1746280, L_0x1746400, C4<0>, C4<0>;
L_0x1746510 .delay 1 (3,3,3) L_0x1746510/d;
v0x16531d0_0 .net "a", 0 0, L_0x1744d10;  alias, 1 drivers
v0x16532b0_0 .net "a_out", 0 0, L_0x1746280;  1 drivers
v0x1653370_0 .net "b", 0 0, L_0x1745f50;  alias, 1 drivers
v0x1653410_0 .net "b_out", 0 0, L_0x1746400;  1 drivers
v0x16534d0_0 .net "not_sel", 0 0, L_0x1746170;  1 drivers
v0x16535e0_0 .net "res", 0 0, L_0x1746510;  alias, 1 drivers
v0x1653680_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x1653780 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1652be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1655240_0 .net "a", 0 0, L_0x17506f0;  alias, 1 drivers
v0x1655300_0 .net "ab_out", 0 0, L_0x1744110;  1 drivers
v0x16553f0_0 .net "b", 0 0, L_0x1750ec0;  alias, 1 drivers
v0x16554c0_0 .net "c", 0 0, L_0x17517b0;  alias, 1 drivers
v0x1655590_0 .net "cd_out", 0 0, L_0x1744710;  1 drivers
v0x16556d0_0 .net "d", 0 0, L_0x1752360;  alias, 1 drivers
v0x1655770_0 .net "res", 0 0, L_0x1744d10;  alias, 1 drivers
v0x1655860_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1655900_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1653a30 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1653780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1743cf0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1743cf0 .delay 1 (1,1,1) L_0x1743cf0/d;
L_0x1743e00/d .functor AND 1, L_0x17506f0, L_0x1743cf0, C4<1>, C4<1>;
L_0x1743e00 .delay 1 (3,3,3) L_0x1743e00/d;
L_0x1743fc0/d .functor AND 1, L_0x1750ec0, L_0x175f340, C4<1>, C4<1>;
L_0x1743fc0 .delay 1 (3,3,3) L_0x1743fc0/d;
L_0x1744110/d .functor OR 1, L_0x1743e00, L_0x1743fc0, C4<0>, C4<0>;
L_0x1744110 .delay 1 (3,3,3) L_0x1744110/d;
v0x1653c80_0 .net "a", 0 0, L_0x17506f0;  alias, 1 drivers
v0x1653d60_0 .net "a_out", 0 0, L_0x1743e00;  1 drivers
v0x1653e20_0 .net "b", 0 0, L_0x1750ec0;  alias, 1 drivers
v0x1653ec0_0 .net "b_out", 0 0, L_0x1743fc0;  1 drivers
v0x1653f80_0 .net "not_sel", 0 0, L_0x1743cf0;  1 drivers
v0x1654090_0 .net "res", 0 0, L_0x1744110;  alias, 1 drivers
v0x1654150_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1654270 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1653780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17442f0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x17442f0 .delay 1 (1,1,1) L_0x17442f0/d;
L_0x1744400/d .functor AND 1, L_0x17517b0, L_0x17442f0, C4<1>, C4<1>;
L_0x1744400 .delay 1 (3,3,3) L_0x1744400/d;
L_0x17445c0/d .functor AND 1, L_0x1752360, L_0x175f340, C4<1>, C4<1>;
L_0x17445c0 .delay 1 (3,3,3) L_0x17445c0/d;
L_0x1744710/d .functor OR 1, L_0x1744400, L_0x17445c0, C4<0>, C4<0>;
L_0x1744710 .delay 1 (3,3,3) L_0x1744710/d;
v0x16544e0_0 .net "a", 0 0, L_0x17517b0;  alias, 1 drivers
v0x16545a0_0 .net "a_out", 0 0, L_0x1744400;  1 drivers
v0x1654660_0 .net "b", 0 0, L_0x1752360;  alias, 1 drivers
v0x1654700_0 .net "b_out", 0 0, L_0x17445c0;  1 drivers
v0x16547c0_0 .net "not_sel", 0 0, L_0x17442f0;  1 drivers
v0x16548d0_0 .net "res", 0 0, L_0x1744710;  alias, 1 drivers
v0x1654990_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1654ab0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1653780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17448f0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x17448f0 .delay 1 (1,1,1) L_0x17448f0/d;
L_0x1744a00/d .functor AND 1, L_0x1744110, L_0x17448f0, C4<1>, C4<1>;
L_0x1744a00 .delay 1 (3,3,3) L_0x1744a00/d;
L_0x1744bc0/d .functor AND 1, L_0x1744710, L_0x175f2a0, C4<1>, C4<1>;
L_0x1744bc0 .delay 1 (3,3,3) L_0x1744bc0/d;
L_0x1744d10/d .functor OR 1, L_0x1744a00, L_0x1744bc0, C4<0>, C4<0>;
L_0x1744d10 .delay 1 (3,3,3) L_0x1744d10/d;
v0x1654d00_0 .net "a", 0 0, L_0x1744110;  alias, 1 drivers
v0x1654da0_0 .net "a_out", 0 0, L_0x1744a00;  1 drivers
v0x1654e40_0 .net "b", 0 0, L_0x1744710;  alias, 1 drivers
v0x1654ee0_0 .net "b_out", 0 0, L_0x1744bc0;  1 drivers
v0x1654f80_0 .net "not_sel", 0 0, L_0x17448f0;  1 drivers
v0x1655070_0 .net "res", 0 0, L_0x1744d10;  alias, 1 drivers
v0x1655110_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1655a20 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1652be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1657590_0 .net "a", 0 0, L_0x1752d80;  alias, 1 drivers
v0x1657650_0 .net "ab_out", 0 0, L_0x1745350;  1 drivers
v0x1657740_0 .net "b", 0 0, L_0x1753c00;  alias, 1 drivers
v0x1657810_0 .net "c", 0 0, L_0x1754a10;  alias, 1 drivers
v0x16578e0_0 .net "cd_out", 0 0, L_0x1745950;  1 drivers
v0x1657a20_0 .net "d", 0 0, L_0x1755b60;  alias, 1 drivers
v0x1657ac0_0 .net "res", 0 0, L_0x1745f50;  alias, 1 drivers
v0x1657bb0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1657c50_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1655c60 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1655a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1744f30/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1744f30 .delay 1 (1,1,1) L_0x1744f30/d;
L_0x1745040/d .functor AND 1, L_0x1752d80, L_0x1744f30, C4<1>, C4<1>;
L_0x1745040 .delay 1 (3,3,3) L_0x1745040/d;
L_0x1745200/d .functor AND 1, L_0x1753c00, L_0x175f340, C4<1>, C4<1>;
L_0x1745200 .delay 1 (3,3,3) L_0x1745200/d;
L_0x1745350/d .functor OR 1, L_0x1745040, L_0x1745200, C4<0>, C4<0>;
L_0x1745350 .delay 1 (3,3,3) L_0x1745350/d;
v0x1655eb0_0 .net "a", 0 0, L_0x1752d80;  alias, 1 drivers
v0x1655f90_0 .net "a_out", 0 0, L_0x1745040;  1 drivers
v0x1656050_0 .net "b", 0 0, L_0x1753c00;  alias, 1 drivers
v0x1656120_0 .net "b_out", 0 0, L_0x1745200;  1 drivers
v0x16561e0_0 .net "not_sel", 0 0, L_0x1744f30;  1 drivers
v0x16562f0_0 .net "res", 0 0, L_0x1745350;  alias, 1 drivers
v0x16563b0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16564d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1655a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1745530/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1745530 .delay 1 (1,1,1) L_0x1745530/d;
L_0x1745640/d .functor AND 1, L_0x1754a10, L_0x1745530, C4<1>, C4<1>;
L_0x1745640 .delay 1 (3,3,3) L_0x1745640/d;
L_0x1745800/d .functor AND 1, L_0x1755b60, L_0x175f340, C4<1>, C4<1>;
L_0x1745800 .delay 1 (3,3,3) L_0x1745800/d;
L_0x1745950/d .functor OR 1, L_0x1745640, L_0x1745800, C4<0>, C4<0>;
L_0x1745950 .delay 1 (3,3,3) L_0x1745950/d;
v0x1656740_0 .net "a", 0 0, L_0x1754a10;  alias, 1 drivers
v0x1656800_0 .net "a_out", 0 0, L_0x1745640;  1 drivers
v0x16568c0_0 .net "b", 0 0, L_0x1755b60;  alias, 1 drivers
v0x1656990_0 .net "b_out", 0 0, L_0x1745800;  1 drivers
v0x1656a50_0 .net "not_sel", 0 0, L_0x1745530;  1 drivers
v0x1656b60_0 .net "res", 0 0, L_0x1745950;  alias, 1 drivers
v0x1656c20_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1656d40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1655a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1745b30/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1745b30 .delay 1 (1,1,1) L_0x1745b30/d;
L_0x1745c40/d .functor AND 1, L_0x1745350, L_0x1745b30, C4<1>, C4<1>;
L_0x1745c40 .delay 1 (3,3,3) L_0x1745c40/d;
L_0x1745e00/d .functor AND 1, L_0x1745950, L_0x175f2a0, C4<1>, C4<1>;
L_0x1745e00 .delay 1 (3,3,3) L_0x1745e00/d;
L_0x1745f50/d .functor OR 1, L_0x1745c40, L_0x1745e00, C4<0>, C4<0>;
L_0x1745f50 .delay 1 (3,3,3) L_0x1745f50/d;
v0x1656fc0_0 .net "a", 0 0, L_0x1745350;  alias, 1 drivers
v0x1657090_0 .net "a_out", 0 0, L_0x1745c40;  1 drivers
v0x1657130_0 .net "b", 0 0, L_0x1745950;  alias, 1 drivers
v0x1657230_0 .net "b_out", 0 0, L_0x1745e00;  1 drivers
v0x16572d0_0 .net "not_sel", 0 0, L_0x1745b30;  1 drivers
v0x16573c0_0 .net "res", 0 0, L_0x1745f50;  alias, 1 drivers
v0x1657460_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1658bc0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1652040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x165ddb0_0 .net "a", 0 0, L_0x1756bb0;  alias, 1 drivers
v0x165de70_0 .net "b", 0 0, L_0x1757fd0;  alias, 1 drivers
v0x165df80_0 .net "c", 0 0, L_0x1759260;  alias, 1 drivers
v0x165e070_0 .net "d", 0 0, L_0x175a950;  alias, 1 drivers
v0x165e160_0 .net "e", 0 0, L_0x175be20;  alias, 1 drivers
v0x165e2a0_0 .net "f", 0 0, L_0x175d7e0;  alias, 1 drivers
v0x165e390_0 .net "g", 0 0, L_0x175e560;  alias, 1 drivers
v0x165e480_0 .net "h", 0 0, L_0x175eca0;  alias, 1 drivers
v0x165e570_0 .net "res", 0 0, L_0x1749f60;  alias, 1 drivers
v0x165e6a0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x165e740_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x165e7e0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x165e880_0 .net "x", 0 0, L_0x17487b0;  1 drivers
v0x165e920_0 .net "y", 0 0, L_0x17499a0;  1 drivers
S_0x1658ed0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1658bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1749bc0/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x1749bc0 .delay 1 (1,1,1) L_0x1749bc0/d;
L_0x1749cd0/d .functor AND 1, L_0x17487b0, L_0x1749bc0, C4<1>, C4<1>;
L_0x1749cd0 .delay 1 (3,3,3) L_0x1749cd0/d;
L_0x1749e50/d .functor AND 1, L_0x17499a0, L_0x175f200, C4<1>, C4<1>;
L_0x1749e50 .delay 1 (3,3,3) L_0x1749e50/d;
L_0x1749f60/d .functor OR 1, L_0x1749cd0, L_0x1749e50, C4<0>, C4<0>;
L_0x1749f60 .delay 1 (3,3,3) L_0x1749f60/d;
v0x1659120_0 .net "a", 0 0, L_0x17487b0;  alias, 1 drivers
v0x1659200_0 .net "a_out", 0 0, L_0x1749cd0;  1 drivers
v0x16592c0_0 .net "b", 0 0, L_0x17499a0;  alias, 1 drivers
v0x1659360_0 .net "b_out", 0 0, L_0x1749e50;  1 drivers
v0x1659420_0 .net "not_sel", 0 0, L_0x1749bc0;  1 drivers
v0x1659530_0 .net "res", 0 0, L_0x1749f60;  alias, 1 drivers
v0x16595d0_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x16596d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1658bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x165b160_0 .net "a", 0 0, L_0x1756bb0;  alias, 1 drivers
v0x165b220_0 .net "ab_out", 0 0, L_0x1668c20;  1 drivers
v0x165b310_0 .net "b", 0 0, L_0x1757fd0;  alias, 1 drivers
v0x165b3e0_0 .net "c", 0 0, L_0x1759260;  alias, 1 drivers
v0x165b4b0_0 .net "cd_out", 0 0, L_0x1669220;  1 drivers
v0x165b5f0_0 .net "d", 0 0, L_0x175a950;  alias, 1 drivers
v0x165b690_0 .net "res", 0 0, L_0x17487b0;  alias, 1 drivers
v0x165b780_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x165b820_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1659980 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x16596d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1746730/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1746730 .delay 1 (1,1,1) L_0x1746730/d;
L_0x1668910/d .functor AND 1, L_0x1756bb0, L_0x1746730, C4<1>, C4<1>;
L_0x1668910 .delay 1 (3,3,3) L_0x1668910/d;
L_0x1668ad0/d .functor AND 1, L_0x1757fd0, L_0x175f340, C4<1>, C4<1>;
L_0x1668ad0 .delay 1 (3,3,3) L_0x1668ad0/d;
L_0x1668c20/d .functor OR 1, L_0x1668910, L_0x1668ad0, C4<0>, C4<0>;
L_0x1668c20 .delay 1 (3,3,3) L_0x1668c20/d;
v0x1659bd0_0 .net "a", 0 0, L_0x1756bb0;  alias, 1 drivers
v0x1659cb0_0 .net "a_out", 0 0, L_0x1668910;  1 drivers
v0x1659d70_0 .net "b", 0 0, L_0x1757fd0;  alias, 1 drivers
v0x1659e10_0 .net "b_out", 0 0, L_0x1668ad0;  1 drivers
v0x1659ed0_0 .net "not_sel", 0 0, L_0x1746730;  1 drivers
v0x1659fe0_0 .net "res", 0 0, L_0x1668c20;  alias, 1 drivers
v0x165a0a0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x165a1c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x16596d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1668e00/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1668e00 .delay 1 (1,1,1) L_0x1668e00/d;
L_0x1668f10/d .functor AND 1, L_0x1759260, L_0x1668e00, C4<1>, C4<1>;
L_0x1668f10 .delay 1 (3,3,3) L_0x1668f10/d;
L_0x16690d0/d .functor AND 1, L_0x175a950, L_0x175f340, C4<1>, C4<1>;
L_0x16690d0 .delay 1 (3,3,3) L_0x16690d0/d;
L_0x1669220/d .functor OR 1, L_0x1668f10, L_0x16690d0, C4<0>, C4<0>;
L_0x1669220 .delay 1 (3,3,3) L_0x1669220/d;
v0x165a430_0 .net "a", 0 0, L_0x1759260;  alias, 1 drivers
v0x165a4f0_0 .net "a_out", 0 0, L_0x1668f10;  1 drivers
v0x165a5b0_0 .net "b", 0 0, L_0x175a950;  alias, 1 drivers
v0x165a650_0 .net "b_out", 0 0, L_0x16690d0;  1 drivers
v0x165a710_0 .net "not_sel", 0 0, L_0x1668e00;  1 drivers
v0x165a820_0 .net "res", 0 0, L_0x1669220;  alias, 1 drivers
v0x165a8e0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x165aa00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x16596d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1669400/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1669400 .delay 1 (1,1,1) L_0x1669400/d;
L_0x1669510/d .functor AND 1, L_0x1668c20, L_0x1669400, C4<1>, C4<1>;
L_0x1669510 .delay 1 (3,3,3) L_0x1669510/d;
L_0x16696d0/d .functor AND 1, L_0x1669220, L_0x175f2a0, C4<1>, C4<1>;
L_0x16696d0 .delay 1 (3,3,3) L_0x16696d0/d;
L_0x17487b0/d .functor OR 1, L_0x1669510, L_0x16696d0, C4<0>, C4<0>;
L_0x17487b0 .delay 1 (3,3,3) L_0x17487b0/d;
v0x165ac50_0 .net "a", 0 0, L_0x1668c20;  alias, 1 drivers
v0x165acf0_0 .net "a_out", 0 0, L_0x1669510;  1 drivers
v0x165ad90_0 .net "b", 0 0, L_0x1669220;  alias, 1 drivers
v0x165ae30_0 .net "b_out", 0 0, L_0x16696d0;  1 drivers
v0x165aed0_0 .net "not_sel", 0 0, L_0x1669400;  1 drivers
v0x165afc0_0 .net "res", 0 0, L_0x17487b0;  alias, 1 drivers
v0x165b060_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x165b9d0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1658bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x165d540_0 .net "a", 0 0, L_0x175be20;  alias, 1 drivers
v0x165d600_0 .net "ab_out", 0 0, L_0x1748da0;  1 drivers
v0x165d6f0_0 .net "b", 0 0, L_0x175d7e0;  alias, 1 drivers
v0x165d7c0_0 .net "c", 0 0, L_0x175e560;  alias, 1 drivers
v0x165d890_0 .net "cd_out", 0 0, L_0x17493a0;  1 drivers
v0x165d9d0_0 .net "d", 0 0, L_0x175eca0;  alias, 1 drivers
v0x165da70_0 .net "res", 0 0, L_0x17499a0;  alias, 1 drivers
v0x165db60_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x165dc00_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x165bc10 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x165b9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1748980/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1748980 .delay 1 (1,1,1) L_0x1748980/d;
L_0x1748a90/d .functor AND 1, L_0x175be20, L_0x1748980, C4<1>, C4<1>;
L_0x1748a90 .delay 1 (3,3,3) L_0x1748a90/d;
L_0x1748c50/d .functor AND 1, L_0x175d7e0, L_0x175f340, C4<1>, C4<1>;
L_0x1748c50 .delay 1 (3,3,3) L_0x1748c50/d;
L_0x1748da0/d .functor OR 1, L_0x1748a90, L_0x1748c50, C4<0>, C4<0>;
L_0x1748da0 .delay 1 (3,3,3) L_0x1748da0/d;
v0x165be60_0 .net "a", 0 0, L_0x175be20;  alias, 1 drivers
v0x165bf40_0 .net "a_out", 0 0, L_0x1748a90;  1 drivers
v0x165c000_0 .net "b", 0 0, L_0x175d7e0;  alias, 1 drivers
v0x165c0d0_0 .net "b_out", 0 0, L_0x1748c50;  1 drivers
v0x165c190_0 .net "not_sel", 0 0, L_0x1748980;  1 drivers
v0x165c2a0_0 .net "res", 0 0, L_0x1748da0;  alias, 1 drivers
v0x165c360_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x165c480 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x165b9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1748f80/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x1748f80 .delay 1 (1,1,1) L_0x1748f80/d;
L_0x1749090/d .functor AND 1, L_0x175e560, L_0x1748f80, C4<1>, C4<1>;
L_0x1749090 .delay 1 (3,3,3) L_0x1749090/d;
L_0x1749250/d .functor AND 1, L_0x175eca0, L_0x175f340, C4<1>, C4<1>;
L_0x1749250 .delay 1 (3,3,3) L_0x1749250/d;
L_0x17493a0/d .functor OR 1, L_0x1749090, L_0x1749250, C4<0>, C4<0>;
L_0x17493a0 .delay 1 (3,3,3) L_0x17493a0/d;
v0x165c6f0_0 .net "a", 0 0, L_0x175e560;  alias, 1 drivers
v0x165c7b0_0 .net "a_out", 0 0, L_0x1749090;  1 drivers
v0x165c870_0 .net "b", 0 0, L_0x175eca0;  alias, 1 drivers
v0x165c940_0 .net "b_out", 0 0, L_0x1749250;  1 drivers
v0x165ca00_0 .net "not_sel", 0 0, L_0x1748f80;  1 drivers
v0x165cb10_0 .net "res", 0 0, L_0x17493a0;  alias, 1 drivers
v0x165cbd0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x165ccf0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x165b9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1749580/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x1749580 .delay 1 (1,1,1) L_0x1749580/d;
L_0x1749690/d .functor AND 1, L_0x1748da0, L_0x1749580, C4<1>, C4<1>;
L_0x1749690 .delay 1 (3,3,3) L_0x1749690/d;
L_0x1749850/d .functor AND 1, L_0x17493a0, L_0x175f2a0, C4<1>, C4<1>;
L_0x1749850 .delay 1 (3,3,3) L_0x1749850/d;
L_0x17499a0/d .functor OR 1, L_0x1749690, L_0x1749850, C4<0>, C4<0>;
L_0x17499a0 .delay 1 (3,3,3) L_0x17499a0/d;
v0x165cf70_0 .net "a", 0 0, L_0x1748da0;  alias, 1 drivers
v0x165d040_0 .net "a_out", 0 0, L_0x1749690;  1 drivers
v0x165d0e0_0 .net "b", 0 0, L_0x17493a0;  alias, 1 drivers
v0x165d1e0_0 .net "b_out", 0 0, L_0x1749850;  1 drivers
v0x165d280_0 .net "not_sel", 0 0, L_0x1749580;  1 drivers
v0x165d370_0 .net "res", 0 0, L_0x17499a0;  alias, 1 drivers
v0x165d410_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x165fef0 .scope module, "mux_16_1_1b_0[8]" "mux_16_1_1b" 11 26, 12 2 0, S_0x15ee760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x166d2b0_0 .net "a", 0 0, L_0x17507e0;  1 drivers
v0x166d370_0 .net "b", 0 0, L_0x1751070;  1 drivers
v0x166d430_0 .net "c", 0 0, L_0x1751a40;  1 drivers
v0x166d4d0_0 .net "d", 0 0, L_0x1752400;  1 drivers
v0x166d570_0 .net "e", 0 0, L_0x17530a0;  1 drivers
v0x166d660_0 .net "f", 0 0, L_0x1753db0;  1 drivers
v0x166d700_0 .net "g", 0 0, L_0x1754dc0;  1 drivers
v0x166d7a0_0 .net "h", 0 0, L_0x1755d10;  1 drivers
v0x166d840_0 .net "i", 0 0, L_0x1756ff0;  1 drivers
v0x166d970_0 .net "j", 0 0, L_0x1758180;  1 drivers
v0x166da10_0 .net "k", 0 0, L_0x1759730;  1 drivers
v0x166dab0_0 .net "l", 0 0, L_0x175ab00;  1 drivers
v0x166db50_0 .net "m", 0 0, L_0x175c380;  1 drivers
v0x166dbf0_0 .net "n", 0 0, L_0x175d990;  1 drivers
v0x166dc90_0 .net "o", 0 0, L_0x175e710;  1 drivers
v0x166dd30_0 .net "p", 0 0, L_0x175f430;  1 drivers
v0x166ddd0_0 .net "res", 0 0, L_0x174ff40;  1 drivers
v0x166de70_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x166df10_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x166dfb0_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x166e050_0 .net "sel3", 0 0, L_0x175f160;  alias, 1 drivers
v0x166e0f0_0 .net "x", 0 0, L_0x174cf40;  1 drivers
v0x166e190_0 .net "y", 0 0, L_0x174f980;  1 drivers
S_0x16602a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x165fef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174fba0/d .functor NOT 1, L_0x175f160, C4<0>, C4<0>, C4<0>;
L_0x174fba0 .delay 1 (1,1,1) L_0x174fba0/d;
L_0x174fcb0/d .functor AND 1, L_0x174cf40, L_0x174fba0, C4<1>, C4<1>;
L_0x174fcb0 .delay 1 (3,3,3) L_0x174fcb0/d;
L_0x174fe30/d .functor AND 1, L_0x174f980, L_0x175f160, C4<1>, C4<1>;
L_0x174fe30 .delay 1 (3,3,3) L_0x174fe30/d;
L_0x174ff40/d .functor OR 1, L_0x174fcb0, L_0x174fe30, C4<0>, C4<0>;
L_0x174ff40 .delay 1 (3,3,3) L_0x174ff40/d;
v0x1660450_0 .net "a", 0 0, L_0x174cf40;  alias, 1 drivers
v0x1660530_0 .net "a_out", 0 0, L_0x174fcb0;  1 drivers
v0x16605f0_0 .net "b", 0 0, L_0x174f980;  alias, 1 drivers
v0x1660690_0 .net "b_out", 0 0, L_0x174fe30;  1 drivers
v0x1660750_0 .net "not_sel", 0 0, L_0x174fba0;  1 drivers
v0x1660860_0 .net "res", 0 0, L_0x174ff40;  alias, 1 drivers
v0x1660920_0 .net "sel", 0 0, L_0x175f160;  alias, 1 drivers
S_0x1660a40 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x165fef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1665cf0_0 .net "a", 0 0, L_0x17507e0;  alias, 1 drivers
v0x1665db0_0 .net "b", 0 0, L_0x1751070;  alias, 1 drivers
v0x1665ec0_0 .net "c", 0 0, L_0x1751a40;  alias, 1 drivers
v0x1665fb0_0 .net "d", 0 0, L_0x1752400;  alias, 1 drivers
v0x16660a0_0 .net "e", 0 0, L_0x17530a0;  alias, 1 drivers
v0x16661e0_0 .net "f", 0 0, L_0x1753db0;  alias, 1 drivers
v0x16662d0_0 .net "g", 0 0, L_0x1754dc0;  alias, 1 drivers
v0x16663c0_0 .net "h", 0 0, L_0x1755d10;  alias, 1 drivers
v0x16664b0_0 .net "res", 0 0, L_0x174cf40;  alias, 1 drivers
v0x16665e0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1666680_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x1666720_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x16667c0_0 .net "x", 0 0, L_0x174b740;  1 drivers
v0x1666860_0 .net "y", 0 0, L_0x174c980;  1 drivers
S_0x1660de0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1660a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174cba0/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x174cba0 .delay 1 (1,1,1) L_0x174cba0/d;
L_0x174ccb0/d .functor AND 1, L_0x174b740, L_0x174cba0, C4<1>, C4<1>;
L_0x174ccb0 .delay 1 (3,3,3) L_0x174ccb0/d;
L_0x174ce30/d .functor AND 1, L_0x174c980, L_0x175f200, C4<1>, C4<1>;
L_0x174ce30 .delay 1 (3,3,3) L_0x174ce30/d;
L_0x174cf40/d .functor OR 1, L_0x174ccb0, L_0x174ce30, C4<0>, C4<0>;
L_0x174cf40 .delay 1 (3,3,3) L_0x174cf40/d;
v0x1661030_0 .net "a", 0 0, L_0x174b740;  alias, 1 drivers
v0x1661110_0 .net "a_out", 0 0, L_0x174ccb0;  1 drivers
v0x16611d0_0 .net "b", 0 0, L_0x174c980;  alias, 1 drivers
v0x1661270_0 .net "b_out", 0 0, L_0x174ce30;  1 drivers
v0x1661330_0 .net "not_sel", 0 0, L_0x174cba0;  1 drivers
v0x1661440_0 .net "res", 0 0, L_0x174cf40;  alias, 1 drivers
v0x16614e0_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x16615e0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1660a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16630a0_0 .net "a", 0 0, L_0x17507e0;  alias, 1 drivers
v0x1663160_0 .net "ab_out", 0 0, L_0x174ab40;  1 drivers
v0x1663250_0 .net "b", 0 0, L_0x1751070;  alias, 1 drivers
v0x1663320_0 .net "c", 0 0, L_0x1751a40;  alias, 1 drivers
v0x16633f0_0 .net "cd_out", 0 0, L_0x174b140;  1 drivers
v0x1663530_0 .net "d", 0 0, L_0x1752400;  alias, 1 drivers
v0x16635d0_0 .net "res", 0 0, L_0x174b740;  alias, 1 drivers
v0x16636c0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1663760_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1661890 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x16615e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174a720/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x174a720 .delay 1 (1,1,1) L_0x174a720/d;
L_0x174a830/d .functor AND 1, L_0x17507e0, L_0x174a720, C4<1>, C4<1>;
L_0x174a830 .delay 1 (3,3,3) L_0x174a830/d;
L_0x174a9f0/d .functor AND 1, L_0x1751070, L_0x175f340, C4<1>, C4<1>;
L_0x174a9f0 .delay 1 (3,3,3) L_0x174a9f0/d;
L_0x174ab40/d .functor OR 1, L_0x174a830, L_0x174a9f0, C4<0>, C4<0>;
L_0x174ab40 .delay 1 (3,3,3) L_0x174ab40/d;
v0x1661ae0_0 .net "a", 0 0, L_0x17507e0;  alias, 1 drivers
v0x1661bc0_0 .net "a_out", 0 0, L_0x174a830;  1 drivers
v0x1661c80_0 .net "b", 0 0, L_0x1751070;  alias, 1 drivers
v0x1661d20_0 .net "b_out", 0 0, L_0x174a9f0;  1 drivers
v0x1661de0_0 .net "not_sel", 0 0, L_0x174a720;  1 drivers
v0x1661ef0_0 .net "res", 0 0, L_0x174ab40;  alias, 1 drivers
v0x1661fb0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16620d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x16615e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174ad20/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x174ad20 .delay 1 (1,1,1) L_0x174ad20/d;
L_0x174ae30/d .functor AND 1, L_0x1751a40, L_0x174ad20, C4<1>, C4<1>;
L_0x174ae30 .delay 1 (3,3,3) L_0x174ae30/d;
L_0x174aff0/d .functor AND 1, L_0x1752400, L_0x175f340, C4<1>, C4<1>;
L_0x174aff0 .delay 1 (3,3,3) L_0x174aff0/d;
L_0x174b140/d .functor OR 1, L_0x174ae30, L_0x174aff0, C4<0>, C4<0>;
L_0x174b140 .delay 1 (3,3,3) L_0x174b140/d;
v0x1662340_0 .net "a", 0 0, L_0x1751a40;  alias, 1 drivers
v0x1662400_0 .net "a_out", 0 0, L_0x174ae30;  1 drivers
v0x16624c0_0 .net "b", 0 0, L_0x1752400;  alias, 1 drivers
v0x1662560_0 .net "b_out", 0 0, L_0x174aff0;  1 drivers
v0x1662620_0 .net "not_sel", 0 0, L_0x174ad20;  1 drivers
v0x1662730_0 .net "res", 0 0, L_0x174b140;  alias, 1 drivers
v0x16627f0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1662910 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x16615e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174b320/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x174b320 .delay 1 (1,1,1) L_0x174b320/d;
L_0x174b430/d .functor AND 1, L_0x174ab40, L_0x174b320, C4<1>, C4<1>;
L_0x174b430 .delay 1 (3,3,3) L_0x174b430/d;
L_0x174b5f0/d .functor AND 1, L_0x174b140, L_0x175f2a0, C4<1>, C4<1>;
L_0x174b5f0 .delay 1 (3,3,3) L_0x174b5f0/d;
L_0x174b740/d .functor OR 1, L_0x174b430, L_0x174b5f0, C4<0>, C4<0>;
L_0x174b740 .delay 1 (3,3,3) L_0x174b740/d;
v0x1662b60_0 .net "a", 0 0, L_0x174ab40;  alias, 1 drivers
v0x1662c00_0 .net "a_out", 0 0, L_0x174b430;  1 drivers
v0x1662ca0_0 .net "b", 0 0, L_0x174b140;  alias, 1 drivers
v0x1662d40_0 .net "b_out", 0 0, L_0x174b5f0;  1 drivers
v0x1662de0_0 .net "not_sel", 0 0, L_0x174b320;  1 drivers
v0x1662ed0_0 .net "res", 0 0, L_0x174b740;  alias, 1 drivers
v0x1662f70_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1663910 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1660a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1665480_0 .net "a", 0 0, L_0x17530a0;  alias, 1 drivers
v0x1665540_0 .net "ab_out", 0 0, L_0x174bd80;  1 drivers
v0x1665630_0 .net "b", 0 0, L_0x1753db0;  alias, 1 drivers
v0x1665700_0 .net "c", 0 0, L_0x1754dc0;  alias, 1 drivers
v0x16657d0_0 .net "cd_out", 0 0, L_0x174c380;  1 drivers
v0x1665910_0 .net "d", 0 0, L_0x1755d10;  alias, 1 drivers
v0x16659b0_0 .net "res", 0 0, L_0x174c980;  alias, 1 drivers
v0x1665aa0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1665b40_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1663b50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1663910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174b960/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x174b960 .delay 1 (1,1,1) L_0x174b960/d;
L_0x174ba70/d .functor AND 1, L_0x17530a0, L_0x174b960, C4<1>, C4<1>;
L_0x174ba70 .delay 1 (3,3,3) L_0x174ba70/d;
L_0x174bc30/d .functor AND 1, L_0x1753db0, L_0x175f340, C4<1>, C4<1>;
L_0x174bc30 .delay 1 (3,3,3) L_0x174bc30/d;
L_0x174bd80/d .functor OR 1, L_0x174ba70, L_0x174bc30, C4<0>, C4<0>;
L_0x174bd80 .delay 1 (3,3,3) L_0x174bd80/d;
v0x1663da0_0 .net "a", 0 0, L_0x17530a0;  alias, 1 drivers
v0x1663e80_0 .net "a_out", 0 0, L_0x174ba70;  1 drivers
v0x1663f40_0 .net "b", 0 0, L_0x1753db0;  alias, 1 drivers
v0x1664010_0 .net "b_out", 0 0, L_0x174bc30;  1 drivers
v0x16640d0_0 .net "not_sel", 0 0, L_0x174b960;  1 drivers
v0x16641e0_0 .net "res", 0 0, L_0x174bd80;  alias, 1 drivers
v0x16642a0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16643c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1663910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174bf60/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x174bf60 .delay 1 (1,1,1) L_0x174bf60/d;
L_0x174c070/d .functor AND 1, L_0x1754dc0, L_0x174bf60, C4<1>, C4<1>;
L_0x174c070 .delay 1 (3,3,3) L_0x174c070/d;
L_0x174c230/d .functor AND 1, L_0x1755d10, L_0x175f340, C4<1>, C4<1>;
L_0x174c230 .delay 1 (3,3,3) L_0x174c230/d;
L_0x174c380/d .functor OR 1, L_0x174c070, L_0x174c230, C4<0>, C4<0>;
L_0x174c380 .delay 1 (3,3,3) L_0x174c380/d;
v0x1664630_0 .net "a", 0 0, L_0x1754dc0;  alias, 1 drivers
v0x16646f0_0 .net "a_out", 0 0, L_0x174c070;  1 drivers
v0x16647b0_0 .net "b", 0 0, L_0x1755d10;  alias, 1 drivers
v0x1664880_0 .net "b_out", 0 0, L_0x174c230;  1 drivers
v0x1664940_0 .net "not_sel", 0 0, L_0x174bf60;  1 drivers
v0x1664a50_0 .net "res", 0 0, L_0x174c380;  alias, 1 drivers
v0x1664b10_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x1664c30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1663910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174c560/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x174c560 .delay 1 (1,1,1) L_0x174c560/d;
L_0x174c670/d .functor AND 1, L_0x174bd80, L_0x174c560, C4<1>, C4<1>;
L_0x174c670 .delay 1 (3,3,3) L_0x174c670/d;
L_0x174c830/d .functor AND 1, L_0x174c380, L_0x175f2a0, C4<1>, C4<1>;
L_0x174c830 .delay 1 (3,3,3) L_0x174c830/d;
L_0x174c980/d .functor OR 1, L_0x174c670, L_0x174c830, C4<0>, C4<0>;
L_0x174c980 .delay 1 (3,3,3) L_0x174c980/d;
v0x1664eb0_0 .net "a", 0 0, L_0x174bd80;  alias, 1 drivers
v0x1664f80_0 .net "a_out", 0 0, L_0x174c670;  1 drivers
v0x1665020_0 .net "b", 0 0, L_0x174c380;  alias, 1 drivers
v0x1665120_0 .net "b_out", 0 0, L_0x174c830;  1 drivers
v0x16651c0_0 .net "not_sel", 0 0, L_0x174c560;  1 drivers
v0x16652b0_0 .net "res", 0 0, L_0x174c980;  alias, 1 drivers
v0x1665350_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1666ab0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x165fef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x166c4f0_0 .net "a", 0 0, L_0x1756ff0;  alias, 1 drivers
v0x166c5b0_0 .net "b", 0 0, L_0x1758180;  alias, 1 drivers
v0x166c6c0_0 .net "c", 0 0, L_0x1759730;  alias, 1 drivers
v0x166c7b0_0 .net "d", 0 0, L_0x175ab00;  alias, 1 drivers
v0x166c8a0_0 .net "e", 0 0, L_0x175c380;  alias, 1 drivers
v0x166c9e0_0 .net "f", 0 0, L_0x175d990;  alias, 1 drivers
v0x166cad0_0 .net "g", 0 0, L_0x175e710;  alias, 1 drivers
v0x166cbc0_0 .net "h", 0 0, L_0x175f430;  alias, 1 drivers
v0x166ccb0_0 .net "res", 0 0, L_0x174f980;  alias, 1 drivers
v0x166cde0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x166ce80_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
v0x166cf20_0 .net "sel2", 0 0, L_0x175f200;  alias, 1 drivers
v0x166cfc0_0 .net "x", 0 0, L_0x174e180;  1 drivers
v0x166d060_0 .net "y", 0 0, L_0x174f3c0;  1 drivers
S_0x1666dc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1666ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174f5e0/d .functor NOT 1, L_0x175f200, C4<0>, C4<0>, C4<0>;
L_0x174f5e0 .delay 1 (1,1,1) L_0x174f5e0/d;
L_0x174f6f0/d .functor AND 1, L_0x174e180, L_0x174f5e0, C4<1>, C4<1>;
L_0x174f6f0 .delay 1 (3,3,3) L_0x174f6f0/d;
L_0x174f870/d .functor AND 1, L_0x174f3c0, L_0x175f200, C4<1>, C4<1>;
L_0x174f870 .delay 1 (3,3,3) L_0x174f870/d;
L_0x174f980/d .functor OR 1, L_0x174f6f0, L_0x174f870, C4<0>, C4<0>;
L_0x174f980 .delay 1 (3,3,3) L_0x174f980/d;
v0x1667010_0 .net "a", 0 0, L_0x174e180;  alias, 1 drivers
v0x16670f0_0 .net "a_out", 0 0, L_0x174f6f0;  1 drivers
v0x16671b0_0 .net "b", 0 0, L_0x174f3c0;  alias, 1 drivers
v0x1667250_0 .net "b_out", 0 0, L_0x174f870;  1 drivers
v0x1667310_0 .net "not_sel", 0 0, L_0x174f5e0;  1 drivers
v0x1667420_0 .net "res", 0 0, L_0x174f980;  alias, 1 drivers
v0x16674c0_0 .net "sel", 0 0, L_0x175f200;  alias, 1 drivers
S_0x16675c0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1666ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16698a0_0 .net "a", 0 0, L_0x1756ff0;  alias, 1 drivers
v0x1669960_0 .net "ab_out", 0 0, L_0x174d580;  1 drivers
v0x1669a50_0 .net "b", 0 0, L_0x1758180;  alias, 1 drivers
v0x1669b20_0 .net "c", 0 0, L_0x1759730;  alias, 1 drivers
v0x1669bf0_0 .net "cd_out", 0 0, L_0x174db80;  1 drivers
v0x1669d30_0 .net "d", 0 0, L_0x175ab00;  alias, 1 drivers
v0x1669dd0_0 .net "res", 0 0, L_0x174e180;  alias, 1 drivers
v0x1669ec0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x1669f60_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x1667870 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x16675c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174d160/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x174d160 .delay 1 (1,1,1) L_0x174d160/d;
L_0x174d270/d .functor AND 1, L_0x1756ff0, L_0x174d160, C4<1>, C4<1>;
L_0x174d270 .delay 1 (3,3,3) L_0x174d270/d;
L_0x174d430/d .functor AND 1, L_0x1758180, L_0x175f340, C4<1>, C4<1>;
L_0x174d430 .delay 1 (3,3,3) L_0x174d430/d;
L_0x174d580/d .functor OR 1, L_0x174d270, L_0x174d430, C4<0>, C4<0>;
L_0x174d580 .delay 1 (3,3,3) L_0x174d580/d;
v0x1667ac0_0 .net "a", 0 0, L_0x1756ff0;  alias, 1 drivers
v0x1667ba0_0 .net "a_out", 0 0, L_0x174d270;  1 drivers
v0x1667c60_0 .net "b", 0 0, L_0x1758180;  alias, 1 drivers
v0x1667d00_0 .net "b_out", 0 0, L_0x174d430;  1 drivers
v0x1667dc0_0 .net "not_sel", 0 0, L_0x174d160;  1 drivers
v0x1667ed0_0 .net "res", 0 0, L_0x174d580;  alias, 1 drivers
v0x1667f90_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x16680b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x16675c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174d760/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x174d760 .delay 1 (1,1,1) L_0x174d760/d;
L_0x174d870/d .functor AND 1, L_0x1759730, L_0x174d760, C4<1>, C4<1>;
L_0x174d870 .delay 1 (3,3,3) L_0x174d870/d;
L_0x174da30/d .functor AND 1, L_0x175ab00, L_0x175f340, C4<1>, C4<1>;
L_0x174da30 .delay 1 (3,3,3) L_0x174da30/d;
L_0x174db80/d .functor OR 1, L_0x174d870, L_0x174da30, C4<0>, C4<0>;
L_0x174db80 .delay 1 (3,3,3) L_0x174db80/d;
v0x1668320_0 .net "a", 0 0, L_0x1759730;  alias, 1 drivers
v0x16683e0_0 .net "a_out", 0 0, L_0x174d870;  1 drivers
v0x16684a0_0 .net "b", 0 0, L_0x175ab00;  alias, 1 drivers
v0x1668540_0 .net "b_out", 0 0, L_0x174da30;  1 drivers
v0x1668600_0 .net "not_sel", 0 0, L_0x174d760;  1 drivers
v0x1668710_0 .net "res", 0 0, L_0x174db80;  alias, 1 drivers
v0x16687d0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x162c0e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x16675c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174dd60/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x174dd60 .delay 1 (1,1,1) L_0x174dd60/d;
L_0x174de70/d .functor AND 1, L_0x174d580, L_0x174dd60, C4<1>, C4<1>;
L_0x174de70 .delay 1 (3,3,3) L_0x174de70/d;
L_0x174e030/d .functor AND 1, L_0x174db80, L_0x175f2a0, C4<1>, C4<1>;
L_0x174e030 .delay 1 (3,3,3) L_0x174e030/d;
L_0x174e180/d .functor OR 1, L_0x174de70, L_0x174e030, C4<0>, C4<0>;
L_0x174e180 .delay 1 (3,3,3) L_0x174e180/d;
v0x162c330_0 .net "a", 0 0, L_0x174d580;  alias, 1 drivers
v0x162c400_0 .net "a_out", 0 0, L_0x174de70;  1 drivers
v0x162c4a0_0 .net "b", 0 0, L_0x174db80;  alias, 1 drivers
v0x162c5a0_0 .net "b_out", 0 0, L_0x174e030;  1 drivers
v0x162c640_0 .net "not_sel", 0 0, L_0x174dd60;  1 drivers
v0x162c730_0 .net "res", 0 0, L_0x174e180;  alias, 1 drivers
v0x162c7d0_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x166a110 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1666ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x166bc80_0 .net "a", 0 0, L_0x175c380;  alias, 1 drivers
v0x166bd40_0 .net "ab_out", 0 0, L_0x174e7c0;  1 drivers
v0x166be30_0 .net "b", 0 0, L_0x175d990;  alias, 1 drivers
v0x166bf00_0 .net "c", 0 0, L_0x175e710;  alias, 1 drivers
v0x166bfd0_0 .net "cd_out", 0 0, L_0x174edc0;  1 drivers
v0x166c110_0 .net "d", 0 0, L_0x175f430;  alias, 1 drivers
v0x166c1b0_0 .net "res", 0 0, L_0x174f3c0;  alias, 1 drivers
v0x166c2a0_0 .net "sel0", 0 0, L_0x175f340;  alias, 1 drivers
v0x166c340_0 .net "sel1", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x166a350 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x166a110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174e3a0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x174e3a0 .delay 1 (1,1,1) L_0x174e3a0/d;
L_0x174e4b0/d .functor AND 1, L_0x175c380, L_0x174e3a0, C4<1>, C4<1>;
L_0x174e4b0 .delay 1 (3,3,3) L_0x174e4b0/d;
L_0x174e670/d .functor AND 1, L_0x175d990, L_0x175f340, C4<1>, C4<1>;
L_0x174e670 .delay 1 (3,3,3) L_0x174e670/d;
L_0x174e7c0/d .functor OR 1, L_0x174e4b0, L_0x174e670, C4<0>, C4<0>;
L_0x174e7c0 .delay 1 (3,3,3) L_0x174e7c0/d;
v0x166a5a0_0 .net "a", 0 0, L_0x175c380;  alias, 1 drivers
v0x166a680_0 .net "a_out", 0 0, L_0x174e4b0;  1 drivers
v0x166a740_0 .net "b", 0 0, L_0x175d990;  alias, 1 drivers
v0x166a810_0 .net "b_out", 0 0, L_0x174e670;  1 drivers
v0x166a8d0_0 .net "not_sel", 0 0, L_0x174e3a0;  1 drivers
v0x166a9e0_0 .net "res", 0 0, L_0x174e7c0;  alias, 1 drivers
v0x166aaa0_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x166abc0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x166a110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174e9a0/d .functor NOT 1, L_0x175f340, C4<0>, C4<0>, C4<0>;
L_0x174e9a0 .delay 1 (1,1,1) L_0x174e9a0/d;
L_0x174eab0/d .functor AND 1, L_0x175e710, L_0x174e9a0, C4<1>, C4<1>;
L_0x174eab0 .delay 1 (3,3,3) L_0x174eab0/d;
L_0x174ec70/d .functor AND 1, L_0x175f430, L_0x175f340, C4<1>, C4<1>;
L_0x174ec70 .delay 1 (3,3,3) L_0x174ec70/d;
L_0x174edc0/d .functor OR 1, L_0x174eab0, L_0x174ec70, C4<0>, C4<0>;
L_0x174edc0 .delay 1 (3,3,3) L_0x174edc0/d;
v0x166ae30_0 .net "a", 0 0, L_0x175e710;  alias, 1 drivers
v0x166aef0_0 .net "a_out", 0 0, L_0x174eab0;  1 drivers
v0x166afb0_0 .net "b", 0 0, L_0x175f430;  alias, 1 drivers
v0x166b080_0 .net "b_out", 0 0, L_0x174ec70;  1 drivers
v0x166b140_0 .net "not_sel", 0 0, L_0x174e9a0;  1 drivers
v0x166b250_0 .net "res", 0 0, L_0x174edc0;  alias, 1 drivers
v0x166b310_0 .net "sel", 0 0, L_0x175f340;  alias, 1 drivers
S_0x166b430 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x166a110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x174efa0/d .functor NOT 1, L_0x175f2a0, C4<0>, C4<0>, C4<0>;
L_0x174efa0 .delay 1 (1,1,1) L_0x174efa0/d;
L_0x174f0b0/d .functor AND 1, L_0x174e7c0, L_0x174efa0, C4<1>, C4<1>;
L_0x174f0b0 .delay 1 (3,3,3) L_0x174f0b0/d;
L_0x174f270/d .functor AND 1, L_0x174edc0, L_0x175f2a0, C4<1>, C4<1>;
L_0x174f270 .delay 1 (3,3,3) L_0x174f270/d;
L_0x174f3c0/d .functor OR 1, L_0x174f0b0, L_0x174f270, C4<0>, C4<0>;
L_0x174f3c0 .delay 1 (3,3,3) L_0x174f3c0/d;
v0x166b6b0_0 .net "a", 0 0, L_0x174e7c0;  alias, 1 drivers
v0x166b780_0 .net "a_out", 0 0, L_0x174f0b0;  1 drivers
v0x166b820_0 .net "b", 0 0, L_0x174edc0;  alias, 1 drivers
v0x166b920_0 .net "b_out", 0 0, L_0x174f270;  1 drivers
v0x166b9c0_0 .net "not_sel", 0 0, L_0x174efa0;  1 drivers
v0x166bab0_0 .net "res", 0 0, L_0x174f3c0;  alias, 1 drivers
v0x166bb50_0 .net "sel", 0 0, L_0x175f2a0;  alias, 1 drivers
S_0x166fc10 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 3 30, 5 2 0, S_0x1577a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1671f80_0 .net "A", 3 0, L_0x17a0a20;  alias, 1 drivers
v0x1672060_0 .net "B", 3 0, L_0x1771ac0;  alias, 1 drivers
v0x1672120_0 .net "RES", 3 0, L_0x1773dc0;  alias, 1 drivers
v0x16721c0_0 .net "sel", 0 0, L_0x1750ac0;  alias, 1 drivers
L_0x1773620 .part L_0x17a0a20, 0, 1;
L_0x1773710 .part L_0x17a0a20, 1, 1;
L_0x17737b0 .part L_0x17a0a20, 2, 1;
L_0x17738a0 .part L_0x17a0a20, 3, 1;
L_0x17739c0 .part L_0x1771ac0, 0, 1;
L_0x1773ab0 .part L_0x1771ac0, 1, 1;
L_0x1773b90 .part L_0x1771ac0, 2, 1;
L_0x1773c80 .part L_0x1771ac0, 3, 1;
L_0x1773dc0 .concat [ 1 1 1 1], L_0x17722d0, L_0x1772830, L_0x1772e20, L_0x1773410;
S_0x166fdf0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x166fc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17716d0/d .functor NOT 1, L_0x1750ac0, C4<0>, C4<0>, C4<0>;
L_0x17716d0 .delay 1 (1,1,1) L_0x17716d0/d;
L_0x1772060/d .functor AND 1, L_0x1773620, L_0x17716d0, C4<1>, C4<1>;
L_0x1772060 .delay 1 (3,3,3) L_0x1772060/d;
L_0x17721c0/d .functor AND 1, L_0x17739c0, L_0x1750ac0, C4<1>, C4<1>;
L_0x17721c0 .delay 1 (3,3,3) L_0x17721c0/d;
L_0x17722d0/d .functor OR 1, L_0x1772060, L_0x17721c0, C4<0>, C4<0>;
L_0x17722d0 .delay 1 (3,3,3) L_0x17722d0/d;
v0x1670060_0 .net "a", 0 0, L_0x1773620;  1 drivers
v0x1670140_0 .net "a_out", 0 0, L_0x1772060;  1 drivers
v0x1670200_0 .net "b", 0 0, L_0x17739c0;  1 drivers
v0x16702a0_0 .net "b_out", 0 0, L_0x17721c0;  1 drivers
v0x1670360_0 .net "not_sel", 0 0, L_0x17716d0;  1 drivers
v0x1670470_0 .net "res", 0 0, L_0x17722d0;  1 drivers
v0x1670530_0 .net "sel", 0 0, L_0x1750ac0;  alias, 1 drivers
S_0x1670630 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x166fc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1772480/d .functor NOT 1, L_0x1750ac0, C4<0>, C4<0>, C4<0>;
L_0x1772480 .delay 1 (1,1,1) L_0x1772480/d;
L_0x1772590/d .functor AND 1, L_0x1773710, L_0x1772480, C4<1>, C4<1>;
L_0x1772590 .delay 1 (3,3,3) L_0x1772590/d;
L_0x17726f0/d .functor AND 1, L_0x1773ab0, L_0x1750ac0, C4<1>, C4<1>;
L_0x17726f0 .delay 1 (3,3,3) L_0x17726f0/d;
L_0x1772830/d .functor OR 1, L_0x1772590, L_0x17726f0, C4<0>, C4<0>;
L_0x1772830 .delay 1 (3,3,3) L_0x1772830/d;
v0x16708c0_0 .net "a", 0 0, L_0x1773710;  1 drivers
v0x1670980_0 .net "a_out", 0 0, L_0x1772590;  1 drivers
v0x1670a40_0 .net "b", 0 0, L_0x1773ab0;  1 drivers
v0x1670ae0_0 .net "b_out", 0 0, L_0x17726f0;  1 drivers
v0x1670ba0_0 .net "not_sel", 0 0, L_0x1772480;  1 drivers
v0x1670cb0_0 .net "res", 0 0, L_0x1772830;  1 drivers
v0x1670d70_0 .net "sel", 0 0, L_0x1750ac0;  alias, 1 drivers
S_0x1670ee0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x166fc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1772a40/d .functor NOT 1, L_0x1750ac0, C4<0>, C4<0>, C4<0>;
L_0x1772a40 .delay 1 (1,1,1) L_0x1772a40/d;
L_0x1772b50/d .functor AND 1, L_0x17737b0, L_0x1772a40, C4<1>, C4<1>;
L_0x1772b50 .delay 1 (3,3,3) L_0x1772b50/d;
L_0x1772ce0/d .functor AND 1, L_0x1773b90, L_0x1750ac0, C4<1>, C4<1>;
L_0x1772ce0 .delay 1 (3,3,3) L_0x1772ce0/d;
L_0x1772e20/d .functor OR 1, L_0x1772b50, L_0x1772ce0, C4<0>, C4<0>;
L_0x1772e20 .delay 1 (3,3,3) L_0x1772e20/d;
v0x1671150_0 .net "a", 0 0, L_0x17737b0;  1 drivers
v0x1671210_0 .net "a_out", 0 0, L_0x1772b50;  1 drivers
v0x16712d0_0 .net "b", 0 0, L_0x1773b90;  1 drivers
v0x1671370_0 .net "b_out", 0 0, L_0x1772ce0;  1 drivers
v0x1671430_0 .net "not_sel", 0 0, L_0x1772a40;  1 drivers
v0x1671540_0 .net "res", 0 0, L_0x1772e20;  1 drivers
v0x1671600_0 .net "sel", 0 0, L_0x1750ac0;  alias, 1 drivers
S_0x1671720 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x166fc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1773030/d .functor NOT 1, L_0x1750ac0, C4<0>, C4<0>, C4<0>;
L_0x1773030 .delay 1 (1,1,1) L_0x1773030/d;
L_0x1773140/d .functor AND 1, L_0x17738a0, L_0x1773030, C4<1>, C4<1>;
L_0x1773140 .delay 1 (3,3,3) L_0x1773140/d;
L_0x17732d0/d .functor AND 1, L_0x1773c80, L_0x1750ac0, C4<1>, C4<1>;
L_0x17732d0 .delay 1 (3,3,3) L_0x17732d0/d;
L_0x1773410/d .functor OR 1, L_0x1773140, L_0x17732d0, C4<0>, C4<0>;
L_0x1773410 .delay 1 (3,3,3) L_0x1773410/d;
v0x1671990_0 .net "a", 0 0, L_0x17738a0;  1 drivers
v0x1671a70_0 .net "a_out", 0 0, L_0x1773140;  1 drivers
v0x1671b30_0 .net "b", 0 0, L_0x1773c80;  1 drivers
v0x1671bd0_0 .net "b_out", 0 0, L_0x17732d0;  1 drivers
v0x1671c90_0 .net "not_sel", 0 0, L_0x1773030;  1 drivers
v0x1671da0_0 .net "res", 0 0, L_0x1773410;  1 drivers
v0x1671e60_0 .net "sel", 0 0, L_0x1750ac0;  alias, 1 drivers
S_0x16722e0 .scope module, "pc_0" "pc" 3 12, 15 3 0, S_0x1577a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "set_pc";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "PC_CURR";
v0x1681bd0_0 .net "PC_CURR", 3 0, L_0x171a190;  alias, 1 drivers
v0x1681cb0_0 .net "PC_CURR_INV", 3 0, L_0x171a230;  1 drivers
v0x1681d70_0 .net "PC_PLUS_1", 3 0, L_0x171c440;  1 drivers
v0x1681e60_0 .net "PC_REG_IN", 3 0, L_0x1715d30;  1 drivers
v0x1681f50_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x1682040_0 .net "set_pc", 0 0, v0x16f5270_0;  alias, 1 drivers
S_0x1672580 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 15 9, 5 2 0, S_0x16722e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1674a50_0 .net "A", 3 0, L_0x171c440;  alias, 1 drivers
L_0x7fbbaf4f7018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1674b50_0 .net "B", 3 0, L_0x7fbbaf4f7018;  1 drivers
v0x1674c30_0 .net "RES", 3 0, L_0x1715d30;  alias, 1 drivers
v0x1674cf0_0 .net "sel", 0 0, v0x16f5270_0;  alias, 1 drivers
L_0x1715520 .part L_0x171c440, 0, 1;
L_0x1715610 .part L_0x171c440, 1, 1;
L_0x1715700 .part L_0x171c440, 2, 1;
L_0x17157a0 .part L_0x171c440, 3, 1;
L_0x1715890 .part L_0x7fbbaf4f7018, 0, 1;
L_0x1715980 .part L_0x7fbbaf4f7018, 1, 1;
L_0x1715b00 .part L_0x7fbbaf4f7018, 2, 1;
L_0x1715bf0 .part L_0x7fbbaf4f7018, 3, 1;
L_0x1715d30 .concat [ 1 1 1 1], L_0x17143e0, L_0x1714910, L_0x1714e40, L_0x1715370;
S_0x16727f0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1672580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1714060/d .functor NOT 1, v0x16f5270_0, C4<0>, C4<0>, C4<0>;
L_0x1714060 .delay 1 (1,1,1) L_0x1714060/d;
L_0x1714170/d .functor AND 1, L_0x1715520, L_0x1714060, C4<1>, C4<1>;
L_0x1714170 .delay 1 (3,3,3) L_0x1714170/d;
L_0x17142d0/d .functor AND 1, L_0x1715890, v0x16f5270_0, C4<1>, C4<1>;
L_0x17142d0 .delay 1 (3,3,3) L_0x17142d0/d;
L_0x17143e0/d .functor OR 1, L_0x1714170, L_0x17142d0, C4<0>, C4<0>;
L_0x17143e0 .delay 1 (3,3,3) L_0x17143e0/d;
v0x1672a80_0 .net "a", 0 0, L_0x1715520;  1 drivers
v0x1672b60_0 .net "a_out", 0 0, L_0x1714170;  1 drivers
v0x1672c20_0 .net "b", 0 0, L_0x1715890;  1 drivers
v0x1672cc0_0 .net "b_out", 0 0, L_0x17142d0;  1 drivers
v0x1672d80_0 .net "not_sel", 0 0, L_0x1714060;  1 drivers
v0x1672e90_0 .net "res", 0 0, L_0x17143e0;  1 drivers
v0x1672f50_0 .net "sel", 0 0, v0x16f5270_0;  alias, 1 drivers
S_0x1673090 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1672580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1714590/d .functor NOT 1, v0x16f5270_0, C4<0>, C4<0>, C4<0>;
L_0x1714590 .delay 1 (1,1,1) L_0x1714590/d;
L_0x17146a0/d .functor AND 1, L_0x1715610, L_0x1714590, C4<1>, C4<1>;
L_0x17146a0 .delay 1 (3,3,3) L_0x17146a0/d;
L_0x1714800/d .functor AND 1, L_0x1715980, v0x16f5270_0, C4<1>, C4<1>;
L_0x1714800 .delay 1 (3,3,3) L_0x1714800/d;
L_0x1714910/d .functor OR 1, L_0x17146a0, L_0x1714800, C4<0>, C4<0>;
L_0x1714910 .delay 1 (3,3,3) L_0x1714910/d;
v0x1673320_0 .net "a", 0 0, L_0x1715610;  1 drivers
v0x16733e0_0 .net "a_out", 0 0, L_0x17146a0;  1 drivers
v0x16734a0_0 .net "b", 0 0, L_0x1715980;  1 drivers
v0x1673540_0 .net "b_out", 0 0, L_0x1714800;  1 drivers
v0x1673600_0 .net "not_sel", 0 0, L_0x1714590;  1 drivers
v0x1673710_0 .net "res", 0 0, L_0x1714910;  1 drivers
v0x16737d0_0 .net "sel", 0 0, v0x16f5270_0;  alias, 1 drivers
S_0x1673900 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1672580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1714ac0/d .functor NOT 1, v0x16f5270_0, C4<0>, C4<0>, C4<0>;
L_0x1714ac0 .delay 1 (1,1,1) L_0x1714ac0/d;
L_0x1714bd0/d .functor AND 1, L_0x1715700, L_0x1714ac0, C4<1>, C4<1>;
L_0x1714bd0 .delay 1 (3,3,3) L_0x1714bd0/d;
L_0x1714d30/d .functor AND 1, L_0x1715b00, v0x16f5270_0, C4<1>, C4<1>;
L_0x1714d30 .delay 1 (3,3,3) L_0x1714d30/d;
L_0x1714e40/d .functor OR 1, L_0x1714bd0, L_0x1714d30, C4<0>, C4<0>;
L_0x1714e40 .delay 1 (3,3,3) L_0x1714e40/d;
v0x1673ba0_0 .net "a", 0 0, L_0x1715700;  1 drivers
v0x1673c60_0 .net "a_out", 0 0, L_0x1714bd0;  1 drivers
v0x1673d20_0 .net "b", 0 0, L_0x1715b00;  1 drivers
v0x1673df0_0 .net "b_out", 0 0, L_0x1714d30;  1 drivers
v0x1673eb0_0 .net "not_sel", 0 0, L_0x1714ac0;  1 drivers
v0x1673fc0_0 .net "res", 0 0, L_0x1714e40;  1 drivers
v0x1674080_0 .net "sel", 0 0, v0x16f5270_0;  alias, 1 drivers
S_0x16741f0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1672580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1714ff0/d .functor NOT 1, v0x16f5270_0, C4<0>, C4<0>, C4<0>;
L_0x1714ff0 .delay 1 (1,1,1) L_0x1714ff0/d;
L_0x1715100/d .functor AND 1, L_0x17157a0, L_0x1714ff0, C4<1>, C4<1>;
L_0x1715100 .delay 1 (3,3,3) L_0x1715100/d;
L_0x1715260/d .functor AND 1, L_0x1715bf0, v0x16f5270_0, C4<1>, C4<1>;
L_0x1715260 .delay 1 (3,3,3) L_0x1715260/d;
L_0x1715370/d .functor OR 1, L_0x1715100, L_0x1715260, C4<0>, C4<0>;
L_0x1715370 .delay 1 (3,3,3) L_0x1715370/d;
v0x1674460_0 .net "a", 0 0, L_0x17157a0;  1 drivers
v0x1674540_0 .net "a_out", 0 0, L_0x1715100;  1 drivers
v0x1674600_0 .net "b", 0 0, L_0x1715bf0;  1 drivers
v0x16746a0_0 .net "b_out", 0 0, L_0x1715260;  1 drivers
v0x1674760_0 .net "not_sel", 0 0, L_0x1714ff0;  1 drivers
v0x1674870_0 .net "res", 0 0, L_0x1715370;  1 drivers
v0x1674930_0 .net "sel", 0 0, v0x16f5270_0;  alias, 1 drivers
S_0x1674ed0 .scope module, "pc_adder" "rca" 15 12, 7 2 0, S_0x16722e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
L_0x7fbbaf4f70a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x16776d0_0 .net "A", 3 0, L_0x7fbbaf4f70a8;  1 drivers
v0x16777d0_0 .net "B", 3 0, L_0x171a190;  alias, 1 drivers
v0x1677890_0 .net "SUM", 3 0, L_0x171c440;  alias, 1 drivers
v0x1677990_0 .net "c_out0", 0 0, L_0x171a700;  1 drivers
v0x1677a80_0 .net "c_out1", 0 0, L_0x171af60;  1 drivers
v0x1677bc0_0 .net "c_out2", 0 0, L_0x171b810;  1 drivers
v0x1677cb0_0 .net "c_out3", 0 0, L_0x171c020;  1 drivers
L_0x171a8b0 .part L_0x7fbbaf4f70a8, 0, 1;
L_0x171a950 .part L_0x171a190, 0, 1;
L_0x171b110 .part L_0x7fbbaf4f70a8, 1, 1;
L_0x171b200 .part L_0x171a190, 1, 1;
L_0x171b9c0 .part L_0x7fbbaf4f70a8, 2, 1;
L_0x171ba60 .part L_0x171a190, 2, 1;
L_0x171c220 .part L_0x7fbbaf4f70a8, 3, 1;
L_0x171c350 .part L_0x171a190, 3, 1;
L_0x171c440 .concat8 [ 1 1 1 1], L_0x171a5a0, L_0x171ae50, L_0x171b700, L_0x171bf10;
S_0x16750d0 .scope module, "fa0" "fa" 7 7, 8 2 0, S_0x1674ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x171a310/d .functor XOR 1, L_0x171a8b0, L_0x171a950, C4<0>, C4<0>;
L_0x171a310 .delay 1 (4,4,4) L_0x171a310/d;
L_0x171a3d0/d .functor AND 1, L_0x171a8b0, L_0x171a950, C4<1>, C4<1>;
L_0x171a3d0 .delay 1 (3,3,3) L_0x171a3d0/d;
L_0x7fbbaf4f7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x171a490/d .functor AND 1, L_0x171a310, L_0x7fbbaf4f7060, C4<1>, C4<1>;
L_0x171a490 .delay 1 (3,3,3) L_0x171a490/d;
L_0x171a5a0/d .functor XOR 1, L_0x171a310, L_0x7fbbaf4f7060, C4<0>, C4<0>;
L_0x171a5a0 .delay 1 (4,4,4) L_0x171a5a0/d;
L_0x171a700/d .functor OR 1, L_0x171a3d0, L_0x171a490, C4<0>, C4<0>;
L_0x171a700 .delay 1 (3,3,3) L_0x171a700/d;
v0x1675350_0 .net "a", 0 0, L_0x171a8b0;  1 drivers
v0x1675430_0 .net "b", 0 0, L_0x171a950;  1 drivers
v0x16754f0_0 .net "c_in", 0 0, L_0x7fbbaf4f7060;  1 drivers
v0x16755c0_0 .net "c_out", 0 0, L_0x171a700;  alias, 1 drivers
v0x1675680_0 .net "sum", 0 0, L_0x171a5a0;  1 drivers
v0x1675790_0 .net "w0", 0 0, L_0x171a310;  1 drivers
v0x1675850_0 .net "w1", 0 0, L_0x171a3d0;  1 drivers
v0x1675910_0 .net "w2", 0 0, L_0x171a490;  1 drivers
S_0x1675a70 .scope module, "fa1" "fa" 7 9, 8 2 0, S_0x1674ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x171a9f0/d .functor XOR 1, L_0x171b110, L_0x171b200, C4<0>, C4<0>;
L_0x171a9f0 .delay 1 (4,4,4) L_0x171a9f0/d;
L_0x171ab00/d .functor AND 1, L_0x171b110, L_0x171b200, C4<1>, C4<1>;
L_0x171ab00 .delay 1 (3,3,3) L_0x171ab00/d;
L_0x171acb0/d .functor AND 1, L_0x171a9f0, L_0x171a700, C4<1>, C4<1>;
L_0x171acb0 .delay 1 (3,3,3) L_0x171acb0/d;
L_0x171ae50/d .functor XOR 1, L_0x171a9f0, L_0x171a700, C4<0>, C4<0>;
L_0x171ae50 .delay 1 (4,4,4) L_0x171ae50/d;
L_0x171af60/d .functor OR 1, L_0x171ab00, L_0x171acb0, C4<0>, C4<0>;
L_0x171af60 .delay 1 (3,3,3) L_0x171af60/d;
v0x1675cf0_0 .net "a", 0 0, L_0x171b110;  1 drivers
v0x1675db0_0 .net "b", 0 0, L_0x171b200;  1 drivers
v0x1675e70_0 .net "c_in", 0 0, L_0x171a700;  alias, 1 drivers
v0x1675f70_0 .net "c_out", 0 0, L_0x171af60;  alias, 1 drivers
v0x1676010_0 .net "sum", 0 0, L_0x171ae50;  1 drivers
v0x1676100_0 .net "w0", 0 0, L_0x171a9f0;  1 drivers
v0x16761c0_0 .net "w1", 0 0, L_0x171ab00;  1 drivers
v0x1676280_0 .net "w2", 0 0, L_0x171acb0;  1 drivers
S_0x16763e0 .scope module, "fa2" "fa" 7 11, 8 2 0, S_0x1674ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x171b2a0/d .functor XOR 1, L_0x171b9c0, L_0x171ba60, C4<0>, C4<0>;
L_0x171b2a0 .delay 1 (4,4,4) L_0x171b2a0/d;
L_0x171b3b0/d .functor AND 1, L_0x171b9c0, L_0x171ba60, C4<1>, C4<1>;
L_0x171b3b0 .delay 1 (3,3,3) L_0x171b3b0/d;
L_0x171b560/d .functor AND 1, L_0x171b2a0, L_0x171af60, C4<1>, C4<1>;
L_0x171b560 .delay 1 (3,3,3) L_0x171b560/d;
L_0x171b700/d .functor XOR 1, L_0x171b2a0, L_0x171af60, C4<0>, C4<0>;
L_0x171b700 .delay 1 (4,4,4) L_0x171b700/d;
L_0x171b810/d .functor OR 1, L_0x171b3b0, L_0x171b560, C4<0>, C4<0>;
L_0x171b810 .delay 1 (3,3,3) L_0x171b810/d;
v0x1676670_0 .net "a", 0 0, L_0x171b9c0;  1 drivers
v0x1676730_0 .net "b", 0 0, L_0x171ba60;  1 drivers
v0x16767f0_0 .net "c_in", 0 0, L_0x171af60;  alias, 1 drivers
v0x16768f0_0 .net "c_out", 0 0, L_0x171b810;  alias, 1 drivers
v0x1676990_0 .net "sum", 0 0, L_0x171b700;  1 drivers
v0x1676a80_0 .net "w0", 0 0, L_0x171b2a0;  1 drivers
v0x1676b40_0 .net "w1", 0 0, L_0x171b3b0;  1 drivers
v0x1676c00_0 .net "w2", 0 0, L_0x171b560;  1 drivers
S_0x1676d60 .scope module, "fa3" "fa" 7 13, 8 2 0, S_0x1674ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x171bb40/d .functor XOR 1, L_0x171c220, L_0x171c350, C4<0>, C4<0>;
L_0x171bb40 .delay 1 (4,4,4) L_0x171bb40/d;
L_0x171bc50/d .functor AND 1, L_0x171c220, L_0x171c350, C4<1>, C4<1>;
L_0x171bc50 .delay 1 (3,3,3) L_0x171bc50/d;
L_0x171be00/d .functor AND 1, L_0x171bb40, L_0x171b810, C4<1>, C4<1>;
L_0x171be00 .delay 1 (3,3,3) L_0x171be00/d;
L_0x171bf10/d .functor XOR 1, L_0x171bb40, L_0x171b810, C4<0>, C4<0>;
L_0x171bf10 .delay 1 (4,4,4) L_0x171bf10/d;
L_0x171c020/d .functor OR 1, L_0x171bc50, L_0x171be00, C4<0>, C4<0>;
L_0x171c020 .delay 1 (3,3,3) L_0x171c020/d;
v0x1676fc0_0 .net "a", 0 0, L_0x171c220;  1 drivers
v0x16770a0_0 .net "b", 0 0, L_0x171c350;  1 drivers
v0x1677160_0 .net "c_in", 0 0, L_0x171b810;  alias, 1 drivers
v0x1677260_0 .net "c_out", 0 0, L_0x171c020;  alias, 1 drivers
v0x1677300_0 .net "sum", 0 0, L_0x171bf10;  1 drivers
v0x16773f0_0 .net "w0", 0 0, L_0x171bb40;  1 drivers
v0x16774b0_0 .net "w1", 0 0, L_0x171bc50;  1 drivers
v0x1677570_0 .net "w2", 0 0, L_0x171be00;  1 drivers
S_0x1677d70 .scope module, "pc_reg" "reg4" 15 11, 16 3 0, S_0x16722e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1681710_0 .net "D", 3 0, L_0x1715d30;  alias, 1 drivers
v0x16817f0_0 .net "Q", 3 0, L_0x171a190;  alias, 1 drivers
v0x16818e0_0 .net "QB", 3 0, L_0x171a230;  alias, 1 drivers
v0x16819a0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
L_0x1719c40 .part L_0x1715d30, 0, 1;
L_0x1719e00 .part L_0x1715d30, 1, 1;
L_0x1719f30 .part L_0x1715d30, 2, 1;
L_0x171a060 .part L_0x1715d30, 3, 1;
L_0x171a190 .concat [ 1 1 1 1], L_0x1716b00, L_0x1717a70, L_0x17189e0, L_0x1719950;
L_0x171a230 .concat [ 1 1 1 1], L_0x1716c10, L_0x1717b80, L_0x1718af0, L_0x1719a60;
S_0x1677fc0 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x1677d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1715ec0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1715ec0 .delay 1 (1,1,1) L_0x1715ec0/d;
v0x1679fa0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x167a060_0 .net "d", 0 0, L_0x1719c40;  1 drivers
v0x167a130_0 .net "nclk", 0 0, L_0x1715ec0;  1 drivers
v0x167a230_0 .net "q", 0 0, L_0x1716b00;  1 drivers
v0x167a320_0 .net "q_tmp", 0 0, L_0x1716440;  1 drivers
v0x167a410_0 .net "qb", 0 0, L_0x1716c10;  1 drivers
v0x167a500_0 .net "qb_tmp", 0 0, L_0x1716590;  1 drivers
S_0x1678210 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1677fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1716020/d .functor NOT 1, L_0x1719c40, C4<0>, C4<0>, C4<0>;
L_0x1716020 .delay 1 (1,1,1) L_0x1716020/d;
L_0x1716180/d .functor AND 1, L_0x1716020, L_0x1715ec0, C4<1>, C4<1>;
L_0x1716180 .delay 1 (3,3,3) L_0x1716180/d;
L_0x1716330/d .functor AND 1, L_0x1719c40, L_0x1715ec0, C4<1>, C4<1>;
L_0x1716330 .delay 1 (3,3,3) L_0x1716330/d;
v0x1678b30_0 .net "d", 0 0, L_0x1719c40;  alias, 1 drivers
v0x1678c10_0 .net "g", 0 0, L_0x1715ec0;  alias, 1 drivers
v0x1678cd0_0 .net "nd", 0 0, L_0x1716020;  1 drivers
v0x1678d70_0 .net "q", 0 0, L_0x1716440;  alias, 1 drivers
v0x1678e40_0 .net "qb", 0 0, L_0x1716590;  alias, 1 drivers
v0x1678f30_0 .net "r", 0 0, L_0x1716180;  1 drivers
v0x1679000_0 .net "s", 0 0, L_0x1716330;  1 drivers
S_0x16784b0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1678210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1716440/d .functor NOR 1, L_0x1716180, L_0x1716590, C4<0>, C4<0>;
L_0x1716440 .delay 1 (2,2,2) L_0x1716440/d;
L_0x1716590/d .functor NOR 1, L_0x1716440, L_0x1716330, C4<0>, C4<0>;
L_0x1716590 .delay 1 (2,2,2) L_0x1716590/d;
v0x1678750_0 .net "q", 0 0, L_0x1716440;  alias, 1 drivers
v0x1678830_0 .net "qb", 0 0, L_0x1716590;  alias, 1 drivers
v0x16788f0_0 .net "r", 0 0, L_0x1716180;  alias, 1 drivers
v0x16789c0_0 .net "s", 0 0, L_0x1716330;  alias, 1 drivers
S_0x1679100 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1677fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17166e0/d .functor NOT 1, L_0x1716440, C4<0>, C4<0>, C4<0>;
L_0x17166e0 .delay 1 (1,1,1) L_0x17166e0/d;
L_0x17167f0/d .functor AND 1, L_0x17166e0, L_0x1710df0, C4<1>, C4<1>;
L_0x17167f0 .delay 1 (3,3,3) L_0x17167f0/d;
L_0x17169a0/d .functor AND 1, L_0x1716440, L_0x1710df0, C4<1>, C4<1>;
L_0x17169a0 .delay 1 (3,3,3) L_0x17169a0/d;
v0x16799d0_0 .net "d", 0 0, L_0x1716440;  alias, 1 drivers
v0x1679ae0_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x1679ba0_0 .net "nd", 0 0, L_0x17166e0;  1 drivers
v0x1679c40_0 .net "q", 0 0, L_0x1716b00;  alias, 1 drivers
v0x1679ce0_0 .net "qb", 0 0, L_0x1716c10;  alias, 1 drivers
v0x1679dd0_0 .net "r", 0 0, L_0x17167f0;  1 drivers
v0x1679ea0_0 .net "s", 0 0, L_0x17169a0;  1 drivers
S_0x1679370 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1679100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1716b00/d .functor NOR 1, L_0x17167f0, L_0x1716c10, C4<0>, C4<0>;
L_0x1716b00 .delay 1 (2,2,2) L_0x1716b00/d;
L_0x1716c10/d .functor NOR 1, L_0x1716b00, L_0x17169a0, C4<0>, C4<0>;
L_0x1716c10 .delay 1 (2,2,2) L_0x1716c10/d;
v0x16795f0_0 .net "q", 0 0, L_0x1716b00;  alias, 1 drivers
v0x16796d0_0 .net "qb", 0 0, L_0x1716c10;  alias, 1 drivers
v0x1679790_0 .net "r", 0 0, L_0x17167f0;  alias, 1 drivers
v0x1679860_0 .net "s", 0 0, L_0x17169a0;  alias, 1 drivers
S_0x167a5f0 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x1677d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1716df0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1716df0 .delay 1 (1,1,1) L_0x1716df0/d;
v0x167c580_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x167c620_0 .net "d", 0 0, L_0x1719e00;  1 drivers
v0x167c6e0_0 .net "nclk", 0 0, L_0x1716df0;  1 drivers
v0x167c7e0_0 .net "q", 0 0, L_0x1717a70;  1 drivers
v0x167c8d0_0 .net "q_tmp", 0 0, L_0x17173b0;  1 drivers
v0x167c9c0_0 .net "qb", 0 0, L_0x1717b80;  1 drivers
v0x167cab0_0 .net "qb_tmp", 0 0, L_0x1717500;  1 drivers
S_0x167a880 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x167a5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1716f00/d .functor NOT 1, L_0x1719e00, C4<0>, C4<0>, C4<0>;
L_0x1716f00 .delay 1 (1,1,1) L_0x1716f00/d;
L_0x1717060/d .functor AND 1, L_0x1716f00, L_0x1716df0, C4<1>, C4<1>;
L_0x1717060 .delay 1 (3,3,3) L_0x1717060/d;
L_0x1717210/d .functor AND 1, L_0x1719e00, L_0x1716df0, C4<1>, C4<1>;
L_0x1717210 .delay 1 (3,3,3) L_0x1717210/d;
v0x167b0f0_0 .net "d", 0 0, L_0x1719e00;  alias, 1 drivers
v0x167b1d0_0 .net "g", 0 0, L_0x1716df0;  alias, 1 drivers
v0x167b290_0 .net "nd", 0 0, L_0x1716f00;  1 drivers
v0x167b330_0 .net "q", 0 0, L_0x17173b0;  alias, 1 drivers
v0x167b400_0 .net "qb", 0 0, L_0x1717500;  alias, 1 drivers
v0x167b4f0_0 .net "r", 0 0, L_0x1717060;  1 drivers
v0x167b5c0_0 .net "s", 0 0, L_0x1717210;  1 drivers
S_0x167aad0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x167a880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17173b0/d .functor NOR 1, L_0x1717060, L_0x1717500, C4<0>, C4<0>;
L_0x17173b0 .delay 1 (2,2,2) L_0x17173b0/d;
L_0x1717500/d .functor NOR 1, L_0x17173b0, L_0x1717210, C4<0>, C4<0>;
L_0x1717500 .delay 1 (2,2,2) L_0x1717500/d;
v0x167ad40_0 .net "q", 0 0, L_0x17173b0;  alias, 1 drivers
v0x167ae20_0 .net "qb", 0 0, L_0x1717500;  alias, 1 drivers
v0x167aee0_0 .net "r", 0 0, L_0x1717060;  alias, 1 drivers
v0x167af80_0 .net "s", 0 0, L_0x1717210;  alias, 1 drivers
S_0x167b6c0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x167a5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1717650/d .functor NOT 1, L_0x17173b0, C4<0>, C4<0>, C4<0>;
L_0x1717650 .delay 1 (1,1,1) L_0x1717650/d;
L_0x1717760/d .functor AND 1, L_0x1717650, L_0x1710df0, C4<1>, C4<1>;
L_0x1717760 .delay 1 (3,3,3) L_0x1717760/d;
L_0x1717910/d .functor AND 1, L_0x17173b0, L_0x1710df0, C4<1>, C4<1>;
L_0x1717910 .delay 1 (3,3,3) L_0x1717910/d;
v0x167bf90_0 .net "d", 0 0, L_0x17173b0;  alias, 1 drivers
v0x167c0a0_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x167c1b0_0 .net "nd", 0 0, L_0x1717650;  1 drivers
v0x167c250_0 .net "q", 0 0, L_0x1717a70;  alias, 1 drivers
v0x167c2f0_0 .net "qb", 0 0, L_0x1717b80;  alias, 1 drivers
v0x167c3e0_0 .net "r", 0 0, L_0x1717760;  1 drivers
v0x167c480_0 .net "s", 0 0, L_0x1717910;  1 drivers
S_0x167b930 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x167b6c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1717a70/d .functor NOR 1, L_0x1717760, L_0x1717b80, C4<0>, C4<0>;
L_0x1717a70 .delay 1 (2,2,2) L_0x1717a70/d;
L_0x1717b80/d .functor NOR 1, L_0x1717a70, L_0x1717910, C4<0>, C4<0>;
L_0x1717b80 .delay 1 (2,2,2) L_0x1717b80/d;
v0x167bbb0_0 .net "q", 0 0, L_0x1717a70;  alias, 1 drivers
v0x167bc90_0 .net "qb", 0 0, L_0x1717b80;  alias, 1 drivers
v0x167bd50_0 .net "r", 0 0, L_0x1717760;  alias, 1 drivers
v0x167be20_0 .net "s", 0 0, L_0x1717910;  alias, 1 drivers
S_0x167cba0 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x1677d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1717d60/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1717d60 .delay 1 (1,1,1) L_0x1717d60/d;
v0x167eb60_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x167ec00_0 .net "d", 0 0, L_0x1719f30;  1 drivers
v0x167ecc0_0 .net "nclk", 0 0, L_0x1717d60;  1 drivers
v0x167edc0_0 .net "q", 0 0, L_0x17189e0;  1 drivers
v0x167eeb0_0 .net "q_tmp", 0 0, L_0x1718320;  1 drivers
v0x167efa0_0 .net "qb", 0 0, L_0x1718af0;  1 drivers
v0x167f090_0 .net "qb_tmp", 0 0, L_0x1718470;  1 drivers
S_0x167ce10 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x167cba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1717e70/d .functor NOT 1, L_0x1719f30, C4<0>, C4<0>, C4<0>;
L_0x1717e70 .delay 1 (1,1,1) L_0x1717e70/d;
L_0x1717fd0/d .functor AND 1, L_0x1717e70, L_0x1717d60, C4<1>, C4<1>;
L_0x1717fd0 .delay 1 (3,3,3) L_0x1717fd0/d;
L_0x1718180/d .functor AND 1, L_0x1719f30, L_0x1717d60, C4<1>, C4<1>;
L_0x1718180 .delay 1 (3,3,3) L_0x1718180/d;
v0x167d6b0_0 .net "d", 0 0, L_0x1719f30;  alias, 1 drivers
v0x167d790_0 .net "g", 0 0, L_0x1717d60;  alias, 1 drivers
v0x167d850_0 .net "nd", 0 0, L_0x1717e70;  1 drivers
v0x167d8f0_0 .net "q", 0 0, L_0x1718320;  alias, 1 drivers
v0x167d9c0_0 .net "qb", 0 0, L_0x1718470;  alias, 1 drivers
v0x167dab0_0 .net "r", 0 0, L_0x1717fd0;  1 drivers
v0x167db80_0 .net "s", 0 0, L_0x1718180;  1 drivers
S_0x167d060 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x167ce10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1718320/d .functor NOR 1, L_0x1717fd0, L_0x1718470, C4<0>, C4<0>;
L_0x1718320 .delay 1 (2,2,2) L_0x1718320/d;
L_0x1718470/d .functor NOR 1, L_0x1718320, L_0x1718180, C4<0>, C4<0>;
L_0x1718470 .delay 1 (2,2,2) L_0x1718470/d;
v0x167d2d0_0 .net "q", 0 0, L_0x1718320;  alias, 1 drivers
v0x167d3b0_0 .net "qb", 0 0, L_0x1718470;  alias, 1 drivers
v0x167d470_0 .net "r", 0 0, L_0x1717fd0;  alias, 1 drivers
v0x167d540_0 .net "s", 0 0, L_0x1718180;  alias, 1 drivers
S_0x167dc80 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x167cba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17185c0/d .functor NOT 1, L_0x1718320, C4<0>, C4<0>, C4<0>;
L_0x17185c0 .delay 1 (1,1,1) L_0x17185c0/d;
L_0x17186d0/d .functor AND 1, L_0x17185c0, L_0x1710df0, C4<1>, C4<1>;
L_0x17186d0 .delay 1 (3,3,3) L_0x17186d0/d;
L_0x1718880/d .functor AND 1, L_0x1718320, L_0x1710df0, C4<1>, C4<1>;
L_0x1718880 .delay 1 (3,3,3) L_0x1718880/d;
v0x167e550_0 .net "d", 0 0, L_0x1718320;  alias, 1 drivers
v0x167e660_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x167e7b0_0 .net "nd", 0 0, L_0x17185c0;  1 drivers
v0x167e850_0 .net "q", 0 0, L_0x17189e0;  alias, 1 drivers
v0x167e8f0_0 .net "qb", 0 0, L_0x1718af0;  alias, 1 drivers
v0x167e990_0 .net "r", 0 0, L_0x17186d0;  1 drivers
v0x167ea60_0 .net "s", 0 0, L_0x1718880;  1 drivers
S_0x167def0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x167dc80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17189e0/d .functor NOR 1, L_0x17186d0, L_0x1718af0, C4<0>, C4<0>;
L_0x17189e0 .delay 1 (2,2,2) L_0x17189e0/d;
L_0x1718af0/d .functor NOR 1, L_0x17189e0, L_0x1718880, C4<0>, C4<0>;
L_0x1718af0 .delay 1 (2,2,2) L_0x1718af0/d;
v0x167e170_0 .net "q", 0 0, L_0x17189e0;  alias, 1 drivers
v0x167e250_0 .net "qb", 0 0, L_0x1718af0;  alias, 1 drivers
v0x167e310_0 .net "r", 0 0, L_0x17186d0;  alias, 1 drivers
v0x167e3e0_0 .net "s", 0 0, L_0x1718880;  alias, 1 drivers
S_0x167f180 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x1677d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1718cd0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1718cd0 .delay 1 (1,1,1) L_0x1718cd0/d;
v0x16810f0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x1681190_0 .net "d", 0 0, L_0x171a060;  1 drivers
v0x1681250_0 .net "nclk", 0 0, L_0x1718cd0;  1 drivers
v0x1681350_0 .net "q", 0 0, L_0x1719950;  1 drivers
v0x1681440_0 .net "q_tmp", 0 0, L_0x1719290;  1 drivers
v0x1681530_0 .net "qb", 0 0, L_0x1719a60;  1 drivers
v0x1681620_0 .net "qb_tmp", 0 0, L_0x17193e0;  1 drivers
S_0x167f3f0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x167f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1718de0/d .functor NOT 1, L_0x171a060, C4<0>, C4<0>, C4<0>;
L_0x1718de0 .delay 1 (1,1,1) L_0x1718de0/d;
L_0x1718f40/d .functor AND 1, L_0x1718de0, L_0x1718cd0, C4<1>, C4<1>;
L_0x1718f40 .delay 1 (3,3,3) L_0x1718f40/d;
L_0x17190f0/d .functor AND 1, L_0x171a060, L_0x1718cd0, C4<1>, C4<1>;
L_0x17190f0 .delay 1 (3,3,3) L_0x17190f0/d;
v0x167fc80_0 .net "d", 0 0, L_0x171a060;  alias, 1 drivers
v0x167fd60_0 .net "g", 0 0, L_0x1718cd0;  alias, 1 drivers
v0x167fe20_0 .net "nd", 0 0, L_0x1718de0;  1 drivers
v0x167fec0_0 .net "q", 0 0, L_0x1719290;  alias, 1 drivers
v0x167ff90_0 .net "qb", 0 0, L_0x17193e0;  alias, 1 drivers
v0x1680080_0 .net "r", 0 0, L_0x1718f40;  1 drivers
v0x1680150_0 .net "s", 0 0, L_0x17190f0;  1 drivers
S_0x167f660 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x167f3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1719290/d .functor NOR 1, L_0x1718f40, L_0x17193e0, C4<0>, C4<0>;
L_0x1719290 .delay 1 (2,2,2) L_0x1719290/d;
L_0x17193e0/d .functor NOR 1, L_0x1719290, L_0x17190f0, C4<0>, C4<0>;
L_0x17193e0 .delay 1 (2,2,2) L_0x17193e0/d;
v0x167f8d0_0 .net "q", 0 0, L_0x1719290;  alias, 1 drivers
v0x167f9b0_0 .net "qb", 0 0, L_0x17193e0;  alias, 1 drivers
v0x167fa70_0 .net "r", 0 0, L_0x1718f40;  alias, 1 drivers
v0x167fb10_0 .net "s", 0 0, L_0x17190f0;  alias, 1 drivers
S_0x1680250 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x167f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1719530/d .functor NOT 1, L_0x1719290, C4<0>, C4<0>, C4<0>;
L_0x1719530 .delay 1 (1,1,1) L_0x1719530/d;
L_0x1719640/d .functor AND 1, L_0x1719530, L_0x1710df0, C4<1>, C4<1>;
L_0x1719640 .delay 1 (3,3,3) L_0x1719640/d;
L_0x17197f0/d .functor AND 1, L_0x1719290, L_0x1710df0, C4<1>, C4<1>;
L_0x17197f0 .delay 1 (3,3,3) L_0x17197f0/d;
v0x1680b20_0 .net "d", 0 0, L_0x1719290;  alias, 1 drivers
v0x1680c30_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x1680cf0_0 .net "nd", 0 0, L_0x1719530;  1 drivers
v0x1680d90_0 .net "q", 0 0, L_0x1719950;  alias, 1 drivers
v0x1680e30_0 .net "qb", 0 0, L_0x1719a60;  alias, 1 drivers
v0x1680f20_0 .net "r", 0 0, L_0x1719640;  1 drivers
v0x1680ff0_0 .net "s", 0 0, L_0x17197f0;  1 drivers
S_0x16804c0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1680250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1719950/d .functor NOR 1, L_0x1719640, L_0x1719a60, C4<0>, C4<0>;
L_0x1719950 .delay 1 (2,2,2) L_0x1719950/d;
L_0x1719a60/d .functor NOR 1, L_0x1719950, L_0x17197f0, C4<0>, C4<0>;
L_0x1719a60 .delay 1 (2,2,2) L_0x1719a60/d;
v0x1680740_0 .net "q", 0 0, L_0x1719950;  alias, 1 drivers
v0x1680820_0 .net "qb", 0 0, L_0x1719a60;  alias, 1 drivers
v0x16808e0_0 .net "r", 0 0, L_0x1719640;  alias, 1 drivers
v0x16809b0_0 .net "s", 0 0, L_0x17197f0;  alias, 1 drivers
S_0x1682160 .scope module, "reg_file_0" "reg_file" 3 35, 20 4 0, S_0x1577a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 2 "SEL_W";
    .port_info 4 /INPUT 4 "DATA_IN";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 4 "OUT_A";
    .port_info 7 /OUTPUT 4 "OUT_B";
    .port_info 8 /OUTPUT 4 "Q3";
    .port_info 9 /OUTPUT 4 "Q2";
    .port_info 10 /OUTPUT 4 "Q1";
    .port_info 11 /OUTPUT 4 "Q0";
v0x16c9f10_0 .net "DATA_IN", 3 0, L_0x1773dc0;  alias, 1 drivers
v0x16c9ff0_0 .net "IN0", 3 0, L_0x177e170;  1 drivers
v0x16ca100_0 .net "IN1", 3 0, L_0x177bba0;  1 drivers
v0x16ca1f0_0 .net "IN2", 3 0, L_0x17794c0;  1 drivers
v0x16ca300_0 .net "IN3", 3 0, L_0x1776de0;  1 drivers
v0x16ca460_0 .net "OUT_A", 3 0, L_0x1795a20;  alias, 1 drivers
v0x16ca520_0 .net "OUT_B", 3 0, L_0x179b880;  alias, 1 drivers
v0x16ca5e0_0 .net "Q0", 3 0, L_0x1790740;  alias, 1 drivers
v0x16ca6a0_0 .net "Q1", 3 0, L_0x178beb0;  alias, 1 drivers
v0x16ca880_0 .net "Q2", 3 0, L_0x1787460;  alias, 1 drivers
v0x16ca9d0_0 .net "Q3", 3 0, L_0x1782c70;  alias, 1 drivers
v0x16cab20_0 .net "QB0", 3 0, L_0x17907e0;  1 drivers
v0x16cabe0_0 .net "QB1", 3 0, L_0x178bf50;  1 drivers
v0x16cac80_0 .net "QB2", 3 0, L_0x1787500;  1 drivers
v0x16cad20_0 .net "QB3", 3 0, L_0x1782d10;  1 drivers
v0x16cadc0_0 .net "SEL_A", 1 0, L_0x1770480;  alias, 1 drivers
v0x16cae60_0 .net "SEL_B", 1 0, L_0x1770a50;  alias, 1 drivers
v0x16caf00_0 .net "SEL_W", 1 0, L_0x1770ff0;  alias, 1 drivers
v0x16cafd0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16cb070_0 .net "d0", 0 0, L_0x17741c0;  1 drivers
v0x16cb110_0 .net "d1", 0 0, L_0x1774370;  1 drivers
v0x16cb1b0_0 .net "d2", 0 0, L_0x17744d0;  1 drivers
v0x16cb250_0 .net "d3", 0 0, L_0x1774630;  1 drivers
v0x16cb2f0_0 .net "s0", 0 0, L_0x177c0b0;  1 drivers
v0x16cb390_0 .net "s1", 0 0, L_0x1779ae0;  1 drivers
v0x16cb430_0 .net "s2", 0 0, L_0x1777400;  1 drivers
v0x16cb4d0_0 .net "s3", 0 0, L_0x1774bd0;  1 drivers
v0x16cb570_0 .net "write_en", 0 0, L_0x176fd00;  alias, 1 drivers
L_0x1774740 .part L_0x1770ff0, 1, 1;
L_0x17747e0 .part L_0x1770ff0, 0, 1;
L_0x1795ac0 .part L_0x1770480, 1, 1;
L_0x1795bf0 .part L_0x1770480, 0, 1;
L_0x179b920 .part L_0x1770a50, 1, 1;
L_0x179ba50 .part L_0x1770a50, 0, 1;
S_0x16824e0 .scope module, "decoder_24_1b_0" "decoder_24_1b" 20 24, 21 1 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w1";
    .port_info 1 /INPUT 1 "w0";
    .port_info 2 /OUTPUT 1 "d3";
    .port_info 3 /OUTPUT 1 "d2";
    .port_info 4 /OUTPUT 1 "d1";
    .port_info 5 /OUTPUT 1 "d0";
L_0x1773fa0/d .functor NOT 1, L_0x17747e0, C4<0>, C4<0>, C4<0>;
L_0x1773fa0 .delay 1 (1,1,1) L_0x1773fa0/d;
L_0x17740b0/d .functor NOT 1, L_0x1774740, C4<0>, C4<0>, C4<0>;
L_0x17740b0 .delay 1 (1,1,1) L_0x17740b0/d;
L_0x17741c0/d .functor AND 1, L_0x1773fa0, L_0x17740b0, C4<1>, C4<1>;
L_0x17741c0 .delay 1 (3,3,3) L_0x17741c0/d;
L_0x1774370/d .functor AND 1, L_0x17747e0, L_0x17740b0, C4<1>, C4<1>;
L_0x1774370 .delay 1 (3,3,3) L_0x1774370/d;
L_0x17744d0/d .functor AND 1, L_0x1774740, L_0x1773fa0, C4<1>, C4<1>;
L_0x17744d0 .delay 1 (3,3,3) L_0x17744d0/d;
L_0x1774630/d .functor AND 1, L_0x1774740, L_0x17747e0, C4<1>, C4<1>;
L_0x1774630 .delay 1 (3,3,3) L_0x1774630/d;
v0x1682760_0 .net "d0", 0 0, L_0x17741c0;  alias, 1 drivers
v0x1682840_0 .net "d1", 0 0, L_0x1774370;  alias, 1 drivers
v0x1682900_0 .net "d2", 0 0, L_0x17744d0;  alias, 1 drivers
v0x16829a0_0 .net "d3", 0 0, L_0x1774630;  alias, 1 drivers
v0x1682a60_0 .net "nw0", 0 0, L_0x1773fa0;  1 drivers
v0x1682b70_0 .net "nw1", 0 0, L_0x17740b0;  1 drivers
v0x1682c30_0 .net "w0", 0 0, L_0x17747e0;  1 drivers
v0x1682cf0_0 .net "w1", 0 0, L_0x1774740;  1 drivers
S_0x1682eb0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 20 47, 6 4 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x177bd80/d .functor NOT 1, L_0x176fd00, C4<0>, C4<0>, C4<0>;
L_0x177bd80 .delay 1 (1,1,1) L_0x177bd80/d;
L_0x7fbbaf4f7648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x177be90/d .functor AND 1, L_0x7fbbaf4f7648, L_0x177bd80, C4<1>, C4<1>;
L_0x177be90 .delay 1 (3,3,3) L_0x177be90/d;
L_0x177bff0/d .functor AND 1, L_0x17741c0, L_0x176fd00, C4<1>, C4<1>;
L_0x177bff0 .delay 1 (3,3,3) L_0x177bff0/d;
L_0x177c0b0/d .functor OR 1, L_0x177be90, L_0x177bff0, C4<0>, C4<0>;
L_0x177c0b0 .delay 1 (3,3,3) L_0x177c0b0/d;
v0x1683120_0 .net "a", 0 0, L_0x7fbbaf4f7648;  1 drivers
v0x16831e0_0 .net "a_out", 0 0, L_0x177be90;  1 drivers
v0x16832a0_0 .net "b", 0 0, L_0x17741c0;  alias, 1 drivers
v0x1683340_0 .net "b_out", 0 0, L_0x177bff0;  1 drivers
v0x16833e0_0 .net "not_sel", 0 0, L_0x177bd80;  1 drivers
v0x16834d0_0 .net "res", 0 0, L_0x177c0b0;  alias, 1 drivers
v0x1683590_0 .net "sel", 0 0, L_0x176fd00;  alias, 1 drivers
S_0x1683690 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 20 41, 6 4 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17796a0/d .functor NOT 1, L_0x176fd00, C4<0>, C4<0>, C4<0>;
L_0x17796a0 .delay 1 (1,1,1) L_0x17796a0/d;
L_0x7fbbaf4f7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x17798c0/d .functor AND 1, L_0x7fbbaf4f7600, L_0x17796a0, C4<1>, C4<1>;
L_0x17798c0 .delay 1 (3,3,3) L_0x17798c0/d;
L_0x1779a20/d .functor AND 1, L_0x1774370, L_0x176fd00, C4<1>, C4<1>;
L_0x1779a20 .delay 1 (3,3,3) L_0x1779a20/d;
L_0x1779ae0/d .functor OR 1, L_0x17798c0, L_0x1779a20, C4<0>, C4<0>;
L_0x1779ae0 .delay 1 (3,3,3) L_0x1779ae0/d;
v0x1683910_0 .net "a", 0 0, L_0x7fbbaf4f7600;  1 drivers
v0x16839d0_0 .net "a_out", 0 0, L_0x17798c0;  1 drivers
v0x1683a90_0 .net "b", 0 0, L_0x1774370;  alias, 1 drivers
v0x1683b90_0 .net "b_out", 0 0, L_0x1779a20;  1 drivers
v0x1683c30_0 .net "not_sel", 0 0, L_0x17796a0;  1 drivers
v0x1683d20_0 .net "res", 0 0, L_0x1779ae0;  alias, 1 drivers
v0x1683de0_0 .net "sel", 0 0, L_0x176fd00;  alias, 1 drivers
S_0x1683f50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 20 35, 6 4 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1776fc0/d .functor NOT 1, L_0x176fd00, C4<0>, C4<0>, C4<0>;
L_0x1776fc0 .delay 1 (1,1,1) L_0x1776fc0/d;
L_0x7fbbaf4f75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x17771e0/d .functor AND 1, L_0x7fbbaf4f75b8, L_0x1776fc0, C4<1>, C4<1>;
L_0x17771e0 .delay 1 (3,3,3) L_0x17771e0/d;
L_0x1777340/d .functor AND 1, L_0x17744d0, L_0x176fd00, C4<1>, C4<1>;
L_0x1777340 .delay 1 (3,3,3) L_0x1777340/d;
L_0x1777400/d .functor OR 1, L_0x17771e0, L_0x1777340, C4<0>, C4<0>;
L_0x1777400 .delay 1 (3,3,3) L_0x1777400/d;
v0x16841a0_0 .net "a", 0 0, L_0x7fbbaf4f75b8;  1 drivers
v0x1684280_0 .net "a_out", 0 0, L_0x17771e0;  1 drivers
v0x1684340_0 .net "b", 0 0, L_0x17744d0;  alias, 1 drivers
v0x1684410_0 .net "b_out", 0 0, L_0x1777340;  1 drivers
v0x16844b0_0 .net "not_sel", 0 0, L_0x1776fc0;  1 drivers
v0x16845a0_0 .net "res", 0 0, L_0x1777400;  alias, 1 drivers
v0x1684660_0 .net "sel", 0 0, L_0x176fd00;  alias, 1 drivers
S_0x1684780 .scope module, "mux_2_1_1b_3" "mux_2_1_1b" 20 29, 6 4 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1774880/d .functor NOT 1, L_0x176fd00, C4<0>, C4<0>, C4<0>;
L_0x1774880 .delay 1 (1,1,1) L_0x1774880/d;
L_0x7fbbaf4f7570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1774a50/d .functor AND 1, L_0x7fbbaf4f7570, L_0x1774880, C4<1>, C4<1>;
L_0x1774a50 .delay 1 (3,3,3) L_0x1774a50/d;
L_0x1774b10/d .functor AND 1, L_0x1774630, L_0x176fd00, C4<1>, C4<1>;
L_0x1774b10 .delay 1 (3,3,3) L_0x1774b10/d;
L_0x1774bd0/d .functor OR 1, L_0x1774a50, L_0x1774b10, C4<0>, C4<0>;
L_0x1774bd0 .delay 1 (3,3,3) L_0x1774bd0/d;
v0x1684a20_0 .net "a", 0 0, L_0x7fbbaf4f7570;  1 drivers
v0x1684b00_0 .net "a_out", 0 0, L_0x1774a50;  1 drivers
v0x1684bc0_0 .net "b", 0 0, L_0x1774630;  alias, 1 drivers
v0x1684c90_0 .net "b_out", 0 0, L_0x1774b10;  1 drivers
v0x1684d30_0 .net "not_sel", 0 0, L_0x1774880;  1 drivers
v0x1684e20_0 .net "res", 0 0, L_0x1774bd0;  alias, 1 drivers
v0x1684ee0_0 .net "sel", 0 0, L_0x176fd00;  alias, 1 drivers
S_0x1685000 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 20 48, 5 2 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1687560_0 .net "A", 3 0, L_0x1790740;  alias, 1 drivers
v0x1687660_0 .net "B", 3 0, L_0x1773dc0;  alias, 1 drivers
v0x1687720_0 .net "RES", 3 0, L_0x177e170;  alias, 1 drivers
v0x16877f0_0 .net "sel", 0 0, L_0x177c0b0;  alias, 1 drivers
L_0x177d970 .part L_0x1790740, 0, 1;
L_0x177da60 .part L_0x1790740, 1, 1;
L_0x177db50 .part L_0x1790740, 2, 1;
L_0x177dc40 .part L_0x1790740, 3, 1;
L_0x177dd60 .part L_0x1773dc0, 0, 1;
L_0x177de50 .part L_0x1773dc0, 1, 1;
L_0x177df40 .part L_0x1773dc0, 2, 1;
L_0x177e030 .part L_0x1773dc0, 3, 1;
L_0x177e170 .concat [ 1 1 1 1], L_0x177c740, L_0x177cc70, L_0x177d1a0, L_0x177d760;
S_0x1685200 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1685000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x177c2b0/d .functor NOT 1, L_0x177c0b0, C4<0>, C4<0>, C4<0>;
L_0x177c2b0 .delay 1 (1,1,1) L_0x177c2b0/d;
L_0x177c4d0/d .functor AND 1, L_0x177d970, L_0x177c2b0, C4<1>, C4<1>;
L_0x177c4d0 .delay 1 (3,3,3) L_0x177c4d0/d;
L_0x177c630/d .functor AND 1, L_0x177dd60, L_0x177c0b0, C4<1>, C4<1>;
L_0x177c630 .delay 1 (3,3,3) L_0x177c630/d;
L_0x177c740/d .functor OR 1, L_0x177c4d0, L_0x177c630, C4<0>, C4<0>;
L_0x177c740 .delay 1 (3,3,3) L_0x177c740/d;
v0x16854c0_0 .net "a", 0 0, L_0x177d970;  1 drivers
v0x16855a0_0 .net "a_out", 0 0, L_0x177c4d0;  1 drivers
v0x1685660_0 .net "b", 0 0, L_0x177dd60;  1 drivers
v0x1685730_0 .net "b_out", 0 0, L_0x177c630;  1 drivers
v0x16857f0_0 .net "not_sel", 0 0, L_0x177c2b0;  1 drivers
v0x1685900_0 .net "res", 0 0, L_0x177c740;  1 drivers
v0x16859c0_0 .net "sel", 0 0, L_0x177c0b0;  alias, 1 drivers
S_0x1685af0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1685000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x177c8f0/d .functor NOT 1, L_0x177c0b0, C4<0>, C4<0>, C4<0>;
L_0x177c8f0 .delay 1 (1,1,1) L_0x177c8f0/d;
L_0x177ca00/d .functor AND 1, L_0x177da60, L_0x177c8f0, C4<1>, C4<1>;
L_0x177ca00 .delay 1 (3,3,3) L_0x177ca00/d;
L_0x177cb60/d .functor AND 1, L_0x177de50, L_0x177c0b0, C4<1>, C4<1>;
L_0x177cb60 .delay 1 (3,3,3) L_0x177cb60/d;
L_0x177cc70/d .functor OR 1, L_0x177ca00, L_0x177cb60, C4<0>, C4<0>;
L_0x177cc70 .delay 1 (3,3,3) L_0x177cc70/d;
v0x1685d80_0 .net "a", 0 0, L_0x177da60;  1 drivers
v0x1685e40_0 .net "a_out", 0 0, L_0x177ca00;  1 drivers
v0x1685f00_0 .net "b", 0 0, L_0x177de50;  1 drivers
v0x1685fd0_0 .net "b_out", 0 0, L_0x177cb60;  1 drivers
v0x1686090_0 .net "not_sel", 0 0, L_0x177c8f0;  1 drivers
v0x16861a0_0 .net "res", 0 0, L_0x177cc70;  1 drivers
v0x1686260_0 .net "sel", 0 0, L_0x177c0b0;  alias, 1 drivers
S_0x16863d0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1685000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x177ce20/d .functor NOT 1, L_0x177c0b0, C4<0>, C4<0>, C4<0>;
L_0x177ce20 .delay 1 (1,1,1) L_0x177ce20/d;
L_0x177cf30/d .functor AND 1, L_0x177db50, L_0x177ce20, C4<1>, C4<1>;
L_0x177cf30 .delay 1 (3,3,3) L_0x177cf30/d;
L_0x177d090/d .functor AND 1, L_0x177df40, L_0x177c0b0, C4<1>, C4<1>;
L_0x177d090 .delay 1 (3,3,3) L_0x177d090/d;
L_0x177d1a0/d .functor OR 1, L_0x177cf30, L_0x177d090, C4<0>, C4<0>;
L_0x177d1a0 .delay 1 (3,3,3) L_0x177d1a0/d;
v0x1686640_0 .net "a", 0 0, L_0x177db50;  1 drivers
v0x1686700_0 .net "a_out", 0 0, L_0x177cf30;  1 drivers
v0x16867c0_0 .net "b", 0 0, L_0x177df40;  1 drivers
v0x1686890_0 .net "b_out", 0 0, L_0x177d090;  1 drivers
v0x1686950_0 .net "not_sel", 0 0, L_0x177ce20;  1 drivers
v0x1686a60_0 .net "res", 0 0, L_0x177d1a0;  1 drivers
v0x1686b20_0 .net "sel", 0 0, L_0x177c0b0;  alias, 1 drivers
S_0x1686c40 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1685000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x177d380/d .functor NOT 1, L_0x177c0b0, C4<0>, C4<0>, C4<0>;
L_0x177d380 .delay 1 (1,1,1) L_0x177d380/d;
L_0x177d490/d .functor AND 1, L_0x177dc40, L_0x177d380, C4<1>, C4<1>;
L_0x177d490 .delay 1 (3,3,3) L_0x177d490/d;
L_0x177d620/d .functor AND 1, L_0x177e030, L_0x177c0b0, C4<1>, C4<1>;
L_0x177d620 .delay 1 (3,3,3) L_0x177d620/d;
L_0x177d760/d .functor OR 1, L_0x177d490, L_0x177d620, C4<0>, C4<0>;
L_0x177d760 .delay 1 (3,3,3) L_0x177d760/d;
v0x1686eb0_0 .net "a", 0 0, L_0x177dc40;  1 drivers
v0x1686f90_0 .net "a_out", 0 0, L_0x177d490;  1 drivers
v0x1687050_0 .net "b", 0 0, L_0x177e030;  1 drivers
v0x1687120_0 .net "b_out", 0 0, L_0x177d620;  1 drivers
v0x16871e0_0 .net "not_sel", 0 0, L_0x177d380;  1 drivers
v0x16872f0_0 .net "res", 0 0, L_0x177d760;  1 drivers
v0x16873b0_0 .net "sel", 0 0, L_0x177c0b0;  alias, 1 drivers
S_0x1687940 .scope module, "mux_2_1_4b_1" "mux_2_1_4b" 20 42, 5 2 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1689ea0_0 .net "A", 3 0, L_0x178beb0;  alias, 1 drivers
v0x1689fa0_0 .net "B", 3 0, L_0x1773dc0;  alias, 1 drivers
v0x168a060_0 .net "RES", 3 0, L_0x177bba0;  alias, 1 drivers
v0x168a120_0 .net "sel", 0 0, L_0x1779ae0;  alias, 1 drivers
L_0x177b3a0 .part L_0x178beb0, 0, 1;
L_0x177b490 .part L_0x178beb0, 1, 1;
L_0x177b580 .part L_0x178beb0, 2, 1;
L_0x177b670 .part L_0x178beb0, 3, 1;
L_0x177b790 .part L_0x1773dc0, 0, 1;
L_0x177b880 .part L_0x1773dc0, 1, 1;
L_0x177b970 .part L_0x1773dc0, 2, 1;
L_0x177ba60 .part L_0x1773dc0, 3, 1;
L_0x177bba0 .concat [ 1 1 1 1], L_0x177a170, L_0x177a6a0, L_0x177abd0, L_0x177b190;
S_0x1687b40 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1687940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1779ce0/d .functor NOT 1, L_0x1779ae0, C4<0>, C4<0>, C4<0>;
L_0x1779ce0 .delay 1 (1,1,1) L_0x1779ce0/d;
L_0x1779f00/d .functor AND 1, L_0x177b3a0, L_0x1779ce0, C4<1>, C4<1>;
L_0x1779f00 .delay 1 (3,3,3) L_0x1779f00/d;
L_0x177a060/d .functor AND 1, L_0x177b790, L_0x1779ae0, C4<1>, C4<1>;
L_0x177a060 .delay 1 (3,3,3) L_0x177a060/d;
L_0x177a170/d .functor OR 1, L_0x1779f00, L_0x177a060, C4<0>, C4<0>;
L_0x177a170 .delay 1 (3,3,3) L_0x177a170/d;
v0x1687e00_0 .net "a", 0 0, L_0x177b3a0;  1 drivers
v0x1687ee0_0 .net "a_out", 0 0, L_0x1779f00;  1 drivers
v0x1687fa0_0 .net "b", 0 0, L_0x177b790;  1 drivers
v0x1688070_0 .net "b_out", 0 0, L_0x177a060;  1 drivers
v0x1688130_0 .net "not_sel", 0 0, L_0x1779ce0;  1 drivers
v0x1688240_0 .net "res", 0 0, L_0x177a170;  1 drivers
v0x1688300_0 .net "sel", 0 0, L_0x1779ae0;  alias, 1 drivers
S_0x1688430 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1687940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x177a320/d .functor NOT 1, L_0x1779ae0, C4<0>, C4<0>, C4<0>;
L_0x177a320 .delay 1 (1,1,1) L_0x177a320/d;
L_0x177a430/d .functor AND 1, L_0x177b490, L_0x177a320, C4<1>, C4<1>;
L_0x177a430 .delay 1 (3,3,3) L_0x177a430/d;
L_0x177a590/d .functor AND 1, L_0x177b880, L_0x1779ae0, C4<1>, C4<1>;
L_0x177a590 .delay 1 (3,3,3) L_0x177a590/d;
L_0x177a6a0/d .functor OR 1, L_0x177a430, L_0x177a590, C4<0>, C4<0>;
L_0x177a6a0 .delay 1 (3,3,3) L_0x177a6a0/d;
v0x16886c0_0 .net "a", 0 0, L_0x177b490;  1 drivers
v0x1688780_0 .net "a_out", 0 0, L_0x177a430;  1 drivers
v0x1688840_0 .net "b", 0 0, L_0x177b880;  1 drivers
v0x1688910_0 .net "b_out", 0 0, L_0x177a590;  1 drivers
v0x16889d0_0 .net "not_sel", 0 0, L_0x177a320;  1 drivers
v0x1688ae0_0 .net "res", 0 0, L_0x177a6a0;  1 drivers
v0x1688ba0_0 .net "sel", 0 0, L_0x1779ae0;  alias, 1 drivers
S_0x1688d10 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1687940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x177a850/d .functor NOT 1, L_0x1779ae0, C4<0>, C4<0>, C4<0>;
L_0x177a850 .delay 1 (1,1,1) L_0x177a850/d;
L_0x177a960/d .functor AND 1, L_0x177b580, L_0x177a850, C4<1>, C4<1>;
L_0x177a960 .delay 1 (3,3,3) L_0x177a960/d;
L_0x177aac0/d .functor AND 1, L_0x177b970, L_0x1779ae0, C4<1>, C4<1>;
L_0x177aac0 .delay 1 (3,3,3) L_0x177aac0/d;
L_0x177abd0/d .functor OR 1, L_0x177a960, L_0x177aac0, C4<0>, C4<0>;
L_0x177abd0 .delay 1 (3,3,3) L_0x177abd0/d;
v0x1688f80_0 .net "a", 0 0, L_0x177b580;  1 drivers
v0x1689040_0 .net "a_out", 0 0, L_0x177a960;  1 drivers
v0x1689100_0 .net "b", 0 0, L_0x177b970;  1 drivers
v0x16891d0_0 .net "b_out", 0 0, L_0x177aac0;  1 drivers
v0x1689290_0 .net "not_sel", 0 0, L_0x177a850;  1 drivers
v0x16893a0_0 .net "res", 0 0, L_0x177abd0;  1 drivers
v0x1689460_0 .net "sel", 0 0, L_0x1779ae0;  alias, 1 drivers
S_0x1689580 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1687940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x177adb0/d .functor NOT 1, L_0x1779ae0, C4<0>, C4<0>, C4<0>;
L_0x177adb0 .delay 1 (1,1,1) L_0x177adb0/d;
L_0x177aec0/d .functor AND 1, L_0x177b670, L_0x177adb0, C4<1>, C4<1>;
L_0x177aec0 .delay 1 (3,3,3) L_0x177aec0/d;
L_0x177b050/d .functor AND 1, L_0x177ba60, L_0x1779ae0, C4<1>, C4<1>;
L_0x177b050 .delay 1 (3,3,3) L_0x177b050/d;
L_0x177b190/d .functor OR 1, L_0x177aec0, L_0x177b050, C4<0>, C4<0>;
L_0x177b190 .delay 1 (3,3,3) L_0x177b190/d;
v0x16897f0_0 .net "a", 0 0, L_0x177b670;  1 drivers
v0x16898d0_0 .net "a_out", 0 0, L_0x177aec0;  1 drivers
v0x1689990_0 .net "b", 0 0, L_0x177ba60;  1 drivers
v0x1689a60_0 .net "b_out", 0 0, L_0x177b050;  1 drivers
v0x1689b20_0 .net "not_sel", 0 0, L_0x177adb0;  1 drivers
v0x1689c30_0 .net "res", 0 0, L_0x177b190;  1 drivers
v0x1689cf0_0 .net "sel", 0 0, L_0x1779ae0;  alias, 1 drivers
S_0x168a240 .scope module, "mux_2_1_4b_2" "mux_2_1_4b" 20 36, 5 2 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x168c7f0_0 .net "A", 3 0, L_0x1787460;  alias, 1 drivers
v0x168c8f0_0 .net "B", 3 0, L_0x1773dc0;  alias, 1 drivers
v0x168c9b0_0 .net "RES", 3 0, L_0x17794c0;  alias, 1 drivers
v0x168ca70_0 .net "sel", 0 0, L_0x1777400;  alias, 1 drivers
L_0x1778cc0 .part L_0x1787460, 0, 1;
L_0x1778db0 .part L_0x1787460, 1, 1;
L_0x1778ea0 .part L_0x1787460, 2, 1;
L_0x1778f90 .part L_0x1787460, 3, 1;
L_0x17790b0 .part L_0x1773dc0, 0, 1;
L_0x17791a0 .part L_0x1773dc0, 1, 1;
L_0x1779290 .part L_0x1773dc0, 2, 1;
L_0x1779380 .part L_0x1773dc0, 3, 1;
L_0x17794c0 .concat [ 1 1 1 1], L_0x1777a90, L_0x1777fc0, L_0x17784f0, L_0x1778ab0;
S_0x168a490 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x168a240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1777600/d .functor NOT 1, L_0x1777400, C4<0>, C4<0>, C4<0>;
L_0x1777600 .delay 1 (1,1,1) L_0x1777600/d;
L_0x1777820/d .functor AND 1, L_0x1778cc0, L_0x1777600, C4<1>, C4<1>;
L_0x1777820 .delay 1 (3,3,3) L_0x1777820/d;
L_0x1777980/d .functor AND 1, L_0x17790b0, L_0x1777400, C4<1>, C4<1>;
L_0x1777980 .delay 1 (3,3,3) L_0x1777980/d;
L_0x1777a90/d .functor OR 1, L_0x1777820, L_0x1777980, C4<0>, C4<0>;
L_0x1777a90 .delay 1 (3,3,3) L_0x1777a90/d;
v0x168a750_0 .net "a", 0 0, L_0x1778cc0;  1 drivers
v0x168a830_0 .net "a_out", 0 0, L_0x1777820;  1 drivers
v0x168a8f0_0 .net "b", 0 0, L_0x17790b0;  1 drivers
v0x168a9c0_0 .net "b_out", 0 0, L_0x1777980;  1 drivers
v0x168aa80_0 .net "not_sel", 0 0, L_0x1777600;  1 drivers
v0x168ab90_0 .net "res", 0 0, L_0x1777a90;  1 drivers
v0x168ac50_0 .net "sel", 0 0, L_0x1777400;  alias, 1 drivers
S_0x168ad80 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x168a240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1777c40/d .functor NOT 1, L_0x1777400, C4<0>, C4<0>, C4<0>;
L_0x1777c40 .delay 1 (1,1,1) L_0x1777c40/d;
L_0x1777d50/d .functor AND 1, L_0x1778db0, L_0x1777c40, C4<1>, C4<1>;
L_0x1777d50 .delay 1 (3,3,3) L_0x1777d50/d;
L_0x1777eb0/d .functor AND 1, L_0x17791a0, L_0x1777400, C4<1>, C4<1>;
L_0x1777eb0 .delay 1 (3,3,3) L_0x1777eb0/d;
L_0x1777fc0/d .functor OR 1, L_0x1777d50, L_0x1777eb0, C4<0>, C4<0>;
L_0x1777fc0 .delay 1 (3,3,3) L_0x1777fc0/d;
v0x168b010_0 .net "a", 0 0, L_0x1778db0;  1 drivers
v0x168b0d0_0 .net "a_out", 0 0, L_0x1777d50;  1 drivers
v0x168b190_0 .net "b", 0 0, L_0x17791a0;  1 drivers
v0x168b260_0 .net "b_out", 0 0, L_0x1777eb0;  1 drivers
v0x168b320_0 .net "not_sel", 0 0, L_0x1777c40;  1 drivers
v0x168b430_0 .net "res", 0 0, L_0x1777fc0;  1 drivers
v0x168b4f0_0 .net "sel", 0 0, L_0x1777400;  alias, 1 drivers
S_0x168b660 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x168a240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1778170/d .functor NOT 1, L_0x1777400, C4<0>, C4<0>, C4<0>;
L_0x1778170 .delay 1 (1,1,1) L_0x1778170/d;
L_0x1778280/d .functor AND 1, L_0x1778ea0, L_0x1778170, C4<1>, C4<1>;
L_0x1778280 .delay 1 (3,3,3) L_0x1778280/d;
L_0x17783e0/d .functor AND 1, L_0x1779290, L_0x1777400, C4<1>, C4<1>;
L_0x17783e0 .delay 1 (3,3,3) L_0x17783e0/d;
L_0x17784f0/d .functor OR 1, L_0x1778280, L_0x17783e0, C4<0>, C4<0>;
L_0x17784f0 .delay 1 (3,3,3) L_0x17784f0/d;
v0x168b8d0_0 .net "a", 0 0, L_0x1778ea0;  1 drivers
v0x168b990_0 .net "a_out", 0 0, L_0x1778280;  1 drivers
v0x168ba50_0 .net "b", 0 0, L_0x1779290;  1 drivers
v0x168bb20_0 .net "b_out", 0 0, L_0x17783e0;  1 drivers
v0x168bbe0_0 .net "not_sel", 0 0, L_0x1778170;  1 drivers
v0x168bcf0_0 .net "res", 0 0, L_0x17784f0;  1 drivers
v0x168bdb0_0 .net "sel", 0 0, L_0x1777400;  alias, 1 drivers
S_0x168bed0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x168a240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17786d0/d .functor NOT 1, L_0x1777400, C4<0>, C4<0>, C4<0>;
L_0x17786d0 .delay 1 (1,1,1) L_0x17786d0/d;
L_0x17787e0/d .functor AND 1, L_0x1778f90, L_0x17786d0, C4<1>, C4<1>;
L_0x17787e0 .delay 1 (3,3,3) L_0x17787e0/d;
L_0x1778970/d .functor AND 1, L_0x1779380, L_0x1777400, C4<1>, C4<1>;
L_0x1778970 .delay 1 (3,3,3) L_0x1778970/d;
L_0x1778ab0/d .functor OR 1, L_0x17787e0, L_0x1778970, C4<0>, C4<0>;
L_0x1778ab0 .delay 1 (3,3,3) L_0x1778ab0/d;
v0x168c140_0 .net "a", 0 0, L_0x1778f90;  1 drivers
v0x168c220_0 .net "a_out", 0 0, L_0x17787e0;  1 drivers
v0x168c2e0_0 .net "b", 0 0, L_0x1779380;  1 drivers
v0x168c3b0_0 .net "b_out", 0 0, L_0x1778970;  1 drivers
v0x168c470_0 .net "not_sel", 0 0, L_0x17786d0;  1 drivers
v0x168c580_0 .net "res", 0 0, L_0x1778ab0;  1 drivers
v0x168c640_0 .net "sel", 0 0, L_0x1777400;  alias, 1 drivers
S_0x168cbc0 .scope module, "mux_2_1_4b_3" "mux_2_1_4b" 20 30, 5 2 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x168f160_0 .net "A", 3 0, L_0x1782c70;  alias, 1 drivers
v0x168f260_0 .net "B", 3 0, L_0x1773dc0;  alias, 1 drivers
v0x168f3b0_0 .net "RES", 3 0, L_0x1776de0;  alias, 1 drivers
v0x168f470_0 .net "sel", 0 0, L_0x1774bd0;  alias, 1 drivers
L_0x1776490 .part L_0x1782c70, 0, 1;
L_0x1776580 .part L_0x1782c70, 1, 1;
L_0x1776670 .part L_0x1782c70, 2, 1;
L_0x1776760 .part L_0x1782c70, 3, 1;
L_0x1776880 .part L_0x1773dc0, 0, 1;
L_0x1776a80 .part L_0x1773dc0, 1, 1;
L_0x1776bb0 .part L_0x1773dc0, 2, 1;
L_0x1776ca0 .part L_0x1773dc0, 3, 1;
L_0x1776de0 .concat [ 1 1 1 1], L_0x1775260, L_0x1775790, L_0x1775cc0, L_0x1776280;
S_0x168ce50 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x168cbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1774dd0/d .functor NOT 1, L_0x1774bd0, C4<0>, C4<0>, C4<0>;
L_0x1774dd0 .delay 1 (1,1,1) L_0x1774dd0/d;
L_0x1774ff0/d .functor AND 1, L_0x1776490, L_0x1774dd0, C4<1>, C4<1>;
L_0x1774ff0 .delay 1 (3,3,3) L_0x1774ff0/d;
L_0x1775150/d .functor AND 1, L_0x1776880, L_0x1774bd0, C4<1>, C4<1>;
L_0x1775150 .delay 1 (3,3,3) L_0x1775150/d;
L_0x1775260/d .functor OR 1, L_0x1774ff0, L_0x1775150, C4<0>, C4<0>;
L_0x1775260 .delay 1 (3,3,3) L_0x1775260/d;
v0x168d0c0_0 .net "a", 0 0, L_0x1776490;  1 drivers
v0x168d1a0_0 .net "a_out", 0 0, L_0x1774ff0;  1 drivers
v0x168d260_0 .net "b", 0 0, L_0x1776880;  1 drivers
v0x168d330_0 .net "b_out", 0 0, L_0x1775150;  1 drivers
v0x168d3f0_0 .net "not_sel", 0 0, L_0x1774dd0;  1 drivers
v0x168d500_0 .net "res", 0 0, L_0x1775260;  1 drivers
v0x168d5c0_0 .net "sel", 0 0, L_0x1774bd0;  alias, 1 drivers
S_0x168d6f0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x168cbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1775410/d .functor NOT 1, L_0x1774bd0, C4<0>, C4<0>, C4<0>;
L_0x1775410 .delay 1 (1,1,1) L_0x1775410/d;
L_0x1775520/d .functor AND 1, L_0x1776580, L_0x1775410, C4<1>, C4<1>;
L_0x1775520 .delay 1 (3,3,3) L_0x1775520/d;
L_0x1775680/d .functor AND 1, L_0x1776a80, L_0x1774bd0, C4<1>, C4<1>;
L_0x1775680 .delay 1 (3,3,3) L_0x1775680/d;
L_0x1775790/d .functor OR 1, L_0x1775520, L_0x1775680, C4<0>, C4<0>;
L_0x1775790 .delay 1 (3,3,3) L_0x1775790/d;
v0x168d980_0 .net "a", 0 0, L_0x1776580;  1 drivers
v0x168da40_0 .net "a_out", 0 0, L_0x1775520;  1 drivers
v0x168db00_0 .net "b", 0 0, L_0x1776a80;  1 drivers
v0x168dbd0_0 .net "b_out", 0 0, L_0x1775680;  1 drivers
v0x168dc90_0 .net "not_sel", 0 0, L_0x1775410;  1 drivers
v0x168dda0_0 .net "res", 0 0, L_0x1775790;  1 drivers
v0x168de60_0 .net "sel", 0 0, L_0x1774bd0;  alias, 1 drivers
S_0x168dfd0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x168cbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1775940/d .functor NOT 1, L_0x1774bd0, C4<0>, C4<0>, C4<0>;
L_0x1775940 .delay 1 (1,1,1) L_0x1775940/d;
L_0x1775a50/d .functor AND 1, L_0x1776670, L_0x1775940, C4<1>, C4<1>;
L_0x1775a50 .delay 1 (3,3,3) L_0x1775a50/d;
L_0x1775bb0/d .functor AND 1, L_0x1776bb0, L_0x1774bd0, C4<1>, C4<1>;
L_0x1775bb0 .delay 1 (3,3,3) L_0x1775bb0/d;
L_0x1775cc0/d .functor OR 1, L_0x1775a50, L_0x1775bb0, C4<0>, C4<0>;
L_0x1775cc0 .delay 1 (3,3,3) L_0x1775cc0/d;
v0x168e240_0 .net "a", 0 0, L_0x1776670;  1 drivers
v0x168e300_0 .net "a_out", 0 0, L_0x1775a50;  1 drivers
v0x168e3c0_0 .net "b", 0 0, L_0x1776bb0;  1 drivers
v0x168e490_0 .net "b_out", 0 0, L_0x1775bb0;  1 drivers
v0x168e550_0 .net "not_sel", 0 0, L_0x1775940;  1 drivers
v0x168e660_0 .net "res", 0 0, L_0x1775cc0;  1 drivers
v0x168e720_0 .net "sel", 0 0, L_0x1774bd0;  alias, 1 drivers
S_0x168e840 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x168cbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1775ea0/d .functor NOT 1, L_0x1774bd0, C4<0>, C4<0>, C4<0>;
L_0x1775ea0 .delay 1 (1,1,1) L_0x1775ea0/d;
L_0x1775fb0/d .functor AND 1, L_0x1776760, L_0x1775ea0, C4<1>, C4<1>;
L_0x1775fb0 .delay 1 (3,3,3) L_0x1775fb0/d;
L_0x1776140/d .functor AND 1, L_0x1776ca0, L_0x1774bd0, C4<1>, C4<1>;
L_0x1776140 .delay 1 (3,3,3) L_0x1776140/d;
L_0x1776280/d .functor OR 1, L_0x1775fb0, L_0x1776140, C4<0>, C4<0>;
L_0x1776280 .delay 1 (3,3,3) L_0x1776280/d;
v0x168eab0_0 .net "a", 0 0, L_0x1776760;  1 drivers
v0x168eb90_0 .net "a_out", 0 0, L_0x1775fb0;  1 drivers
v0x168ec50_0 .net "b", 0 0, L_0x1776ca0;  1 drivers
v0x168ed20_0 .net "b_out", 0 0, L_0x1776140;  1 drivers
v0x168ede0_0 .net "not_sel", 0 0, L_0x1775ea0;  1 drivers
v0x168eef0_0 .net "res", 0 0, L_0x1776280;  1 drivers
v0x168efb0_0 .net "sel", 0 0, L_0x1774bd0;  alias, 1 drivers
S_0x168f5c0 .scope module, "mux_4_1_4b_0" "mux_4_1_4b" 20 57, 22 2 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x16988f0_0 .net "A", 3 0, L_0x1790740;  alias, 1 drivers
v0x1698a00_0 .net "B", 3 0, L_0x178beb0;  alias, 1 drivers
v0x1698ad0_0 .net "C", 3 0, L_0x1787460;  alias, 1 drivers
v0x1698bd0_0 .net "D", 3 0, L_0x1782c70;  alias, 1 drivers
v0x1698ca0_0 .net "RES", 3 0, L_0x1795a20;  alias, 1 drivers
v0x1698d90_0 .net "sel0", 0 0, L_0x1795bf0;  1 drivers
v0x1698e30_0 .net "sel1", 0 0, L_0x1795ac0;  1 drivers
L_0x1794db0 .part L_0x1790740, 0, 1;
L_0x1794e50 .part L_0x1790740, 1, 1;
L_0x1794ef0 .part L_0x1790740, 2, 1;
L_0x1794f90 .part L_0x1790740, 3, 1;
L_0x1795030 .part L_0x178beb0, 0, 1;
L_0x17950d0 .part L_0x178beb0, 1, 1;
L_0x17951b0 .part L_0x178beb0, 2, 1;
L_0x1795250 .part L_0x178beb0, 3, 1;
L_0x1795340 .part L_0x1787460, 0, 1;
L_0x17953e0 .part L_0x1787460, 1, 1;
L_0x17954e0 .part L_0x1787460, 2, 1;
L_0x1795580 .part L_0x1787460, 3, 1;
L_0x1795690 .part L_0x1782c70, 0, 1;
L_0x1795730 .part L_0x1782c70, 1, 1;
L_0x1795850 .part L_0x1782c70, 2, 1;
L_0x17958f0 .part L_0x1782c70, 3, 1;
L_0x1795a20 .concat [ 1 1 1 1], L_0x17916d0, L_0x1792870, L_0x1793a10, L_0x1794bb0;
S_0x168f750 .scope module, "mux_4_1_1b_0[0]" "mux_4_1_1b" 22 10, 14 2 0, S_0x168f5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16913c0_0 .net "a", 0 0, L_0x1794db0;  1 drivers
v0x1691480_0 .net "ab_out", 0 0, L_0x1790b50;  1 drivers
v0x1691570_0 .net "b", 0 0, L_0x1795030;  1 drivers
v0x1691640_0 .net "c", 0 0, L_0x1795340;  1 drivers
v0x1691710_0 .net "cd_out", 0 0, L_0x1791120;  1 drivers
v0x1691850_0 .net "d", 0 0, L_0x1795690;  1 drivers
v0x16918f0_0 .net "res", 0 0, L_0x17916d0;  1 drivers
v0x1691990_0 .net "sel0", 0 0, L_0x1795bf0;  alias, 1 drivers
v0x1691a80_0 .net "sel1", 0 0, L_0x1795ac0;  alias, 1 drivers
S_0x168fa10 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x168f750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17908c0/d .functor NOT 1, L_0x1795bf0, C4<0>, C4<0>, C4<0>;
L_0x17908c0 .delay 1 (1,1,1) L_0x17908c0/d;
L_0x1790980/d .functor AND 1, L_0x1794db0, L_0x17908c0, C4<1>, C4<1>;
L_0x1790980 .delay 1 (3,3,3) L_0x1790980/d;
L_0x1790a40/d .functor AND 1, L_0x1795030, L_0x1795bf0, C4<1>, C4<1>;
L_0x1790a40 .delay 1 (3,3,3) L_0x1790a40/d;
L_0x1790b50/d .functor OR 1, L_0x1790980, L_0x1790a40, C4<0>, C4<0>;
L_0x1790b50 .delay 1 (3,3,3) L_0x1790b50/d;
v0x168fc80_0 .net "a", 0 0, L_0x1794db0;  alias, 1 drivers
v0x168fd60_0 .net "a_out", 0 0, L_0x1790980;  1 drivers
v0x168fe20_0 .net "b", 0 0, L_0x1795030;  alias, 1 drivers
v0x168fef0_0 .net "b_out", 0 0, L_0x1790a40;  1 drivers
v0x168ffb0_0 .net "not_sel", 0 0, L_0x17908c0;  1 drivers
v0x16900c0_0 .net "res", 0 0, L_0x1790b50;  alias, 1 drivers
v0x1690180_0 .net "sel", 0 0, L_0x1795bf0;  alias, 1 drivers
S_0x16902c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x168f750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1790d00/d .functor NOT 1, L_0x1795bf0, C4<0>, C4<0>, C4<0>;
L_0x1790d00 .delay 1 (1,1,1) L_0x1790d00/d;
L_0x1790e10/d .functor AND 1, L_0x1795340, L_0x1790d00, C4<1>, C4<1>;
L_0x1790e10 .delay 1 (3,3,3) L_0x1790e10/d;
L_0x1790fc0/d .functor AND 1, L_0x1795690, L_0x1795bf0, C4<1>, C4<1>;
L_0x1790fc0 .delay 1 (3,3,3) L_0x1790fc0/d;
L_0x1791120/d .functor OR 1, L_0x1790e10, L_0x1790fc0, C4<0>, C4<0>;
L_0x1791120 .delay 1 (3,3,3) L_0x1791120/d;
v0x1690530_0 .net "a", 0 0, L_0x1795340;  alias, 1 drivers
v0x16905f0_0 .net "a_out", 0 0, L_0x1790e10;  1 drivers
v0x16906b0_0 .net "b", 0 0, L_0x1795690;  alias, 1 drivers
v0x1690780_0 .net "b_out", 0 0, L_0x1790fc0;  1 drivers
v0x1690840_0 .net "not_sel", 0 0, L_0x1790d00;  1 drivers
v0x1690950_0 .net "res", 0 0, L_0x1791120;  alias, 1 drivers
v0x1690a10_0 .net "sel", 0 0, L_0x1795bf0;  alias, 1 drivers
S_0x1690b40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x168f750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17912d0/d .functor NOT 1, L_0x1795ac0, C4<0>, C4<0>, C4<0>;
L_0x17912d0 .delay 1 (1,1,1) L_0x17912d0/d;
L_0x17913e0/d .functor AND 1, L_0x1790b50, L_0x17912d0, C4<1>, C4<1>;
L_0x17913e0 .delay 1 (3,3,3) L_0x17913e0/d;
L_0x1791580/d .functor AND 1, L_0x1791120, L_0x1795ac0, C4<1>, C4<1>;
L_0x1791580 .delay 1 (3,3,3) L_0x1791580/d;
L_0x17916d0/d .functor OR 1, L_0x17913e0, L_0x1791580, C4<0>, C4<0>;
L_0x17916d0 .delay 1 (3,3,3) L_0x17916d0/d;
v0x1690dc0_0 .net "a", 0 0, L_0x1790b50;  alias, 1 drivers
v0x1690e90_0 .net "a_out", 0 0, L_0x17913e0;  1 drivers
v0x1690f30_0 .net "b", 0 0, L_0x1791120;  alias, 1 drivers
v0x1691030_0 .net "b_out", 0 0, L_0x1791580;  1 drivers
v0x16910d0_0 .net "not_sel", 0 0, L_0x17912d0;  1 drivers
v0x16911c0_0 .net "res", 0 0, L_0x17916d0;  alias, 1 drivers
v0x1691280_0 .net "sel", 0 0, L_0x1795ac0;  alias, 1 drivers
S_0x1691bf0 .scope module, "mux_4_1_1b_0[1]" "mux_4_1_1b" 22 10, 14 2 0, S_0x168f5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1693870_0 .net "a", 0 0, L_0x1794e50;  1 drivers
v0x1693930_0 .net "ab_out", 0 0, L_0x1791cf0;  1 drivers
v0x1693a20_0 .net "b", 0 0, L_0x17950d0;  1 drivers
v0x1693ac0_0 .net "c", 0 0, L_0x17953e0;  1 drivers
v0x1693b90_0 .net "cd_out", 0 0, L_0x17922c0;  1 drivers
v0x1693cd0_0 .net "d", 0 0, L_0x1795730;  1 drivers
v0x1693d70_0 .net "res", 0 0, L_0x1792870;  1 drivers
v0x1693e10_0 .net "sel0", 0 0, L_0x1795bf0;  alias, 1 drivers
v0x1693eb0_0 .net "sel1", 0 0, L_0x1795ac0;  alias, 1 drivers
S_0x1691e70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1691bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17918d0/d .functor NOT 1, L_0x1795bf0, C4<0>, C4<0>, C4<0>;
L_0x17918d0 .delay 1 (1,1,1) L_0x17918d0/d;
L_0x17919e0/d .functor AND 1, L_0x1794e50, L_0x17918d0, C4<1>, C4<1>;
L_0x17919e0 .delay 1 (3,3,3) L_0x17919e0/d;
L_0x1791b90/d .functor AND 1, L_0x17950d0, L_0x1795bf0, C4<1>, C4<1>;
L_0x1791b90 .delay 1 (3,3,3) L_0x1791b90/d;
L_0x1791cf0/d .functor OR 1, L_0x17919e0, L_0x1791b90, C4<0>, C4<0>;
L_0x1791cf0 .delay 1 (3,3,3) L_0x1791cf0/d;
v0x16920f0_0 .net "a", 0 0, L_0x1794e50;  alias, 1 drivers
v0x16921d0_0 .net "a_out", 0 0, L_0x17919e0;  1 drivers
v0x1692290_0 .net "b", 0 0, L_0x17950d0;  alias, 1 drivers
v0x1692360_0 .net "b_out", 0 0, L_0x1791b90;  1 drivers
v0x1692420_0 .net "not_sel", 0 0, L_0x17918d0;  1 drivers
v0x1692530_0 .net "res", 0 0, L_0x1791cf0;  alias, 1 drivers
v0x16925f0_0 .net "sel", 0 0, L_0x1795bf0;  alias, 1 drivers
S_0x1692710 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1691bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1791ea0/d .functor NOT 1, L_0x1795bf0, C4<0>, C4<0>, C4<0>;
L_0x1791ea0 .delay 1 (1,1,1) L_0x1791ea0/d;
L_0x1791fb0/d .functor AND 1, L_0x17953e0, L_0x1791ea0, C4<1>, C4<1>;
L_0x1791fb0 .delay 1 (3,3,3) L_0x1791fb0/d;
L_0x1792160/d .functor AND 1, L_0x1795730, L_0x1795bf0, C4<1>, C4<1>;
L_0x1792160 .delay 1 (3,3,3) L_0x1792160/d;
L_0x17922c0/d .functor OR 1, L_0x1791fb0, L_0x1792160, C4<0>, C4<0>;
L_0x17922c0 .delay 1 (3,3,3) L_0x17922c0/d;
v0x1692980_0 .net "a", 0 0, L_0x17953e0;  alias, 1 drivers
v0x1692a40_0 .net "a_out", 0 0, L_0x1791fb0;  1 drivers
v0x1692b00_0 .net "b", 0 0, L_0x1795730;  alias, 1 drivers
v0x1692bd0_0 .net "b_out", 0 0, L_0x1792160;  1 drivers
v0x1692c90_0 .net "not_sel", 0 0, L_0x1791ea0;  1 drivers
v0x1692da0_0 .net "res", 0 0, L_0x17922c0;  alias, 1 drivers
v0x1692e60_0 .net "sel", 0 0, L_0x1795bf0;  alias, 1 drivers
S_0x1693010 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1691bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1792470/d .functor NOT 1, L_0x1795ac0, C4<0>, C4<0>, C4<0>;
L_0x1792470 .delay 1 (1,1,1) L_0x1792470/d;
L_0x1792580/d .functor AND 1, L_0x1791cf0, L_0x1792470, C4<1>, C4<1>;
L_0x1792580 .delay 1 (3,3,3) L_0x1792580/d;
L_0x1792720/d .functor AND 1, L_0x17922c0, L_0x1795ac0, C4<1>, C4<1>;
L_0x1792720 .delay 1 (3,3,3) L_0x1792720/d;
L_0x1792870/d .functor OR 1, L_0x1792580, L_0x1792720, C4<0>, C4<0>;
L_0x1792870 .delay 1 (3,3,3) L_0x1792870/d;
v0x1693240_0 .net "a", 0 0, L_0x1791cf0;  alias, 1 drivers
v0x1693310_0 .net "a_out", 0 0, L_0x1792580;  1 drivers
v0x16933b0_0 .net "b", 0 0, L_0x17922c0;  alias, 1 drivers
v0x16934b0_0 .net "b_out", 0 0, L_0x1792720;  1 drivers
v0x1693550_0 .net "not_sel", 0 0, L_0x1792470;  1 drivers
v0x1693640_0 .net "res", 0 0, L_0x1792870;  alias, 1 drivers
v0x1693700_0 .net "sel", 0 0, L_0x1795ac0;  alias, 1 drivers
S_0x1694040 .scope module, "mux_4_1_1b_0[2]" "mux_4_1_1b" 22 10, 14 2 0, S_0x168f5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1695cd0_0 .net "a", 0 0, L_0x1794ef0;  1 drivers
v0x1695d90_0 .net "ab_out", 0 0, L_0x1792e90;  1 drivers
v0x1695e30_0 .net "b", 0 0, L_0x17951b0;  1 drivers
v0x1695f00_0 .net "c", 0 0, L_0x17954e0;  1 drivers
v0x1695fd0_0 .net "cd_out", 0 0, L_0x1793460;  1 drivers
v0x1696110_0 .net "d", 0 0, L_0x1795850;  1 drivers
v0x16961b0_0 .net "res", 0 0, L_0x1793a10;  1 drivers
v0x1696250_0 .net "sel0", 0 0, L_0x1795bf0;  alias, 1 drivers
v0x1696400_0 .net "sel1", 0 0, L_0x1795ac0;  alias, 1 drivers
S_0x16942d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1694040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1792a70/d .functor NOT 1, L_0x1795bf0, C4<0>, C4<0>, C4<0>;
L_0x1792a70 .delay 1 (1,1,1) L_0x1792a70/d;
L_0x1792b80/d .functor AND 1, L_0x1794ef0, L_0x1792a70, C4<1>, C4<1>;
L_0x1792b80 .delay 1 (3,3,3) L_0x1792b80/d;
L_0x1792d30/d .functor AND 1, L_0x17951b0, L_0x1795bf0, C4<1>, C4<1>;
L_0x1792d30 .delay 1 (3,3,3) L_0x1792d30/d;
L_0x1792e90/d .functor OR 1, L_0x1792b80, L_0x1792d30, C4<0>, C4<0>;
L_0x1792e90 .delay 1 (3,3,3) L_0x1792e90/d;
v0x1694550_0 .net "a", 0 0, L_0x1794ef0;  alias, 1 drivers
v0x1694630_0 .net "a_out", 0 0, L_0x1792b80;  1 drivers
v0x16946f0_0 .net "b", 0 0, L_0x17951b0;  alias, 1 drivers
v0x16947c0_0 .net "b_out", 0 0, L_0x1792d30;  1 drivers
v0x1694880_0 .net "not_sel", 0 0, L_0x1792a70;  1 drivers
v0x1694990_0 .net "res", 0 0, L_0x1792e90;  alias, 1 drivers
v0x1694a50_0 .net "sel", 0 0, L_0x1795bf0;  alias, 1 drivers
S_0x1694b70 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1694040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1793040/d .functor NOT 1, L_0x1795bf0, C4<0>, C4<0>, C4<0>;
L_0x1793040 .delay 1 (1,1,1) L_0x1793040/d;
L_0x1793150/d .functor AND 1, L_0x17954e0, L_0x1793040, C4<1>, C4<1>;
L_0x1793150 .delay 1 (3,3,3) L_0x1793150/d;
L_0x1793300/d .functor AND 1, L_0x1795850, L_0x1795bf0, C4<1>, C4<1>;
L_0x1793300 .delay 1 (3,3,3) L_0x1793300/d;
L_0x1793460/d .functor OR 1, L_0x1793150, L_0x1793300, C4<0>, C4<0>;
L_0x1793460 .delay 1 (3,3,3) L_0x1793460/d;
v0x1694de0_0 .net "a", 0 0, L_0x17954e0;  alias, 1 drivers
v0x1694ea0_0 .net "a_out", 0 0, L_0x1793150;  1 drivers
v0x1694f60_0 .net "b", 0 0, L_0x1795850;  alias, 1 drivers
v0x1695030_0 .net "b_out", 0 0, L_0x1793300;  1 drivers
v0x16950f0_0 .net "not_sel", 0 0, L_0x1793040;  1 drivers
v0x1695200_0 .net "res", 0 0, L_0x1793460;  alias, 1 drivers
v0x16952c0_0 .net "sel", 0 0, L_0x1795bf0;  alias, 1 drivers
S_0x16953e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1694040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1793610/d .functor NOT 1, L_0x1795ac0, C4<0>, C4<0>, C4<0>;
L_0x1793610 .delay 1 (1,1,1) L_0x1793610/d;
L_0x1793720/d .functor AND 1, L_0x1792e90, L_0x1793610, C4<1>, C4<1>;
L_0x1793720 .delay 1 (3,3,3) L_0x1793720/d;
L_0x17938c0/d .functor AND 1, L_0x1793460, L_0x1795ac0, C4<1>, C4<1>;
L_0x17938c0 .delay 1 (3,3,3) L_0x17938c0/d;
L_0x1793a10/d .functor OR 1, L_0x1793720, L_0x17938c0, C4<0>, C4<0>;
L_0x1793a10 .delay 1 (3,3,3) L_0x1793a10/d;
v0x1695660_0 .net "a", 0 0, L_0x1792e90;  alias, 1 drivers
v0x1695730_0 .net "a_out", 0 0, L_0x1793720;  1 drivers
v0x16957d0_0 .net "b", 0 0, L_0x1793460;  alias, 1 drivers
v0x16958d0_0 .net "b_out", 0 0, L_0x17938c0;  1 drivers
v0x1695970_0 .net "not_sel", 0 0, L_0x1793610;  1 drivers
v0x1695a60_0 .net "res", 0 0, L_0x1793a10;  alias, 1 drivers
v0x1695b20_0 .net "sel", 0 0, L_0x1795ac0;  alias, 1 drivers
S_0x1696500 .scope module, "mux_4_1_1b_0[3]" "mux_4_1_1b" 22 10, 14 2 0, S_0x168f5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16980f0_0 .net "a", 0 0, L_0x1794f90;  1 drivers
v0x16981b0_0 .net "ab_out", 0 0, L_0x1794030;  1 drivers
v0x16982a0_0 .net "b", 0 0, L_0x1795250;  1 drivers
v0x1698370_0 .net "c", 0 0, L_0x1795580;  1 drivers
v0x1698440_0 .net "cd_out", 0 0, L_0x1794600;  1 drivers
v0x1698580_0 .net "d", 0 0, L_0x17958f0;  1 drivers
v0x1698620_0 .net "res", 0 0, L_0x1794bb0;  1 drivers
v0x16986c0_0 .net "sel0", 0 0, L_0x1795bf0;  alias, 1 drivers
v0x1698760_0 .net "sel1", 0 0, L_0x1795ac0;  alias, 1 drivers
S_0x1696760 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1696500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1793c10/d .functor NOT 1, L_0x1795bf0, C4<0>, C4<0>, C4<0>;
L_0x1793c10 .delay 1 (1,1,1) L_0x1793c10/d;
L_0x1793d20/d .functor AND 1, L_0x1794f90, L_0x1793c10, C4<1>, C4<1>;
L_0x1793d20 .delay 1 (3,3,3) L_0x1793d20/d;
L_0x1793ed0/d .functor AND 1, L_0x1795250, L_0x1795bf0, C4<1>, C4<1>;
L_0x1793ed0 .delay 1 (3,3,3) L_0x1793ed0/d;
L_0x1794030/d .functor OR 1, L_0x1793d20, L_0x1793ed0, C4<0>, C4<0>;
L_0x1794030 .delay 1 (3,3,3) L_0x1794030/d;
v0x1696a00_0 .net "a", 0 0, L_0x1794f90;  alias, 1 drivers
v0x1696ae0_0 .net "a_out", 0 0, L_0x1793d20;  1 drivers
v0x1696ba0_0 .net "b", 0 0, L_0x1795250;  alias, 1 drivers
v0x1696c70_0 .net "b_out", 0 0, L_0x1793ed0;  1 drivers
v0x1696d30_0 .net "not_sel", 0 0, L_0x1793c10;  1 drivers
v0x1696e40_0 .net "res", 0 0, L_0x1794030;  alias, 1 drivers
v0x1696f00_0 .net "sel", 0 0, L_0x1795bf0;  alias, 1 drivers
S_0x1697020 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1696500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17941e0/d .functor NOT 1, L_0x1795bf0, C4<0>, C4<0>, C4<0>;
L_0x17941e0 .delay 1 (1,1,1) L_0x17941e0/d;
L_0x17942f0/d .functor AND 1, L_0x1795580, L_0x17941e0, C4<1>, C4<1>;
L_0x17942f0 .delay 1 (3,3,3) L_0x17942f0/d;
L_0x17944a0/d .functor AND 1, L_0x17958f0, L_0x1795bf0, C4<1>, C4<1>;
L_0x17944a0 .delay 1 (3,3,3) L_0x17944a0/d;
L_0x1794600/d .functor OR 1, L_0x17942f0, L_0x17944a0, C4<0>, C4<0>;
L_0x1794600 .delay 1 (3,3,3) L_0x1794600/d;
v0x1697290_0 .net "a", 0 0, L_0x1795580;  alias, 1 drivers
v0x1697350_0 .net "a_out", 0 0, L_0x17942f0;  1 drivers
v0x1697410_0 .net "b", 0 0, L_0x17958f0;  alias, 1 drivers
v0x16974e0_0 .net "b_out", 0 0, L_0x17944a0;  1 drivers
v0x16975a0_0 .net "not_sel", 0 0, L_0x17941e0;  1 drivers
v0x16976b0_0 .net "res", 0 0, L_0x1794600;  alias, 1 drivers
v0x1697770_0 .net "sel", 0 0, L_0x1795bf0;  alias, 1 drivers
S_0x1697890 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1696500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17947b0/d .functor NOT 1, L_0x1795ac0, C4<0>, C4<0>, C4<0>;
L_0x17947b0 .delay 1 (1,1,1) L_0x17947b0/d;
L_0x17948c0/d .functor AND 1, L_0x1794030, L_0x17947b0, C4<1>, C4<1>;
L_0x17948c0 .delay 1 (3,3,3) L_0x17948c0/d;
L_0x1794a60/d .functor AND 1, L_0x1794600, L_0x1795ac0, C4<1>, C4<1>;
L_0x1794a60 .delay 1 (3,3,3) L_0x1794a60/d;
L_0x1794bb0/d .functor OR 1, L_0x17948c0, L_0x1794a60, C4<0>, C4<0>;
L_0x1794bb0 .delay 1 (3,3,3) L_0x1794bb0/d;
v0x1697b10_0 .net "a", 0 0, L_0x1794030;  alias, 1 drivers
v0x1697be0_0 .net "a_out", 0 0, L_0x17948c0;  1 drivers
v0x1697c80_0 .net "b", 0 0, L_0x1794600;  alias, 1 drivers
v0x1697d80_0 .net "b_out", 0 0, L_0x1794a60;  1 drivers
v0x1697e20_0 .net "not_sel", 0 0, L_0x17947b0;  1 drivers
v0x1697f10_0 .net "res", 0 0, L_0x1794bb0;  alias, 1 drivers
v0x1697fd0_0 .net "sel", 0 0, L_0x1795ac0;  alias, 1 drivers
S_0x16990a0 .scope module, "mux_4_1_4b_1" "mux_4_1_4b" 20 59, 22 2 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x16a2460_0 .net "A", 3 0, L_0x1790740;  alias, 1 drivers
v0x16a2540_0 .net "B", 3 0, L_0x178beb0;  alias, 1 drivers
v0x16a2650_0 .net "C", 3 0, L_0x1787460;  alias, 1 drivers
v0x16a2740_0 .net "D", 3 0, L_0x1782c70;  alias, 1 drivers
v0x16a2850_0 .net "RES", 3 0, L_0x179b880;  alias, 1 drivers
v0x16a29b0_0 .net "sel0", 0 0, L_0x179ba50;  1 drivers
v0x16a2a50_0 .net "sel1", 0 0, L_0x179b920;  1 drivers
L_0x179a620 .part L_0x1790740, 0, 1;
L_0x179a8d0 .part L_0x1790740, 1, 1;
L_0x179a970 .part L_0x1790740, 2, 1;
L_0x179aa10 .part L_0x1790740, 3, 1;
L_0x179aab0 .part L_0x178beb0, 0, 1;
L_0x179ad60 .part L_0x178beb0, 1, 1;
L_0x179ae00 .part L_0x178beb0, 2, 1;
L_0x179aea0 .part L_0x178beb0, 3, 1;
L_0x179af90 .part L_0x1787460, 0, 1;
L_0x17776c0 .part L_0x1787460, 1, 1;
L_0x179b240 .part L_0x1787460, 2, 1;
L_0x179b2e0 .part L_0x1787460, 3, 1;
L_0x179b380 .part L_0x1782c70, 0, 1;
L_0x1774e90 .part L_0x1782c70, 1, 1;
L_0x179b6b0 .part L_0x1782c70, 2, 1;
L_0x179b750 .part L_0x1782c70, 3, 1;
L_0x179b880 .concat [ 1 1 1 1], L_0x1796d30, L_0x1797ed0, L_0x1799070, L_0x179a420;
S_0x1699330 .scope module, "mux_4_1_1b_0[0]" "mux_4_1_1b" 22 10, 14 2 0, S_0x16990a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x169afc0_0 .net "a", 0 0, L_0x179a620;  1 drivers
v0x169b080_0 .net "ab_out", 0 0, L_0x1795fa0;  1 drivers
v0x169b170_0 .net "b", 0 0, L_0x179aab0;  1 drivers
v0x169b240_0 .net "c", 0 0, L_0x179af90;  1 drivers
v0x169b310_0 .net "cd_out", 0 0, L_0x1796780;  1 drivers
v0x169b450_0 .net "d", 0 0, L_0x179b380;  1 drivers
v0x169b4f0_0 .net "res", 0 0, L_0x1796d30;  1 drivers
v0x169b590_0 .net "sel0", 0 0, L_0x179ba50;  alias, 1 drivers
v0x169b680_0 .net "sel1", 0 0, L_0x179b920;  alias, 1 drivers
S_0x1699640 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1699330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1795620/d .functor NOT 1, L_0x179ba50, C4<0>, C4<0>, C4<0>;
L_0x1795620 .delay 1 (1,1,1) L_0x1795620/d;
L_0x1795ce0/d .functor AND 1, L_0x179a620, L_0x1795620, C4<1>, C4<1>;
L_0x1795ce0 .delay 1 (3,3,3) L_0x1795ce0/d;
L_0x1795e40/d .functor AND 1, L_0x179aab0, L_0x179ba50, C4<1>, C4<1>;
L_0x1795e40 .delay 1 (3,3,3) L_0x1795e40/d;
L_0x1795fa0/d .functor OR 1, L_0x1795ce0, L_0x1795e40, C4<0>, C4<0>;
L_0x1795fa0 .delay 1 (3,3,3) L_0x1795fa0/d;
v0x16998b0_0 .net "a", 0 0, L_0x179a620;  alias, 1 drivers
v0x1699990_0 .net "a_out", 0 0, L_0x1795ce0;  1 drivers
v0x1699a50_0 .net "b", 0 0, L_0x179aab0;  alias, 1 drivers
v0x1699af0_0 .net "b_out", 0 0, L_0x1795e40;  1 drivers
v0x1699bb0_0 .net "not_sel", 0 0, L_0x1795620;  1 drivers
v0x1699cc0_0 .net "res", 0 0, L_0x1795fa0;  alias, 1 drivers
v0x1699d80_0 .net "sel", 0 0, L_0x179ba50;  alias, 1 drivers
S_0x1699ec0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1699330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1796150/d .functor NOT 1, L_0x179ba50, C4<0>, C4<0>, C4<0>;
L_0x1796150 .delay 1 (1,1,1) L_0x1796150/d;
L_0x1796260/d .functor AND 1, L_0x179af90, L_0x1796150, C4<1>, C4<1>;
L_0x1796260 .delay 1 (3,3,3) L_0x1796260/d;
L_0x1796410/d .functor AND 1, L_0x179b380, L_0x179ba50, C4<1>, C4<1>;
L_0x1796410 .delay 1 (3,3,3) L_0x1796410/d;
L_0x1796780/d .functor OR 1, L_0x1796260, L_0x1796410, C4<0>, C4<0>;
L_0x1796780 .delay 1 (3,3,3) L_0x1796780/d;
v0x169a130_0 .net "a", 0 0, L_0x179af90;  alias, 1 drivers
v0x169a1f0_0 .net "a_out", 0 0, L_0x1796260;  1 drivers
v0x169a2b0_0 .net "b", 0 0, L_0x179b380;  alias, 1 drivers
v0x169a380_0 .net "b_out", 0 0, L_0x1796410;  1 drivers
v0x169a440_0 .net "not_sel", 0 0, L_0x1796150;  1 drivers
v0x169a550_0 .net "res", 0 0, L_0x1796780;  alias, 1 drivers
v0x169a610_0 .net "sel", 0 0, L_0x179ba50;  alias, 1 drivers
S_0x169a740 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1699330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1796930/d .functor NOT 1, L_0x179b920, C4<0>, C4<0>, C4<0>;
L_0x1796930 .delay 1 (1,1,1) L_0x1796930/d;
L_0x1796a40/d .functor AND 1, L_0x1795fa0, L_0x1796930, C4<1>, C4<1>;
L_0x1796a40 .delay 1 (3,3,3) L_0x1796a40/d;
L_0x1796be0/d .functor AND 1, L_0x1796780, L_0x179b920, C4<1>, C4<1>;
L_0x1796be0 .delay 1 (3,3,3) L_0x1796be0/d;
L_0x1796d30/d .functor OR 1, L_0x1796a40, L_0x1796be0, C4<0>, C4<0>;
L_0x1796d30 .delay 1 (3,3,3) L_0x1796d30/d;
v0x169a9c0_0 .net "a", 0 0, L_0x1795fa0;  alias, 1 drivers
v0x169aa90_0 .net "a_out", 0 0, L_0x1796a40;  1 drivers
v0x169ab30_0 .net "b", 0 0, L_0x1796780;  alias, 1 drivers
v0x169ac30_0 .net "b_out", 0 0, L_0x1796be0;  1 drivers
v0x169acd0_0 .net "not_sel", 0 0, L_0x1796930;  1 drivers
v0x169adc0_0 .net "res", 0 0, L_0x1796d30;  alias, 1 drivers
v0x169ae80_0 .net "sel", 0 0, L_0x179b920;  alias, 1 drivers
S_0x169b760 .scope module, "mux_4_1_1b_0[1]" "mux_4_1_1b" 22 10, 14 2 0, S_0x16990a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x169d3e0_0 .net "a", 0 0, L_0x179a8d0;  1 drivers
v0x169d4a0_0 .net "ab_out", 0 0, L_0x1797350;  1 drivers
v0x169d590_0 .net "b", 0 0, L_0x179ad60;  1 drivers
v0x169d630_0 .net "c", 0 0, L_0x17776c0;  1 drivers
v0x169d700_0 .net "cd_out", 0 0, L_0x1797920;  1 drivers
v0x169d840_0 .net "d", 0 0, L_0x1774e90;  1 drivers
v0x169d8e0_0 .net "res", 0 0, L_0x1797ed0;  1 drivers
v0x169d980_0 .net "sel0", 0 0, L_0x179ba50;  alias, 1 drivers
v0x169da20_0 .net "sel1", 0 0, L_0x179b920;  alias, 1 drivers
S_0x169b9e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x169b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1796f30/d .functor NOT 1, L_0x179ba50, C4<0>, C4<0>, C4<0>;
L_0x1796f30 .delay 1 (1,1,1) L_0x1796f30/d;
L_0x1797040/d .functor AND 1, L_0x179a8d0, L_0x1796f30, C4<1>, C4<1>;
L_0x1797040 .delay 1 (3,3,3) L_0x1797040/d;
L_0x17971f0/d .functor AND 1, L_0x179ad60, L_0x179ba50, C4<1>, C4<1>;
L_0x17971f0 .delay 1 (3,3,3) L_0x17971f0/d;
L_0x1797350/d .functor OR 1, L_0x1797040, L_0x17971f0, C4<0>, C4<0>;
L_0x1797350 .delay 1 (3,3,3) L_0x1797350/d;
v0x169bc60_0 .net "a", 0 0, L_0x179a8d0;  alias, 1 drivers
v0x169bd40_0 .net "a_out", 0 0, L_0x1797040;  1 drivers
v0x169be00_0 .net "b", 0 0, L_0x179ad60;  alias, 1 drivers
v0x169bed0_0 .net "b_out", 0 0, L_0x17971f0;  1 drivers
v0x169bf90_0 .net "not_sel", 0 0, L_0x1796f30;  1 drivers
v0x169c0a0_0 .net "res", 0 0, L_0x1797350;  alias, 1 drivers
v0x169c160_0 .net "sel", 0 0, L_0x179ba50;  alias, 1 drivers
S_0x169c280 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x169b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1797500/d .functor NOT 1, L_0x179ba50, C4<0>, C4<0>, C4<0>;
L_0x1797500 .delay 1 (1,1,1) L_0x1797500/d;
L_0x1797610/d .functor AND 1, L_0x17776c0, L_0x1797500, C4<1>, C4<1>;
L_0x1797610 .delay 1 (3,3,3) L_0x1797610/d;
L_0x17977c0/d .functor AND 1, L_0x1774e90, L_0x179ba50, C4<1>, C4<1>;
L_0x17977c0 .delay 1 (3,3,3) L_0x17977c0/d;
L_0x1797920/d .functor OR 1, L_0x1797610, L_0x17977c0, C4<0>, C4<0>;
L_0x1797920 .delay 1 (3,3,3) L_0x1797920/d;
v0x169c4f0_0 .net "a", 0 0, L_0x17776c0;  alias, 1 drivers
v0x169c5b0_0 .net "a_out", 0 0, L_0x1797610;  1 drivers
v0x169c670_0 .net "b", 0 0, L_0x1774e90;  alias, 1 drivers
v0x169c740_0 .net "b_out", 0 0, L_0x17977c0;  1 drivers
v0x169c800_0 .net "not_sel", 0 0, L_0x1797500;  1 drivers
v0x169c910_0 .net "res", 0 0, L_0x1797920;  alias, 1 drivers
v0x169c9d0_0 .net "sel", 0 0, L_0x179ba50;  alias, 1 drivers
S_0x169cb80 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x169b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1797ad0/d .functor NOT 1, L_0x179b920, C4<0>, C4<0>, C4<0>;
L_0x1797ad0 .delay 1 (1,1,1) L_0x1797ad0/d;
L_0x1797be0/d .functor AND 1, L_0x1797350, L_0x1797ad0, C4<1>, C4<1>;
L_0x1797be0 .delay 1 (3,3,3) L_0x1797be0/d;
L_0x1797d80/d .functor AND 1, L_0x1797920, L_0x179b920, C4<1>, C4<1>;
L_0x1797d80 .delay 1 (3,3,3) L_0x1797d80/d;
L_0x1797ed0/d .functor OR 1, L_0x1797be0, L_0x1797d80, C4<0>, C4<0>;
L_0x1797ed0 .delay 1 (3,3,3) L_0x1797ed0/d;
v0x169cdb0_0 .net "a", 0 0, L_0x1797350;  alias, 1 drivers
v0x169ce80_0 .net "a_out", 0 0, L_0x1797be0;  1 drivers
v0x169cf20_0 .net "b", 0 0, L_0x1797920;  alias, 1 drivers
v0x169d020_0 .net "b_out", 0 0, L_0x1797d80;  1 drivers
v0x169d0c0_0 .net "not_sel", 0 0, L_0x1797ad0;  1 drivers
v0x169d1b0_0 .net "res", 0 0, L_0x1797ed0;  alias, 1 drivers
v0x169d270_0 .net "sel", 0 0, L_0x179b920;  alias, 1 drivers
S_0x169dbb0 .scope module, "mux_4_1_1b_0[2]" "mux_4_1_1b" 22 10, 14 2 0, S_0x16990a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x169f840_0 .net "a", 0 0, L_0x179a970;  1 drivers
v0x169f900_0 .net "ab_out", 0 0, L_0x17984f0;  1 drivers
v0x169f9a0_0 .net "b", 0 0, L_0x179ae00;  1 drivers
v0x169fa70_0 .net "c", 0 0, L_0x179b240;  1 drivers
v0x169fb40_0 .net "cd_out", 0 0, L_0x1798ac0;  1 drivers
v0x169fc80_0 .net "d", 0 0, L_0x179b6b0;  1 drivers
v0x169fd20_0 .net "res", 0 0, L_0x1799070;  1 drivers
v0x169fdc0_0 .net "sel0", 0 0, L_0x179ba50;  alias, 1 drivers
v0x169ff70_0 .net "sel1", 0 0, L_0x179b920;  alias, 1 drivers
S_0x169de40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x169dbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17980d0/d .functor NOT 1, L_0x179ba50, C4<0>, C4<0>, C4<0>;
L_0x17980d0 .delay 1 (1,1,1) L_0x17980d0/d;
L_0x17981e0/d .functor AND 1, L_0x179a970, L_0x17980d0, C4<1>, C4<1>;
L_0x17981e0 .delay 1 (3,3,3) L_0x17981e0/d;
L_0x1798390/d .functor AND 1, L_0x179ae00, L_0x179ba50, C4<1>, C4<1>;
L_0x1798390 .delay 1 (3,3,3) L_0x1798390/d;
L_0x17984f0/d .functor OR 1, L_0x17981e0, L_0x1798390, C4<0>, C4<0>;
L_0x17984f0 .delay 1 (3,3,3) L_0x17984f0/d;
v0x169e0c0_0 .net "a", 0 0, L_0x179a970;  alias, 1 drivers
v0x169e1a0_0 .net "a_out", 0 0, L_0x17981e0;  1 drivers
v0x169e260_0 .net "b", 0 0, L_0x179ae00;  alias, 1 drivers
v0x169e330_0 .net "b_out", 0 0, L_0x1798390;  1 drivers
v0x169e3f0_0 .net "not_sel", 0 0, L_0x17980d0;  1 drivers
v0x169e500_0 .net "res", 0 0, L_0x17984f0;  alias, 1 drivers
v0x169e5c0_0 .net "sel", 0 0, L_0x179ba50;  alias, 1 drivers
S_0x169e6e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x169dbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x17986a0/d .functor NOT 1, L_0x179ba50, C4<0>, C4<0>, C4<0>;
L_0x17986a0 .delay 1 (1,1,1) L_0x17986a0/d;
L_0x17987b0/d .functor AND 1, L_0x179b240, L_0x17986a0, C4<1>, C4<1>;
L_0x17987b0 .delay 1 (3,3,3) L_0x17987b0/d;
L_0x1798960/d .functor AND 1, L_0x179b6b0, L_0x179ba50, C4<1>, C4<1>;
L_0x1798960 .delay 1 (3,3,3) L_0x1798960/d;
L_0x1798ac0/d .functor OR 1, L_0x17987b0, L_0x1798960, C4<0>, C4<0>;
L_0x1798ac0 .delay 1 (3,3,3) L_0x1798ac0/d;
v0x169e950_0 .net "a", 0 0, L_0x179b240;  alias, 1 drivers
v0x169ea10_0 .net "a_out", 0 0, L_0x17987b0;  1 drivers
v0x169ead0_0 .net "b", 0 0, L_0x179b6b0;  alias, 1 drivers
v0x169eba0_0 .net "b_out", 0 0, L_0x1798960;  1 drivers
v0x169ec60_0 .net "not_sel", 0 0, L_0x17986a0;  1 drivers
v0x169ed70_0 .net "res", 0 0, L_0x1798ac0;  alias, 1 drivers
v0x169ee30_0 .net "sel", 0 0, L_0x179ba50;  alias, 1 drivers
S_0x169ef50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x169dbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1798c70/d .functor NOT 1, L_0x179b920, C4<0>, C4<0>, C4<0>;
L_0x1798c70 .delay 1 (1,1,1) L_0x1798c70/d;
L_0x1798d80/d .functor AND 1, L_0x17984f0, L_0x1798c70, C4<1>, C4<1>;
L_0x1798d80 .delay 1 (3,3,3) L_0x1798d80/d;
L_0x1798f20/d .functor AND 1, L_0x1798ac0, L_0x179b920, C4<1>, C4<1>;
L_0x1798f20 .delay 1 (3,3,3) L_0x1798f20/d;
L_0x1799070/d .functor OR 1, L_0x1798d80, L_0x1798f20, C4<0>, C4<0>;
L_0x1799070 .delay 1 (3,3,3) L_0x1799070/d;
v0x169f1d0_0 .net "a", 0 0, L_0x17984f0;  alias, 1 drivers
v0x169f2a0_0 .net "a_out", 0 0, L_0x1798d80;  1 drivers
v0x169f340_0 .net "b", 0 0, L_0x1798ac0;  alias, 1 drivers
v0x169f440_0 .net "b_out", 0 0, L_0x1798f20;  1 drivers
v0x169f4e0_0 .net "not_sel", 0 0, L_0x1798c70;  1 drivers
v0x169f5d0_0 .net "res", 0 0, L_0x1799070;  alias, 1 drivers
v0x169f690_0 .net "sel", 0 0, L_0x179b920;  alias, 1 drivers
S_0x16a0070 .scope module, "mux_4_1_1b_0[3]" "mux_4_1_1b" 22 10, 14 2 0, S_0x16990a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x16a1c60_0 .net "a", 0 0, L_0x179aa10;  1 drivers
v0x16a1d20_0 .net "ab_out", 0 0, L_0x1799690;  1 drivers
v0x16a1e10_0 .net "b", 0 0, L_0x179aea0;  1 drivers
v0x16a1ee0_0 .net "c", 0 0, L_0x179b2e0;  1 drivers
v0x16a1fb0_0 .net "cd_out", 0 0, L_0x1799c60;  1 drivers
v0x16a20f0_0 .net "d", 0 0, L_0x179b750;  1 drivers
v0x16a2190_0 .net "res", 0 0, L_0x179a420;  1 drivers
v0x16a2230_0 .net "sel0", 0 0, L_0x179ba50;  alias, 1 drivers
v0x16a22d0_0 .net "sel1", 0 0, L_0x179b920;  alias, 1 drivers
S_0x16a02d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x16a0070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1799270/d .functor NOT 1, L_0x179ba50, C4<0>, C4<0>, C4<0>;
L_0x1799270 .delay 1 (1,1,1) L_0x1799270/d;
L_0x1799380/d .functor AND 1, L_0x179aa10, L_0x1799270, C4<1>, C4<1>;
L_0x1799380 .delay 1 (3,3,3) L_0x1799380/d;
L_0x1799530/d .functor AND 1, L_0x179aea0, L_0x179ba50, C4<1>, C4<1>;
L_0x1799530 .delay 1 (3,3,3) L_0x1799530/d;
L_0x1799690/d .functor OR 1, L_0x1799380, L_0x1799530, C4<0>, C4<0>;
L_0x1799690 .delay 1 (3,3,3) L_0x1799690/d;
v0x16a0570_0 .net "a", 0 0, L_0x179aa10;  alias, 1 drivers
v0x16a0650_0 .net "a_out", 0 0, L_0x1799380;  1 drivers
v0x16a0710_0 .net "b", 0 0, L_0x179aea0;  alias, 1 drivers
v0x16a07e0_0 .net "b_out", 0 0, L_0x1799530;  1 drivers
v0x16a08a0_0 .net "not_sel", 0 0, L_0x1799270;  1 drivers
v0x16a09b0_0 .net "res", 0 0, L_0x1799690;  alias, 1 drivers
v0x16a0a70_0 .net "sel", 0 0, L_0x179ba50;  alias, 1 drivers
S_0x16a0b90 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x16a0070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1799840/d .functor NOT 1, L_0x179ba50, C4<0>, C4<0>, C4<0>;
L_0x1799840 .delay 1 (1,1,1) L_0x1799840/d;
L_0x1799950/d .functor AND 1, L_0x179b2e0, L_0x1799840, C4<1>, C4<1>;
L_0x1799950 .delay 1 (3,3,3) L_0x1799950/d;
L_0x1799b00/d .functor AND 1, L_0x179b750, L_0x179ba50, C4<1>, C4<1>;
L_0x1799b00 .delay 1 (3,3,3) L_0x1799b00/d;
L_0x1799c60/d .functor OR 1, L_0x1799950, L_0x1799b00, C4<0>, C4<0>;
L_0x1799c60 .delay 1 (3,3,3) L_0x1799c60/d;
v0x16a0e00_0 .net "a", 0 0, L_0x179b2e0;  alias, 1 drivers
v0x16a0ec0_0 .net "a_out", 0 0, L_0x1799950;  1 drivers
v0x16a0f80_0 .net "b", 0 0, L_0x179b750;  alias, 1 drivers
v0x16a1050_0 .net "b_out", 0 0, L_0x1799b00;  1 drivers
v0x16a1110_0 .net "not_sel", 0 0, L_0x1799840;  1 drivers
v0x16a1220_0 .net "res", 0 0, L_0x1799c60;  alias, 1 drivers
v0x16a12e0_0 .net "sel", 0 0, L_0x179ba50;  alias, 1 drivers
S_0x16a1400 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x16a0070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1799e10/d .functor NOT 1, L_0x179b920, C4<0>, C4<0>, C4<0>;
L_0x1799e10 .delay 1 (1,1,1) L_0x1799e10/d;
L_0x1799f20/d .functor AND 1, L_0x1799690, L_0x1799e10, C4<1>, C4<1>;
L_0x1799f20 .delay 1 (3,3,3) L_0x1799f20/d;
L_0x179a0c0/d .functor AND 1, L_0x1799c60, L_0x179b920, C4<1>, C4<1>;
L_0x179a0c0 .delay 1 (3,3,3) L_0x179a0c0/d;
L_0x179a420/d .functor OR 1, L_0x1799f20, L_0x179a0c0, C4<0>, C4<0>;
L_0x179a420 .delay 1 (3,3,3) L_0x179a420/d;
v0x16a1680_0 .net "a", 0 0, L_0x1799690;  alias, 1 drivers
v0x16a1750_0 .net "a_out", 0 0, L_0x1799f20;  1 drivers
v0x16a17f0_0 .net "b", 0 0, L_0x1799c60;  alias, 1 drivers
v0x16a18f0_0 .net "b_out", 0 0, L_0x179a0c0;  1 drivers
v0x16a1990_0 .net "not_sel", 0 0, L_0x1799e10;  1 drivers
v0x16a1a80_0 .net "res", 0 0, L_0x179a420;  alias, 1 drivers
v0x16a1b40_0 .net "sel", 0 0, L_0x179b920;  alias, 1 drivers
S_0x16a2ce0 .scope module, "r0" "reg4" 20 54, 16 3 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x16ac5a0_0 .net "D", 3 0, L_0x177e170;  alias, 1 drivers
v0x16ac680_0 .net "Q", 3 0, L_0x1790740;  alias, 1 drivers
v0x16ac720_0 .net "QB", 3 0, L_0x17907e0;  alias, 1 drivers
v0x16ac7e0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
L_0x17901f0 .part L_0x177e170, 0, 1;
L_0x17903b0 .part L_0x177e170, 1, 1;
L_0x17904e0 .part L_0x177e170, 2, 1;
L_0x1790610 .part L_0x177e170, 3, 1;
L_0x1790740 .concat [ 1 1 1 1], L_0x178ccb0, L_0x178dde0, L_0x178ef10, L_0x178fff0;
L_0x17907e0 .concat [ 1 1 1 1], L_0x178ce00, L_0x178df30, L_0x178f060, L_0x1790060;
S_0x16a2f30 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x16a2ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178c030/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x178c030 .delay 1 (1,1,1) L_0x178c030/d;
v0x16a4ec0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16a4f60_0 .net "d", 0 0, L_0x17901f0;  1 drivers
v0x16a5020_0 .net "nclk", 0 0, L_0x178c030;  1 drivers
v0x16a5120_0 .net "q", 0 0, L_0x178ccb0;  1 drivers
v0x16a5210_0 .net "q_tmp", 0 0, L_0x178c530;  1 drivers
v0x16a5300_0 .net "qb", 0 0, L_0x178ce00;  1 drivers
v0x16a53f0_0 .net "qb_tmp", 0 0, L_0x178c6c0;  1 drivers
S_0x16a31c0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16a2f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178c110/d .functor NOT 1, L_0x17901f0, C4<0>, C4<0>, C4<0>;
L_0x178c110 .delay 1 (1,1,1) L_0x178c110/d;
L_0x178c1f0/d .functor AND 1, L_0x178c110, L_0x178c030, C4<1>, C4<1>;
L_0x178c1f0 .delay 1 (3,3,3) L_0x178c1f0/d;
L_0x178c370/d .functor AND 1, L_0x17901f0, L_0x178c030, C4<1>, C4<1>;
L_0x178c370 .delay 1 (3,3,3) L_0x178c370/d;
v0x16a3a50_0 .net "d", 0 0, L_0x17901f0;  alias, 1 drivers
v0x16a3b30_0 .net "g", 0 0, L_0x178c030;  alias, 1 drivers
v0x16a3bf0_0 .net "nd", 0 0, L_0x178c110;  1 drivers
v0x16a3c90_0 .net "q", 0 0, L_0x178c530;  alias, 1 drivers
v0x16a3d60_0 .net "qb", 0 0, L_0x178c6c0;  alias, 1 drivers
v0x16a3e50_0 .net "r", 0 0, L_0x178c1f0;  1 drivers
v0x16a3f20_0 .net "s", 0 0, L_0x178c370;  1 drivers
S_0x16a3430 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16a31c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178c530/d .functor NOR 1, L_0x178c1f0, L_0x178c6c0, C4<0>, C4<0>;
L_0x178c530 .delay 1 (2,2,2) L_0x178c530/d;
L_0x178c6c0/d .functor NOR 1, L_0x178c530, L_0x178c370, C4<0>, C4<0>;
L_0x178c6c0 .delay 1 (2,2,2) L_0x178c6c0/d;
v0x16a36a0_0 .net "q", 0 0, L_0x178c530;  alias, 1 drivers
v0x16a3780_0 .net "qb", 0 0, L_0x178c6c0;  alias, 1 drivers
v0x16a3840_0 .net "r", 0 0, L_0x178c1f0;  alias, 1 drivers
v0x16a38e0_0 .net "s", 0 0, L_0x178c370;  alias, 1 drivers
S_0x16a4020 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16a2f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178c830/d .functor NOT 1, L_0x178c530, C4<0>, C4<0>, C4<0>;
L_0x178c830 .delay 1 (1,1,1) L_0x178c830/d;
L_0x178c960/d .functor AND 1, L_0x178c830, L_0x1710df0, C4<1>, C4<1>;
L_0x178c960 .delay 1 (3,3,3) L_0x178c960/d;
L_0x178cb30/d .functor AND 1, L_0x178c530, L_0x1710df0, C4<1>, C4<1>;
L_0x178cb30 .delay 1 (3,3,3) L_0x178cb30/d;
v0x16a48f0_0 .net "d", 0 0, L_0x178c530;  alias, 1 drivers
v0x16a4a00_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16a4ac0_0 .net "nd", 0 0, L_0x178c830;  1 drivers
v0x16a4b60_0 .net "q", 0 0, L_0x178ccb0;  alias, 1 drivers
v0x16a4c00_0 .net "qb", 0 0, L_0x178ce00;  alias, 1 drivers
v0x16a4cf0_0 .net "r", 0 0, L_0x178c960;  1 drivers
v0x16a4dc0_0 .net "s", 0 0, L_0x178cb30;  1 drivers
S_0x16a4290 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16a4020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178ccb0/d .functor NOR 1, L_0x178c960, L_0x178ce00, C4<0>, C4<0>;
L_0x178ccb0 .delay 1 (2,2,2) L_0x178ccb0/d;
L_0x178ce00/d .functor NOR 1, L_0x178ccb0, L_0x178cb30, C4<0>, C4<0>;
L_0x178ce00 .delay 1 (2,2,2) L_0x178ce00/d;
v0x16a4510_0 .net "q", 0 0, L_0x178ccb0;  alias, 1 drivers
v0x16a45f0_0 .net "qb", 0 0, L_0x178ce00;  alias, 1 drivers
v0x16a46b0_0 .net "r", 0 0, L_0x178c960;  alias, 1 drivers
v0x16a4780_0 .net "s", 0 0, L_0x178cb30;  alias, 1 drivers
S_0x16a54e0 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x16a2ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178d000/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x178d000 .delay 1 (1,1,1) L_0x178d000/d;
v0x16a7450_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16a74f0_0 .net "d", 0 0, L_0x17903b0;  1 drivers
v0x16a75b0_0 .net "nclk", 0 0, L_0x178d000;  1 drivers
v0x16a76b0_0 .net "q", 0 0, L_0x178dde0;  1 drivers
v0x16a77a0_0 .net "q_tmp", 0 0, L_0x178d660;  1 drivers
v0x16a7890_0 .net "qb", 0 0, L_0x178df30;  1 drivers
v0x16a7980_0 .net "qb_tmp", 0 0, L_0x178d7f0;  1 drivers
S_0x16a5770 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16a54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178d150/d .functor NOT 1, L_0x17903b0, C4<0>, C4<0>, C4<0>;
L_0x178d150 .delay 1 (1,1,1) L_0x178d150/d;
L_0x178d2d0/d .functor AND 1, L_0x178d150, L_0x178d000, C4<1>, C4<1>;
L_0x178d2d0 .delay 1 (3,3,3) L_0x178d2d0/d;
L_0x178d4a0/d .functor AND 1, L_0x17903b0, L_0x178d000, C4<1>, C4<1>;
L_0x178d4a0 .delay 1 (3,3,3) L_0x178d4a0/d;
v0x16a5fe0_0 .net "d", 0 0, L_0x17903b0;  alias, 1 drivers
v0x16a60c0_0 .net "g", 0 0, L_0x178d000;  alias, 1 drivers
v0x16a6180_0 .net "nd", 0 0, L_0x178d150;  1 drivers
v0x16a6220_0 .net "q", 0 0, L_0x178d660;  alias, 1 drivers
v0x16a62f0_0 .net "qb", 0 0, L_0x178d7f0;  alias, 1 drivers
v0x16a63e0_0 .net "r", 0 0, L_0x178d2d0;  1 drivers
v0x16a64b0_0 .net "s", 0 0, L_0x178d4a0;  1 drivers
S_0x16a59c0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16a5770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178d660/d .functor NOR 1, L_0x178d2d0, L_0x178d7f0, C4<0>, C4<0>;
L_0x178d660 .delay 1 (2,2,2) L_0x178d660/d;
L_0x178d7f0/d .functor NOR 1, L_0x178d660, L_0x178d4a0, C4<0>, C4<0>;
L_0x178d7f0 .delay 1 (2,2,2) L_0x178d7f0/d;
v0x16a5c30_0 .net "q", 0 0, L_0x178d660;  alias, 1 drivers
v0x16a5d10_0 .net "qb", 0 0, L_0x178d7f0;  alias, 1 drivers
v0x16a5dd0_0 .net "r", 0 0, L_0x178d2d0;  alias, 1 drivers
v0x16a5e70_0 .net "s", 0 0, L_0x178d4a0;  alias, 1 drivers
S_0x16a65b0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16a54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178d960/d .functor NOT 1, L_0x178d660, C4<0>, C4<0>, C4<0>;
L_0x178d960 .delay 1 (1,1,1) L_0x178d960/d;
L_0x178da90/d .functor AND 1, L_0x178d960, L_0x1710df0, C4<1>, C4<1>;
L_0x178da90 .delay 1 (3,3,3) L_0x178da90/d;
L_0x178dc60/d .functor AND 1, L_0x178d660, L_0x1710df0, C4<1>, C4<1>;
L_0x178dc60 .delay 1 (3,3,3) L_0x178dc60/d;
v0x16a6e80_0 .net "d", 0 0, L_0x178d660;  alias, 1 drivers
v0x16a6f90_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16a7050_0 .net "nd", 0 0, L_0x178d960;  1 drivers
v0x16a70f0_0 .net "q", 0 0, L_0x178dde0;  alias, 1 drivers
v0x16a7190_0 .net "qb", 0 0, L_0x178df30;  alias, 1 drivers
v0x16a7280_0 .net "r", 0 0, L_0x178da90;  1 drivers
v0x16a7350_0 .net "s", 0 0, L_0x178dc60;  1 drivers
S_0x16a6820 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16a65b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178dde0/d .functor NOR 1, L_0x178da90, L_0x178df30, C4<0>, C4<0>;
L_0x178dde0 .delay 1 (2,2,2) L_0x178dde0/d;
L_0x178df30/d .functor NOR 1, L_0x178dde0, L_0x178dc60, C4<0>, C4<0>;
L_0x178df30 .delay 1 (2,2,2) L_0x178df30/d;
v0x16a6aa0_0 .net "q", 0 0, L_0x178dde0;  alias, 1 drivers
v0x16a6b80_0 .net "qb", 0 0, L_0x178df30;  alias, 1 drivers
v0x16a6c40_0 .net "r", 0 0, L_0x178da90;  alias, 1 drivers
v0x16a6d10_0 .net "s", 0 0, L_0x178dc60;  alias, 1 drivers
S_0x16a7a70 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x16a2ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178e130/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x178e130 .delay 1 (1,1,1) L_0x178e130/d;
v0x16a99f0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16a9a90_0 .net "d", 0 0, L_0x17904e0;  1 drivers
v0x16a9b50_0 .net "nclk", 0 0, L_0x178e130;  1 drivers
v0x16a9c50_0 .net "q", 0 0, L_0x178ef10;  1 drivers
v0x16a9d40_0 .net "q_tmp", 0 0, L_0x178e790;  1 drivers
v0x16a9e30_0 .net "qb", 0 0, L_0x178f060;  1 drivers
v0x16a9f20_0 .net "qb_tmp", 0 0, L_0x178e920;  1 drivers
S_0x16a7ce0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16a7a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178e280/d .functor NOT 1, L_0x17904e0, C4<0>, C4<0>, C4<0>;
L_0x178e280 .delay 1 (1,1,1) L_0x178e280/d;
L_0x178e400/d .functor AND 1, L_0x178e280, L_0x178e130, C4<1>, C4<1>;
L_0x178e400 .delay 1 (3,3,3) L_0x178e400/d;
L_0x178e5d0/d .functor AND 1, L_0x17904e0, L_0x178e130, C4<1>, C4<1>;
L_0x178e5d0 .delay 1 (3,3,3) L_0x178e5d0/d;
v0x16a8580_0 .net "d", 0 0, L_0x17904e0;  alias, 1 drivers
v0x16a8660_0 .net "g", 0 0, L_0x178e130;  alias, 1 drivers
v0x16a8720_0 .net "nd", 0 0, L_0x178e280;  1 drivers
v0x16a87c0_0 .net "q", 0 0, L_0x178e790;  alias, 1 drivers
v0x16a8890_0 .net "qb", 0 0, L_0x178e920;  alias, 1 drivers
v0x16a8980_0 .net "r", 0 0, L_0x178e400;  1 drivers
v0x16a8a50_0 .net "s", 0 0, L_0x178e5d0;  1 drivers
S_0x16a7f30 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16a7ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178e790/d .functor NOR 1, L_0x178e400, L_0x178e920, C4<0>, C4<0>;
L_0x178e790 .delay 1 (2,2,2) L_0x178e790/d;
L_0x178e920/d .functor NOR 1, L_0x178e790, L_0x178e5d0, C4<0>, C4<0>;
L_0x178e920 .delay 1 (2,2,2) L_0x178e920/d;
v0x16a81a0_0 .net "q", 0 0, L_0x178e790;  alias, 1 drivers
v0x16a8280_0 .net "qb", 0 0, L_0x178e920;  alias, 1 drivers
v0x16a8340_0 .net "r", 0 0, L_0x178e400;  alias, 1 drivers
v0x16a8410_0 .net "s", 0 0, L_0x178e5d0;  alias, 1 drivers
S_0x16a8b50 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16a7a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178ea90/d .functor NOT 1, L_0x178e790, C4<0>, C4<0>, C4<0>;
L_0x178ea90 .delay 1 (1,1,1) L_0x178ea90/d;
L_0x178ebc0/d .functor AND 1, L_0x178ea90, L_0x1710df0, C4<1>, C4<1>;
L_0x178ebc0 .delay 1 (3,3,3) L_0x178ebc0/d;
L_0x178ed90/d .functor AND 1, L_0x178e790, L_0x1710df0, C4<1>, C4<1>;
L_0x178ed90 .delay 1 (3,3,3) L_0x178ed90/d;
v0x16a9420_0 .net "d", 0 0, L_0x178e790;  alias, 1 drivers
v0x16a9530_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16a95f0_0 .net "nd", 0 0, L_0x178ea90;  1 drivers
v0x16a9690_0 .net "q", 0 0, L_0x178ef10;  alias, 1 drivers
v0x16a9730_0 .net "qb", 0 0, L_0x178f060;  alias, 1 drivers
v0x16a9820_0 .net "r", 0 0, L_0x178ebc0;  1 drivers
v0x16a98f0_0 .net "s", 0 0, L_0x178ed90;  1 drivers
S_0x16a8dc0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16a8b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178ef10/d .functor NOR 1, L_0x178ebc0, L_0x178f060, C4<0>, C4<0>;
L_0x178ef10 .delay 1 (2,2,2) L_0x178ef10/d;
L_0x178f060/d .functor NOR 1, L_0x178ef10, L_0x178ed90, C4<0>, C4<0>;
L_0x178f060 .delay 1 (2,2,2) L_0x178f060/d;
v0x16a9040_0 .net "q", 0 0, L_0x178ef10;  alias, 1 drivers
v0x16a9120_0 .net "qb", 0 0, L_0x178f060;  alias, 1 drivers
v0x16a91e0_0 .net "r", 0 0, L_0x178ebc0;  alias, 1 drivers
v0x16a92b0_0 .net "s", 0 0, L_0x178ed90;  alias, 1 drivers
S_0x16aa010 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x16a2ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178f260/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x178f260 .delay 1 (1,1,1) L_0x178f260/d;
v0x16abf80_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16ac020_0 .net "d", 0 0, L_0x1790610;  1 drivers
v0x16ac0e0_0 .net "nclk", 0 0, L_0x178f260;  1 drivers
v0x16ac1e0_0 .net "q", 0 0, L_0x178fff0;  1 drivers
v0x16ac2d0_0 .net "q_tmp", 0 0, L_0x178f8c0;  1 drivers
v0x16ac3c0_0 .net "qb", 0 0, L_0x1790060;  1 drivers
v0x16ac4b0_0 .net "qb_tmp", 0 0, L_0x178fa50;  1 drivers
S_0x16aa280 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16aa010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178f3b0/d .functor NOT 1, L_0x1790610, C4<0>, C4<0>, C4<0>;
L_0x178f3b0 .delay 1 (1,1,1) L_0x178f3b0/d;
L_0x178f530/d .functor AND 1, L_0x178f3b0, L_0x178f260, C4<1>, C4<1>;
L_0x178f530 .delay 1 (3,3,3) L_0x178f530/d;
L_0x178f700/d .functor AND 1, L_0x1790610, L_0x178f260, C4<1>, C4<1>;
L_0x178f700 .delay 1 (3,3,3) L_0x178f700/d;
v0x16aab10_0 .net "d", 0 0, L_0x1790610;  alias, 1 drivers
v0x16aabf0_0 .net "g", 0 0, L_0x178f260;  alias, 1 drivers
v0x16aacb0_0 .net "nd", 0 0, L_0x178f3b0;  1 drivers
v0x16aad50_0 .net "q", 0 0, L_0x178f8c0;  alias, 1 drivers
v0x16aae20_0 .net "qb", 0 0, L_0x178fa50;  alias, 1 drivers
v0x16aaf10_0 .net "r", 0 0, L_0x178f530;  1 drivers
v0x16aafe0_0 .net "s", 0 0, L_0x178f700;  1 drivers
S_0x16aa4f0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16aa280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178f8c0/d .functor NOR 1, L_0x178f530, L_0x178fa50, C4<0>, C4<0>;
L_0x178f8c0 .delay 1 (2,2,2) L_0x178f8c0/d;
L_0x178fa50/d .functor NOR 1, L_0x178f8c0, L_0x178f700, C4<0>, C4<0>;
L_0x178fa50 .delay 1 (2,2,2) L_0x178fa50/d;
v0x16aa760_0 .net "q", 0 0, L_0x178f8c0;  alias, 1 drivers
v0x16aa840_0 .net "qb", 0 0, L_0x178fa50;  alias, 1 drivers
v0x16aa900_0 .net "r", 0 0, L_0x178f530;  alias, 1 drivers
v0x16aa9a0_0 .net "s", 0 0, L_0x178f700;  alias, 1 drivers
S_0x16ab0e0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16aa010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178fbc0/d .functor NOT 1, L_0x178f8c0, C4<0>, C4<0>, C4<0>;
L_0x178fbc0 .delay 1 (1,1,1) L_0x178fbc0/d;
L_0x178fcf0/d .functor AND 1, L_0x178fbc0, L_0x1710df0, C4<1>, C4<1>;
L_0x178fcf0 .delay 1 (3,3,3) L_0x178fcf0/d;
L_0x178fec0/d .functor AND 1, L_0x178f8c0, L_0x1710df0, C4<1>, C4<1>;
L_0x178fec0 .delay 1 (3,3,3) L_0x178fec0/d;
v0x16ab9b0_0 .net "d", 0 0, L_0x178f8c0;  alias, 1 drivers
v0x16abac0_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16abb80_0 .net "nd", 0 0, L_0x178fbc0;  1 drivers
v0x16abc20_0 .net "q", 0 0, L_0x178fff0;  alias, 1 drivers
v0x16abcc0_0 .net "qb", 0 0, L_0x1790060;  alias, 1 drivers
v0x16abdb0_0 .net "r", 0 0, L_0x178fcf0;  1 drivers
v0x16abe80_0 .net "s", 0 0, L_0x178fec0;  1 drivers
S_0x16ab350 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16ab0e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178fff0/d .functor NOR 1, L_0x178fcf0, L_0x1790060, C4<0>, C4<0>;
L_0x178fff0 .delay 1 (2,2,2) L_0x178fff0/d;
L_0x1790060/d .functor NOR 1, L_0x178fff0, L_0x178fec0, C4<0>, C4<0>;
L_0x1790060 .delay 1 (2,2,2) L_0x1790060/d;
v0x16ab5d0_0 .net "q", 0 0, L_0x178fff0;  alias, 1 drivers
v0x16ab6b0_0 .net "qb", 0 0, L_0x1790060;  alias, 1 drivers
v0x16ab770_0 .net "r", 0 0, L_0x178fcf0;  alias, 1 drivers
v0x16ab840_0 .net "s", 0 0, L_0x178fec0;  alias, 1 drivers
S_0x16ac900 .scope module, "r1" "reg4" 20 53, 16 3 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x16b6250_0 .net "D", 3 0, L_0x177bba0;  alias, 1 drivers
v0x16b6330_0 .net "Q", 3 0, L_0x178beb0;  alias, 1 drivers
v0x16b63d0_0 .net "QB", 3 0, L_0x178bf50;  alias, 1 drivers
v0x16b6490_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
L_0x178b940 .part L_0x177bba0, 0, 1;
L_0x178bb20 .part L_0x177bba0, 1, 1;
L_0x178bc50 .part L_0x177bba0, 2, 1;
L_0x178bd80 .part L_0x177bba0, 3, 1;
L_0x178beb0 .concat [ 1 1 1 1], L_0x1788260, L_0x1789390, L_0x178a4c0, L_0x178b5f0;
L_0x178bf50 .concat [ 1 1 1 1], L_0x17883b0, L_0x17894e0, L_0x178a610, L_0x178b740;
S_0x16acb50 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x16ac900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17875e0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x17875e0 .delay 1 (1,1,1) L_0x17875e0/d;
v0x16aeb70_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16aec10_0 .net "d", 0 0, L_0x178b940;  1 drivers
v0x16aecd0_0 .net "nclk", 0 0, L_0x17875e0;  1 drivers
v0x16aedd0_0 .net "q", 0 0, L_0x1788260;  1 drivers
v0x16aeec0_0 .net "q_tmp", 0 0, L_0x1787ae0;  1 drivers
v0x16aefb0_0 .net "qb", 0 0, L_0x17883b0;  1 drivers
v0x16af0a0_0 .net "qb_tmp", 0 0, L_0x1787c70;  1 drivers
S_0x16acde0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16acb50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17876c0/d .functor NOT 1, L_0x178b940, C4<0>, C4<0>, C4<0>;
L_0x17876c0 .delay 1 (1,1,1) L_0x17876c0/d;
L_0x17877a0/d .functor AND 1, L_0x17876c0, L_0x17875e0, C4<1>, C4<1>;
L_0x17877a0 .delay 1 (3,3,3) L_0x17877a0/d;
L_0x1787920/d .functor AND 1, L_0x178b940, L_0x17875e0, C4<1>, C4<1>;
L_0x1787920 .delay 1 (3,3,3) L_0x1787920/d;
v0x16ad700_0 .net "d", 0 0, L_0x178b940;  alias, 1 drivers
v0x16ad7e0_0 .net "g", 0 0, L_0x17875e0;  alias, 1 drivers
v0x16ad8a0_0 .net "nd", 0 0, L_0x17876c0;  1 drivers
v0x16ad940_0 .net "q", 0 0, L_0x1787ae0;  alias, 1 drivers
v0x16ada10_0 .net "qb", 0 0, L_0x1787c70;  alias, 1 drivers
v0x16adb00_0 .net "r", 0 0, L_0x17877a0;  1 drivers
v0x16adbd0_0 .net "s", 0 0, L_0x1787920;  1 drivers
S_0x16ad080 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16acde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1787ae0/d .functor NOR 1, L_0x17877a0, L_0x1787c70, C4<0>, C4<0>;
L_0x1787ae0 .delay 1 (2,2,2) L_0x1787ae0/d;
L_0x1787c70/d .functor NOR 1, L_0x1787ae0, L_0x1787920, C4<0>, C4<0>;
L_0x1787c70 .delay 1 (2,2,2) L_0x1787c70/d;
v0x16ad320_0 .net "q", 0 0, L_0x1787ae0;  alias, 1 drivers
v0x16ad400_0 .net "qb", 0 0, L_0x1787c70;  alias, 1 drivers
v0x16ad4c0_0 .net "r", 0 0, L_0x17877a0;  alias, 1 drivers
v0x16ad590_0 .net "s", 0 0, L_0x1787920;  alias, 1 drivers
S_0x16adcd0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16acb50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1787de0/d .functor NOT 1, L_0x1787ae0, C4<0>, C4<0>, C4<0>;
L_0x1787de0 .delay 1 (1,1,1) L_0x1787de0/d;
L_0x1787f10/d .functor AND 1, L_0x1787de0, L_0x1710df0, C4<1>, C4<1>;
L_0x1787f10 .delay 1 (3,3,3) L_0x1787f10/d;
L_0x17880e0/d .functor AND 1, L_0x1787ae0, L_0x1710df0, C4<1>, C4<1>;
L_0x17880e0 .delay 1 (3,3,3) L_0x17880e0/d;
v0x16ae5a0_0 .net "d", 0 0, L_0x1787ae0;  alias, 1 drivers
v0x16ae6b0_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16ae770_0 .net "nd", 0 0, L_0x1787de0;  1 drivers
v0x16ae810_0 .net "q", 0 0, L_0x1788260;  alias, 1 drivers
v0x16ae8b0_0 .net "qb", 0 0, L_0x17883b0;  alias, 1 drivers
v0x16ae9a0_0 .net "r", 0 0, L_0x1787f10;  1 drivers
v0x16aea70_0 .net "s", 0 0, L_0x17880e0;  1 drivers
S_0x16adf40 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16adcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1788260/d .functor NOR 1, L_0x1787f10, L_0x17883b0, C4<0>, C4<0>;
L_0x1788260 .delay 1 (2,2,2) L_0x1788260/d;
L_0x17883b0/d .functor NOR 1, L_0x1788260, L_0x17880e0, C4<0>, C4<0>;
L_0x17883b0 .delay 1 (2,2,2) L_0x17883b0/d;
v0x16ae1c0_0 .net "q", 0 0, L_0x1788260;  alias, 1 drivers
v0x16ae2a0_0 .net "qb", 0 0, L_0x17883b0;  alias, 1 drivers
v0x16ae360_0 .net "r", 0 0, L_0x1787f10;  alias, 1 drivers
v0x16ae430_0 .net "s", 0 0, L_0x17880e0;  alias, 1 drivers
S_0x16af190 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x16ac900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17885b0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x17885b0 .delay 1 (1,1,1) L_0x17885b0/d;
v0x16b1100_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16b11a0_0 .net "d", 0 0, L_0x178bb20;  1 drivers
v0x16b1260_0 .net "nclk", 0 0, L_0x17885b0;  1 drivers
v0x16b1360_0 .net "q", 0 0, L_0x1789390;  1 drivers
v0x16b1450_0 .net "q_tmp", 0 0, L_0x1788c10;  1 drivers
v0x16b1540_0 .net "qb", 0 0, L_0x17894e0;  1 drivers
v0x16b1630_0 .net "qb_tmp", 0 0, L_0x1788da0;  1 drivers
S_0x16af420 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16af190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1788700/d .functor NOT 1, L_0x178bb20, C4<0>, C4<0>, C4<0>;
L_0x1788700 .delay 1 (1,1,1) L_0x1788700/d;
L_0x1788880/d .functor AND 1, L_0x1788700, L_0x17885b0, C4<1>, C4<1>;
L_0x1788880 .delay 1 (3,3,3) L_0x1788880/d;
L_0x1788a50/d .functor AND 1, L_0x178bb20, L_0x17885b0, C4<1>, C4<1>;
L_0x1788a50 .delay 1 (3,3,3) L_0x1788a50/d;
v0x16afc90_0 .net "d", 0 0, L_0x178bb20;  alias, 1 drivers
v0x16afd70_0 .net "g", 0 0, L_0x17885b0;  alias, 1 drivers
v0x16afe30_0 .net "nd", 0 0, L_0x1788700;  1 drivers
v0x16afed0_0 .net "q", 0 0, L_0x1788c10;  alias, 1 drivers
v0x16affa0_0 .net "qb", 0 0, L_0x1788da0;  alias, 1 drivers
v0x16b0090_0 .net "r", 0 0, L_0x1788880;  1 drivers
v0x16b0160_0 .net "s", 0 0, L_0x1788a50;  1 drivers
S_0x16af670 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16af420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1788c10/d .functor NOR 1, L_0x1788880, L_0x1788da0, C4<0>, C4<0>;
L_0x1788c10 .delay 1 (2,2,2) L_0x1788c10/d;
L_0x1788da0/d .functor NOR 1, L_0x1788c10, L_0x1788a50, C4<0>, C4<0>;
L_0x1788da0 .delay 1 (2,2,2) L_0x1788da0/d;
v0x16af8e0_0 .net "q", 0 0, L_0x1788c10;  alias, 1 drivers
v0x16af9c0_0 .net "qb", 0 0, L_0x1788da0;  alias, 1 drivers
v0x16afa80_0 .net "r", 0 0, L_0x1788880;  alias, 1 drivers
v0x16afb20_0 .net "s", 0 0, L_0x1788a50;  alias, 1 drivers
S_0x16b0260 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16af190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1788f10/d .functor NOT 1, L_0x1788c10, C4<0>, C4<0>, C4<0>;
L_0x1788f10 .delay 1 (1,1,1) L_0x1788f10/d;
L_0x1789040/d .functor AND 1, L_0x1788f10, L_0x1710df0, C4<1>, C4<1>;
L_0x1789040 .delay 1 (3,3,3) L_0x1789040/d;
L_0x1789210/d .functor AND 1, L_0x1788c10, L_0x1710df0, C4<1>, C4<1>;
L_0x1789210 .delay 1 (3,3,3) L_0x1789210/d;
v0x16b0b30_0 .net "d", 0 0, L_0x1788c10;  alias, 1 drivers
v0x16b0c40_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16b0d00_0 .net "nd", 0 0, L_0x1788f10;  1 drivers
v0x16b0da0_0 .net "q", 0 0, L_0x1789390;  alias, 1 drivers
v0x16b0e40_0 .net "qb", 0 0, L_0x17894e0;  alias, 1 drivers
v0x16b0f30_0 .net "r", 0 0, L_0x1789040;  1 drivers
v0x16b1000_0 .net "s", 0 0, L_0x1789210;  1 drivers
S_0x16b04d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b0260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1789390/d .functor NOR 1, L_0x1789040, L_0x17894e0, C4<0>, C4<0>;
L_0x1789390 .delay 1 (2,2,2) L_0x1789390/d;
L_0x17894e0/d .functor NOR 1, L_0x1789390, L_0x1789210, C4<0>, C4<0>;
L_0x17894e0 .delay 1 (2,2,2) L_0x17894e0/d;
v0x16b0750_0 .net "q", 0 0, L_0x1789390;  alias, 1 drivers
v0x16b0830_0 .net "qb", 0 0, L_0x17894e0;  alias, 1 drivers
v0x16b08f0_0 .net "r", 0 0, L_0x1789040;  alias, 1 drivers
v0x16b09c0_0 .net "s", 0 0, L_0x1789210;  alias, 1 drivers
S_0x16b1720 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x16ac900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17896e0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x17896e0 .delay 1 (1,1,1) L_0x17896e0/d;
v0x16b36a0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16b3740_0 .net "d", 0 0, L_0x178bc50;  1 drivers
v0x16b3800_0 .net "nclk", 0 0, L_0x17896e0;  1 drivers
v0x16b3900_0 .net "q", 0 0, L_0x178a4c0;  1 drivers
v0x16b39f0_0 .net "q_tmp", 0 0, L_0x1789d40;  1 drivers
v0x16b3ae0_0 .net "qb", 0 0, L_0x178a610;  1 drivers
v0x16b3bd0_0 .net "qb_tmp", 0 0, L_0x1789ed0;  1 drivers
S_0x16b1990 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16b1720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1789830/d .functor NOT 1, L_0x178bc50, C4<0>, C4<0>, C4<0>;
L_0x1789830 .delay 1 (1,1,1) L_0x1789830/d;
L_0x17899b0/d .functor AND 1, L_0x1789830, L_0x17896e0, C4<1>, C4<1>;
L_0x17899b0 .delay 1 (3,3,3) L_0x17899b0/d;
L_0x1789b80/d .functor AND 1, L_0x178bc50, L_0x17896e0, C4<1>, C4<1>;
L_0x1789b80 .delay 1 (3,3,3) L_0x1789b80/d;
v0x16b2230_0 .net "d", 0 0, L_0x178bc50;  alias, 1 drivers
v0x16b2310_0 .net "g", 0 0, L_0x17896e0;  alias, 1 drivers
v0x16b23d0_0 .net "nd", 0 0, L_0x1789830;  1 drivers
v0x16b2470_0 .net "q", 0 0, L_0x1789d40;  alias, 1 drivers
v0x16b2540_0 .net "qb", 0 0, L_0x1789ed0;  alias, 1 drivers
v0x16b2630_0 .net "r", 0 0, L_0x17899b0;  1 drivers
v0x16b2700_0 .net "s", 0 0, L_0x1789b80;  1 drivers
S_0x16b1be0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b1990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1789d40/d .functor NOR 1, L_0x17899b0, L_0x1789ed0, C4<0>, C4<0>;
L_0x1789d40 .delay 1 (2,2,2) L_0x1789d40/d;
L_0x1789ed0/d .functor NOR 1, L_0x1789d40, L_0x1789b80, C4<0>, C4<0>;
L_0x1789ed0 .delay 1 (2,2,2) L_0x1789ed0/d;
v0x16b1e50_0 .net "q", 0 0, L_0x1789d40;  alias, 1 drivers
v0x16b1f30_0 .net "qb", 0 0, L_0x1789ed0;  alias, 1 drivers
v0x16b1ff0_0 .net "r", 0 0, L_0x17899b0;  alias, 1 drivers
v0x16b20c0_0 .net "s", 0 0, L_0x1789b80;  alias, 1 drivers
S_0x16b2800 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16b1720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178a040/d .functor NOT 1, L_0x1789d40, C4<0>, C4<0>, C4<0>;
L_0x178a040 .delay 1 (1,1,1) L_0x178a040/d;
L_0x178a170/d .functor AND 1, L_0x178a040, L_0x1710df0, C4<1>, C4<1>;
L_0x178a170 .delay 1 (3,3,3) L_0x178a170/d;
L_0x178a340/d .functor AND 1, L_0x1789d40, L_0x1710df0, C4<1>, C4<1>;
L_0x178a340 .delay 1 (3,3,3) L_0x178a340/d;
v0x16b30d0_0 .net "d", 0 0, L_0x1789d40;  alias, 1 drivers
v0x16b31e0_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16b32a0_0 .net "nd", 0 0, L_0x178a040;  1 drivers
v0x16b3340_0 .net "q", 0 0, L_0x178a4c0;  alias, 1 drivers
v0x16b33e0_0 .net "qb", 0 0, L_0x178a610;  alias, 1 drivers
v0x16b34d0_0 .net "r", 0 0, L_0x178a170;  1 drivers
v0x16b35a0_0 .net "s", 0 0, L_0x178a340;  1 drivers
S_0x16b2a70 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b2800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178a4c0/d .functor NOR 1, L_0x178a170, L_0x178a610, C4<0>, C4<0>;
L_0x178a4c0 .delay 1 (2,2,2) L_0x178a4c0/d;
L_0x178a610/d .functor NOR 1, L_0x178a4c0, L_0x178a340, C4<0>, C4<0>;
L_0x178a610 .delay 1 (2,2,2) L_0x178a610/d;
v0x16b2cf0_0 .net "q", 0 0, L_0x178a4c0;  alias, 1 drivers
v0x16b2dd0_0 .net "qb", 0 0, L_0x178a610;  alias, 1 drivers
v0x16b2e90_0 .net "r", 0 0, L_0x178a170;  alias, 1 drivers
v0x16b2f60_0 .net "s", 0 0, L_0x178a340;  alias, 1 drivers
S_0x16b3cc0 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x16ac900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178a810/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x178a810 .delay 1 (1,1,1) L_0x178a810/d;
v0x16b5c30_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16b5cd0_0 .net "d", 0 0, L_0x178bd80;  1 drivers
v0x16b5d90_0 .net "nclk", 0 0, L_0x178a810;  1 drivers
v0x16b5e90_0 .net "q", 0 0, L_0x178b5f0;  1 drivers
v0x16b5f80_0 .net "q_tmp", 0 0, L_0x178ae70;  1 drivers
v0x16b6070_0 .net "qb", 0 0, L_0x178b740;  1 drivers
v0x16b6160_0 .net "qb_tmp", 0 0, L_0x178b000;  1 drivers
S_0x16b3f30 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16b3cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178a960/d .functor NOT 1, L_0x178bd80, C4<0>, C4<0>, C4<0>;
L_0x178a960 .delay 1 (1,1,1) L_0x178a960/d;
L_0x178aae0/d .functor AND 1, L_0x178a960, L_0x178a810, C4<1>, C4<1>;
L_0x178aae0 .delay 1 (3,3,3) L_0x178aae0/d;
L_0x178acb0/d .functor AND 1, L_0x178bd80, L_0x178a810, C4<1>, C4<1>;
L_0x178acb0 .delay 1 (3,3,3) L_0x178acb0/d;
v0x16b47c0_0 .net "d", 0 0, L_0x178bd80;  alias, 1 drivers
v0x16b48a0_0 .net "g", 0 0, L_0x178a810;  alias, 1 drivers
v0x16b4960_0 .net "nd", 0 0, L_0x178a960;  1 drivers
v0x16b4a00_0 .net "q", 0 0, L_0x178ae70;  alias, 1 drivers
v0x16b4ad0_0 .net "qb", 0 0, L_0x178b000;  alias, 1 drivers
v0x16b4bc0_0 .net "r", 0 0, L_0x178aae0;  1 drivers
v0x16b4c90_0 .net "s", 0 0, L_0x178acb0;  1 drivers
S_0x16b41a0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b3f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178ae70/d .functor NOR 1, L_0x178aae0, L_0x178b000, C4<0>, C4<0>;
L_0x178ae70 .delay 1 (2,2,2) L_0x178ae70/d;
L_0x178b000/d .functor NOR 1, L_0x178ae70, L_0x178acb0, C4<0>, C4<0>;
L_0x178b000 .delay 1 (2,2,2) L_0x178b000/d;
v0x16b4410_0 .net "q", 0 0, L_0x178ae70;  alias, 1 drivers
v0x16b44f0_0 .net "qb", 0 0, L_0x178b000;  alias, 1 drivers
v0x16b45b0_0 .net "r", 0 0, L_0x178aae0;  alias, 1 drivers
v0x16b4650_0 .net "s", 0 0, L_0x178acb0;  alias, 1 drivers
S_0x16b4d90 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16b3cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178b170/d .functor NOT 1, L_0x178ae70, C4<0>, C4<0>, C4<0>;
L_0x178b170 .delay 1 (1,1,1) L_0x178b170/d;
L_0x178b2a0/d .functor AND 1, L_0x178b170, L_0x1710df0, C4<1>, C4<1>;
L_0x178b2a0 .delay 1 (3,3,3) L_0x178b2a0/d;
L_0x178b470/d .functor AND 1, L_0x178ae70, L_0x1710df0, C4<1>, C4<1>;
L_0x178b470 .delay 1 (3,3,3) L_0x178b470/d;
v0x16b5660_0 .net "d", 0 0, L_0x178ae70;  alias, 1 drivers
v0x16b5770_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16b5830_0 .net "nd", 0 0, L_0x178b170;  1 drivers
v0x16b58d0_0 .net "q", 0 0, L_0x178b5f0;  alias, 1 drivers
v0x16b5970_0 .net "qb", 0 0, L_0x178b740;  alias, 1 drivers
v0x16b5a60_0 .net "r", 0 0, L_0x178b2a0;  1 drivers
v0x16b5b30_0 .net "s", 0 0, L_0x178b470;  1 drivers
S_0x16b5000 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b4d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x178b5f0/d .functor NOR 1, L_0x178b2a0, L_0x178b740, C4<0>, C4<0>;
L_0x178b5f0 .delay 1 (2,2,2) L_0x178b5f0/d;
L_0x178b740/d .functor NOR 1, L_0x178b5f0, L_0x178b470, C4<0>, C4<0>;
L_0x178b740 .delay 1 (2,2,2) L_0x178b740/d;
v0x16b5280_0 .net "q", 0 0, L_0x178b5f0;  alias, 1 drivers
v0x16b5360_0 .net "qb", 0 0, L_0x178b740;  alias, 1 drivers
v0x16b5420_0 .net "r", 0 0, L_0x178b2a0;  alias, 1 drivers
v0x16b54f0_0 .net "s", 0 0, L_0x178b470;  alias, 1 drivers
S_0x16b65b0 .scope module, "r2" "reg4" 20 52, 16 3 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x16bff00_0 .net "D", 3 0, L_0x17794c0;  alias, 1 drivers
v0x16bffe0_0 .net "Q", 3 0, L_0x1787460;  alias, 1 drivers
v0x16c0080_0 .net "QB", 3 0, L_0x1787500;  alias, 1 drivers
v0x16c0140_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
L_0x1786ef0 .part L_0x17794c0, 0, 1;
L_0x17870d0 .part L_0x17794c0, 1, 1;
L_0x1787200 .part L_0x17794c0, 2, 1;
L_0x1787330 .part L_0x17794c0, 3, 1;
L_0x1787460 .concat [ 1 1 1 1], L_0x17838f0, L_0x1784940, L_0x1785a70, L_0x1786ba0;
L_0x1787500 .concat [ 1 1 1 1], L_0x1783a00, L_0x1784a90, L_0x1785bc0, L_0x1786cf0;
S_0x16b6800 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x16b65b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1782db0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1782db0 .delay 1 (1,1,1) L_0x1782db0/d;
v0x16b8820_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16b88c0_0 .net "d", 0 0, L_0x1786ef0;  1 drivers
v0x16b8980_0 .net "nclk", 0 0, L_0x1782db0;  1 drivers
v0x16b8a80_0 .net "q", 0 0, L_0x17838f0;  1 drivers
v0x16b8b70_0 .net "q_tmp", 0 0, L_0x1783230;  1 drivers
v0x16b8c60_0 .net "qb", 0 0, L_0x1783a00;  1 drivers
v0x16b8d50_0 .net "qb_tmp", 0 0, L_0x1783380;  1 drivers
S_0x16b6a90 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16b6800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1782e70/d .functor NOT 1, L_0x1786ef0, C4<0>, C4<0>, C4<0>;
L_0x1782e70 .delay 1 (1,1,1) L_0x1782e70/d;
L_0x1782f30/d .functor AND 1, L_0x1782e70, L_0x1782db0, C4<1>, C4<1>;
L_0x1782f30 .delay 1 (3,3,3) L_0x1782f30/d;
L_0x1783090/d .functor AND 1, L_0x1786ef0, L_0x1782db0, C4<1>, C4<1>;
L_0x1783090 .delay 1 (3,3,3) L_0x1783090/d;
v0x16b73b0_0 .net "d", 0 0, L_0x1786ef0;  alias, 1 drivers
v0x16b7490_0 .net "g", 0 0, L_0x1782db0;  alias, 1 drivers
v0x16b7550_0 .net "nd", 0 0, L_0x1782e70;  1 drivers
v0x16b75f0_0 .net "q", 0 0, L_0x1783230;  alias, 1 drivers
v0x16b76c0_0 .net "qb", 0 0, L_0x1783380;  alias, 1 drivers
v0x16b77b0_0 .net "r", 0 0, L_0x1782f30;  1 drivers
v0x16b7880_0 .net "s", 0 0, L_0x1783090;  1 drivers
S_0x16b6d30 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b6a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1783230/d .functor NOR 1, L_0x1782f30, L_0x1783380, C4<0>, C4<0>;
L_0x1783230 .delay 1 (2,2,2) L_0x1783230/d;
L_0x1783380/d .functor NOR 1, L_0x1783230, L_0x1783090, C4<0>, C4<0>;
L_0x1783380 .delay 1 (2,2,2) L_0x1783380/d;
v0x16b6fd0_0 .net "q", 0 0, L_0x1783230;  alias, 1 drivers
v0x16b70b0_0 .net "qb", 0 0, L_0x1783380;  alias, 1 drivers
v0x16b7170_0 .net "r", 0 0, L_0x1782f30;  alias, 1 drivers
v0x16b7240_0 .net "s", 0 0, L_0x1783090;  alias, 1 drivers
S_0x16b7980 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16b6800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17834d0/d .functor NOT 1, L_0x1783230, C4<0>, C4<0>, C4<0>;
L_0x17834d0 .delay 1 (1,1,1) L_0x17834d0/d;
L_0x17835e0/d .functor AND 1, L_0x17834d0, L_0x1710df0, C4<1>, C4<1>;
L_0x17835e0 .delay 1 (3,3,3) L_0x17835e0/d;
L_0x1783790/d .functor AND 1, L_0x1783230, L_0x1710df0, C4<1>, C4<1>;
L_0x1783790 .delay 1 (3,3,3) L_0x1783790/d;
v0x16b8250_0 .net "d", 0 0, L_0x1783230;  alias, 1 drivers
v0x16b8360_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16b8420_0 .net "nd", 0 0, L_0x17834d0;  1 drivers
v0x16b84c0_0 .net "q", 0 0, L_0x17838f0;  alias, 1 drivers
v0x16b8560_0 .net "qb", 0 0, L_0x1783a00;  alias, 1 drivers
v0x16b8650_0 .net "r", 0 0, L_0x17835e0;  1 drivers
v0x16b8720_0 .net "s", 0 0, L_0x1783790;  1 drivers
S_0x16b7bf0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b7980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17838f0/d .functor NOR 1, L_0x17835e0, L_0x1783a00, C4<0>, C4<0>;
L_0x17838f0 .delay 1 (2,2,2) L_0x17838f0/d;
L_0x1783a00/d .functor NOR 1, L_0x17838f0, L_0x1783790, C4<0>, C4<0>;
L_0x1783a00 .delay 1 (2,2,2) L_0x1783a00/d;
v0x16b7e70_0 .net "q", 0 0, L_0x17838f0;  alias, 1 drivers
v0x16b7f50_0 .net "qb", 0 0, L_0x1783a00;  alias, 1 drivers
v0x16b8010_0 .net "r", 0 0, L_0x17835e0;  alias, 1 drivers
v0x16b80e0_0 .net "s", 0 0, L_0x1783790;  alias, 1 drivers
S_0x16b8e40 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x16b65b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1783be0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1783be0 .delay 1 (1,1,1) L_0x1783be0/d;
v0x16badb0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16bae50_0 .net "d", 0 0, L_0x17870d0;  1 drivers
v0x16baf10_0 .net "nclk", 0 0, L_0x1783be0;  1 drivers
v0x16bb010_0 .net "q", 0 0, L_0x1784940;  1 drivers
v0x16bb100_0 .net "q_tmp", 0 0, L_0x17841c0;  1 drivers
v0x16bb1f0_0 .net "qb", 0 0, L_0x1784a90;  1 drivers
v0x16bb2e0_0 .net "qb_tmp", 0 0, L_0x1784350;  1 drivers
S_0x16b90d0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16b8e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1783cf0/d .functor NOT 1, L_0x17870d0, C4<0>, C4<0>, C4<0>;
L_0x1783cf0 .delay 1 (1,1,1) L_0x1783cf0/d;
L_0x1783e50/d .functor AND 1, L_0x1783cf0, L_0x1783be0, C4<1>, C4<1>;
L_0x1783e50 .delay 1 (3,3,3) L_0x1783e50/d;
L_0x1784000/d .functor AND 1, L_0x17870d0, L_0x1783be0, C4<1>, C4<1>;
L_0x1784000 .delay 1 (3,3,3) L_0x1784000/d;
v0x16b9940_0 .net "d", 0 0, L_0x17870d0;  alias, 1 drivers
v0x16b9a20_0 .net "g", 0 0, L_0x1783be0;  alias, 1 drivers
v0x16b9ae0_0 .net "nd", 0 0, L_0x1783cf0;  1 drivers
v0x16b9b80_0 .net "q", 0 0, L_0x17841c0;  alias, 1 drivers
v0x16b9c50_0 .net "qb", 0 0, L_0x1784350;  alias, 1 drivers
v0x16b9d40_0 .net "r", 0 0, L_0x1783e50;  1 drivers
v0x16b9e10_0 .net "s", 0 0, L_0x1784000;  1 drivers
S_0x16b9320 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b90d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17841c0/d .functor NOR 1, L_0x1783e50, L_0x1784350, C4<0>, C4<0>;
L_0x17841c0 .delay 1 (2,2,2) L_0x17841c0/d;
L_0x1784350/d .functor NOR 1, L_0x17841c0, L_0x1784000, C4<0>, C4<0>;
L_0x1784350 .delay 1 (2,2,2) L_0x1784350/d;
v0x16b9590_0 .net "q", 0 0, L_0x17841c0;  alias, 1 drivers
v0x16b9670_0 .net "qb", 0 0, L_0x1784350;  alias, 1 drivers
v0x16b9730_0 .net "r", 0 0, L_0x1783e50;  alias, 1 drivers
v0x16b97d0_0 .net "s", 0 0, L_0x1784000;  alias, 1 drivers
S_0x16b9f10 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16b8e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17844c0/d .functor NOT 1, L_0x17841c0, C4<0>, C4<0>, C4<0>;
L_0x17844c0 .delay 1 (1,1,1) L_0x17844c0/d;
L_0x17845f0/d .functor AND 1, L_0x17844c0, L_0x1710df0, C4<1>, C4<1>;
L_0x17845f0 .delay 1 (3,3,3) L_0x17845f0/d;
L_0x17847c0/d .functor AND 1, L_0x17841c0, L_0x1710df0, C4<1>, C4<1>;
L_0x17847c0 .delay 1 (3,3,3) L_0x17847c0/d;
v0x16ba7e0_0 .net "d", 0 0, L_0x17841c0;  alias, 1 drivers
v0x16ba8f0_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16ba9b0_0 .net "nd", 0 0, L_0x17844c0;  1 drivers
v0x16baa50_0 .net "q", 0 0, L_0x1784940;  alias, 1 drivers
v0x16baaf0_0 .net "qb", 0 0, L_0x1784a90;  alias, 1 drivers
v0x16babe0_0 .net "r", 0 0, L_0x17845f0;  1 drivers
v0x16bacb0_0 .net "s", 0 0, L_0x17847c0;  1 drivers
S_0x16ba180 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16b9f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1784940/d .functor NOR 1, L_0x17845f0, L_0x1784a90, C4<0>, C4<0>;
L_0x1784940 .delay 1 (2,2,2) L_0x1784940/d;
L_0x1784a90/d .functor NOR 1, L_0x1784940, L_0x17847c0, C4<0>, C4<0>;
L_0x1784a90 .delay 1 (2,2,2) L_0x1784a90/d;
v0x16ba400_0 .net "q", 0 0, L_0x1784940;  alias, 1 drivers
v0x16ba4e0_0 .net "qb", 0 0, L_0x1784a90;  alias, 1 drivers
v0x16ba5a0_0 .net "r", 0 0, L_0x17845f0;  alias, 1 drivers
v0x16ba670_0 .net "s", 0 0, L_0x17847c0;  alias, 1 drivers
S_0x16bb3d0 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x16b65b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1784c90/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1784c90 .delay 1 (1,1,1) L_0x1784c90/d;
v0x16bd350_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16bd3f0_0 .net "d", 0 0, L_0x1787200;  1 drivers
v0x16bd4b0_0 .net "nclk", 0 0, L_0x1784c90;  1 drivers
v0x16bd5b0_0 .net "q", 0 0, L_0x1785a70;  1 drivers
v0x16bd6a0_0 .net "q_tmp", 0 0, L_0x17852f0;  1 drivers
v0x16bd790_0 .net "qb", 0 0, L_0x1785bc0;  1 drivers
v0x16bd880_0 .net "qb_tmp", 0 0, L_0x1785480;  1 drivers
S_0x16bb640 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16bb3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1784de0/d .functor NOT 1, L_0x1787200, C4<0>, C4<0>, C4<0>;
L_0x1784de0 .delay 1 (1,1,1) L_0x1784de0/d;
L_0x1784f60/d .functor AND 1, L_0x1784de0, L_0x1784c90, C4<1>, C4<1>;
L_0x1784f60 .delay 1 (3,3,3) L_0x1784f60/d;
L_0x1785130/d .functor AND 1, L_0x1787200, L_0x1784c90, C4<1>, C4<1>;
L_0x1785130 .delay 1 (3,3,3) L_0x1785130/d;
v0x16bbee0_0 .net "d", 0 0, L_0x1787200;  alias, 1 drivers
v0x16bbfc0_0 .net "g", 0 0, L_0x1784c90;  alias, 1 drivers
v0x16bc080_0 .net "nd", 0 0, L_0x1784de0;  1 drivers
v0x16bc120_0 .net "q", 0 0, L_0x17852f0;  alias, 1 drivers
v0x16bc1f0_0 .net "qb", 0 0, L_0x1785480;  alias, 1 drivers
v0x16bc2e0_0 .net "r", 0 0, L_0x1784f60;  1 drivers
v0x16bc3b0_0 .net "s", 0 0, L_0x1785130;  1 drivers
S_0x16bb890 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16bb640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17852f0/d .functor NOR 1, L_0x1784f60, L_0x1785480, C4<0>, C4<0>;
L_0x17852f0 .delay 1 (2,2,2) L_0x17852f0/d;
L_0x1785480/d .functor NOR 1, L_0x17852f0, L_0x1785130, C4<0>, C4<0>;
L_0x1785480 .delay 1 (2,2,2) L_0x1785480/d;
v0x16bbb00_0 .net "q", 0 0, L_0x17852f0;  alias, 1 drivers
v0x16bbbe0_0 .net "qb", 0 0, L_0x1785480;  alias, 1 drivers
v0x16bbca0_0 .net "r", 0 0, L_0x1784f60;  alias, 1 drivers
v0x16bbd70_0 .net "s", 0 0, L_0x1785130;  alias, 1 drivers
S_0x16bc4b0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16bb3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17855f0/d .functor NOT 1, L_0x17852f0, C4<0>, C4<0>, C4<0>;
L_0x17855f0 .delay 1 (1,1,1) L_0x17855f0/d;
L_0x1785720/d .functor AND 1, L_0x17855f0, L_0x1710df0, C4<1>, C4<1>;
L_0x1785720 .delay 1 (3,3,3) L_0x1785720/d;
L_0x17858f0/d .functor AND 1, L_0x17852f0, L_0x1710df0, C4<1>, C4<1>;
L_0x17858f0 .delay 1 (3,3,3) L_0x17858f0/d;
v0x16bcd80_0 .net "d", 0 0, L_0x17852f0;  alias, 1 drivers
v0x16bce90_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16bcf50_0 .net "nd", 0 0, L_0x17855f0;  1 drivers
v0x16bcff0_0 .net "q", 0 0, L_0x1785a70;  alias, 1 drivers
v0x16bd090_0 .net "qb", 0 0, L_0x1785bc0;  alias, 1 drivers
v0x16bd180_0 .net "r", 0 0, L_0x1785720;  1 drivers
v0x16bd250_0 .net "s", 0 0, L_0x17858f0;  1 drivers
S_0x16bc720 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16bc4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1785a70/d .functor NOR 1, L_0x1785720, L_0x1785bc0, C4<0>, C4<0>;
L_0x1785a70 .delay 1 (2,2,2) L_0x1785a70/d;
L_0x1785bc0/d .functor NOR 1, L_0x1785a70, L_0x17858f0, C4<0>, C4<0>;
L_0x1785bc0 .delay 1 (2,2,2) L_0x1785bc0/d;
v0x16bc9a0_0 .net "q", 0 0, L_0x1785a70;  alias, 1 drivers
v0x16bca80_0 .net "qb", 0 0, L_0x1785bc0;  alias, 1 drivers
v0x16bcb40_0 .net "r", 0 0, L_0x1785720;  alias, 1 drivers
v0x16bcc10_0 .net "s", 0 0, L_0x17858f0;  alias, 1 drivers
S_0x16bd970 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x16b65b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1785dc0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1785dc0 .delay 1 (1,1,1) L_0x1785dc0/d;
v0x16bf8e0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16bf980_0 .net "d", 0 0, L_0x1787330;  1 drivers
v0x16bfa40_0 .net "nclk", 0 0, L_0x1785dc0;  1 drivers
v0x16bfb40_0 .net "q", 0 0, L_0x1786ba0;  1 drivers
v0x16bfc30_0 .net "q_tmp", 0 0, L_0x1786420;  1 drivers
v0x16bfd20_0 .net "qb", 0 0, L_0x1786cf0;  1 drivers
v0x16bfe10_0 .net "qb_tmp", 0 0, L_0x17865b0;  1 drivers
S_0x16bdbe0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16bd970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1785f10/d .functor NOT 1, L_0x1787330, C4<0>, C4<0>, C4<0>;
L_0x1785f10 .delay 1 (1,1,1) L_0x1785f10/d;
L_0x1786090/d .functor AND 1, L_0x1785f10, L_0x1785dc0, C4<1>, C4<1>;
L_0x1786090 .delay 1 (3,3,3) L_0x1786090/d;
L_0x1786260/d .functor AND 1, L_0x1787330, L_0x1785dc0, C4<1>, C4<1>;
L_0x1786260 .delay 1 (3,3,3) L_0x1786260/d;
v0x16be470_0 .net "d", 0 0, L_0x1787330;  alias, 1 drivers
v0x16be550_0 .net "g", 0 0, L_0x1785dc0;  alias, 1 drivers
v0x16be610_0 .net "nd", 0 0, L_0x1785f10;  1 drivers
v0x16be6b0_0 .net "q", 0 0, L_0x1786420;  alias, 1 drivers
v0x16be780_0 .net "qb", 0 0, L_0x17865b0;  alias, 1 drivers
v0x16be870_0 .net "r", 0 0, L_0x1786090;  1 drivers
v0x16be940_0 .net "s", 0 0, L_0x1786260;  1 drivers
S_0x16bde50 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16bdbe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1786420/d .functor NOR 1, L_0x1786090, L_0x17865b0, C4<0>, C4<0>;
L_0x1786420 .delay 1 (2,2,2) L_0x1786420/d;
L_0x17865b0/d .functor NOR 1, L_0x1786420, L_0x1786260, C4<0>, C4<0>;
L_0x17865b0 .delay 1 (2,2,2) L_0x17865b0/d;
v0x16be0c0_0 .net "q", 0 0, L_0x1786420;  alias, 1 drivers
v0x16be1a0_0 .net "qb", 0 0, L_0x17865b0;  alias, 1 drivers
v0x16be260_0 .net "r", 0 0, L_0x1786090;  alias, 1 drivers
v0x16be300_0 .net "s", 0 0, L_0x1786260;  alias, 1 drivers
S_0x16bea40 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16bd970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1786720/d .functor NOT 1, L_0x1786420, C4<0>, C4<0>, C4<0>;
L_0x1786720 .delay 1 (1,1,1) L_0x1786720/d;
L_0x1786850/d .functor AND 1, L_0x1786720, L_0x1710df0, C4<1>, C4<1>;
L_0x1786850 .delay 1 (3,3,3) L_0x1786850/d;
L_0x1786a20/d .functor AND 1, L_0x1786420, L_0x1710df0, C4<1>, C4<1>;
L_0x1786a20 .delay 1 (3,3,3) L_0x1786a20/d;
v0x16bf310_0 .net "d", 0 0, L_0x1786420;  alias, 1 drivers
v0x16bf420_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16bf4e0_0 .net "nd", 0 0, L_0x1786720;  1 drivers
v0x16bf580_0 .net "q", 0 0, L_0x1786ba0;  alias, 1 drivers
v0x16bf620_0 .net "qb", 0 0, L_0x1786cf0;  alias, 1 drivers
v0x16bf710_0 .net "r", 0 0, L_0x1786850;  1 drivers
v0x16bf7e0_0 .net "s", 0 0, L_0x1786a20;  1 drivers
S_0x16becb0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16bea40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1786ba0/d .functor NOR 1, L_0x1786850, L_0x1786cf0, C4<0>, C4<0>;
L_0x1786ba0 .delay 1 (2,2,2) L_0x1786ba0/d;
L_0x1786cf0/d .functor NOR 1, L_0x1786ba0, L_0x1786a20, C4<0>, C4<0>;
L_0x1786cf0 .delay 1 (2,2,2) L_0x1786cf0/d;
v0x16bef30_0 .net "q", 0 0, L_0x1786ba0;  alias, 1 drivers
v0x16bf010_0 .net "qb", 0 0, L_0x1786cf0;  alias, 1 drivers
v0x16bf0d0_0 .net "r", 0 0, L_0x1786850;  alias, 1 drivers
v0x16bf1a0_0 .net "s", 0 0, L_0x1786a20;  alias, 1 drivers
S_0x16c0260 .scope module, "r3" "reg4" 20 51, 16 3 0, S_0x1682160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x16c9bb0_0 .net "D", 3 0, L_0x1776de0;  alias, 1 drivers
v0x16c9c90_0 .net "Q", 3 0, L_0x1782c70;  alias, 1 drivers
v0x16c9d30_0 .net "QB", 3 0, L_0x1782d10;  alias, 1 drivers
v0x16c9df0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
L_0x1782720 .part L_0x1776de0, 0, 1;
L_0x17828e0 .part L_0x1776de0, 1, 1;
L_0x1782a10 .part L_0x1776de0, 2, 1;
L_0x1782b40 .part L_0x1776de0, 3, 1;
L_0x1782c70 .concat [ 1 1 1 1], L_0x177f790, L_0x1780550, L_0x17814c0, L_0x1782430;
L_0x1782d10 .concat [ 1 1 1 1], L_0x177f8a0, L_0x1780660, L_0x17815d0, L_0x1782540;
S_0x16c04b0 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x16c0260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x177e350/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x177e350 .delay 1 (1,1,1) L_0x177e350/d;
v0x16c24d0_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16c2570_0 .net "d", 0 0, L_0x1782720;  1 drivers
v0x16c2630_0 .net "nclk", 0 0, L_0x177e350;  1 drivers
v0x16c2730_0 .net "q", 0 0, L_0x177f790;  1 drivers
v0x16c2820_0 .net "q_tmp", 0 0, L_0x177e9e0;  1 drivers
v0x16c2910_0 .net "qb", 0 0, L_0x177f8a0;  1 drivers
v0x16c2a00_0 .net "qb_tmp", 0 0, L_0x177eaa0;  1 drivers
S_0x16c0740 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16c04b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x177e5c0/d .functor NOT 1, L_0x1782720, C4<0>, C4<0>, C4<0>;
L_0x177e5c0 .delay 1 (1,1,1) L_0x177e5c0/d;
L_0x177e720/d .functor AND 1, L_0x177e5c0, L_0x177e350, C4<1>, C4<1>;
L_0x177e720 .delay 1 (3,3,3) L_0x177e720/d;
L_0x177e8d0/d .functor AND 1, L_0x1782720, L_0x177e350, C4<1>, C4<1>;
L_0x177e8d0 .delay 1 (3,3,3) L_0x177e8d0/d;
v0x16c1060_0 .net "d", 0 0, L_0x1782720;  alias, 1 drivers
v0x16c1140_0 .net "g", 0 0, L_0x177e350;  alias, 1 drivers
v0x16c1200_0 .net "nd", 0 0, L_0x177e5c0;  1 drivers
v0x16c12a0_0 .net "q", 0 0, L_0x177e9e0;  alias, 1 drivers
v0x16c1370_0 .net "qb", 0 0, L_0x177eaa0;  alias, 1 drivers
v0x16c1460_0 .net "r", 0 0, L_0x177e720;  1 drivers
v0x16c1530_0 .net "s", 0 0, L_0x177e8d0;  1 drivers
S_0x16c09e0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16c0740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x177e9e0/d .functor NOR 1, L_0x177e720, L_0x177eaa0, C4<0>, C4<0>;
L_0x177e9e0 .delay 1 (2,2,2) L_0x177e9e0/d;
L_0x177eaa0/d .functor NOR 1, L_0x177e9e0, L_0x177e8d0, C4<0>, C4<0>;
L_0x177eaa0 .delay 1 (2,2,2) L_0x177eaa0/d;
v0x16c0c80_0 .net "q", 0 0, L_0x177e9e0;  alias, 1 drivers
v0x16c0d60_0 .net "qb", 0 0, L_0x177eaa0;  alias, 1 drivers
v0x16c0e20_0 .net "r", 0 0, L_0x177e720;  alias, 1 drivers
v0x16c0ef0_0 .net "s", 0 0, L_0x177e8d0;  alias, 1 drivers
S_0x16c1630 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16c04b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x177eb60/d .functor NOT 1, L_0x177e9e0, C4<0>, C4<0>, C4<0>;
L_0x177eb60 .delay 1 (1,1,1) L_0x177eb60/d;
L_0x177ec70/d .functor AND 1, L_0x177eb60, L_0x1710df0, C4<1>, C4<1>;
L_0x177ec70 .delay 1 (3,3,3) L_0x177ec70/d;
L_0x177f630/d .functor AND 1, L_0x177e9e0, L_0x1710df0, C4<1>, C4<1>;
L_0x177f630 .delay 1 (3,3,3) L_0x177f630/d;
v0x16c1f00_0 .net "d", 0 0, L_0x177e9e0;  alias, 1 drivers
v0x16c2010_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16c20d0_0 .net "nd", 0 0, L_0x177eb60;  1 drivers
v0x16c2170_0 .net "q", 0 0, L_0x177f790;  alias, 1 drivers
v0x16c2210_0 .net "qb", 0 0, L_0x177f8a0;  alias, 1 drivers
v0x16c2300_0 .net "r", 0 0, L_0x177ec70;  1 drivers
v0x16c23d0_0 .net "s", 0 0, L_0x177f630;  1 drivers
S_0x16c18a0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16c1630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x177f790/d .functor NOR 1, L_0x177ec70, L_0x177f8a0, C4<0>, C4<0>;
L_0x177f790 .delay 1 (2,2,2) L_0x177f790/d;
L_0x177f8a0/d .functor NOR 1, L_0x177f790, L_0x177f630, C4<0>, C4<0>;
L_0x177f8a0 .delay 1 (2,2,2) L_0x177f8a0/d;
v0x16c1b20_0 .net "q", 0 0, L_0x177f790;  alias, 1 drivers
v0x16c1c00_0 .net "qb", 0 0, L_0x177f8a0;  alias, 1 drivers
v0x16c1cc0_0 .net "r", 0 0, L_0x177ec70;  alias, 1 drivers
v0x16c1d90_0 .net "s", 0 0, L_0x177f630;  alias, 1 drivers
S_0x16c2af0 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x16c0260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x177f960/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x177f960 .delay 1 (1,1,1) L_0x177f960/d;
v0x16c4a60_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16c4b00_0 .net "d", 0 0, L_0x17828e0;  1 drivers
v0x16c4bc0_0 .net "nclk", 0 0, L_0x177f960;  1 drivers
v0x16c4cc0_0 .net "q", 0 0, L_0x1780550;  1 drivers
v0x16c4db0_0 .net "q_tmp", 0 0, L_0x177fe90;  1 drivers
v0x16c4ea0_0 .net "qb", 0 0, L_0x1780660;  1 drivers
v0x16c4f90_0 .net "qb_tmp", 0 0, L_0x177ffe0;  1 drivers
S_0x16c2d80 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16c2af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x177fa70/d .functor NOT 1, L_0x17828e0, C4<0>, C4<0>, C4<0>;
L_0x177fa70 .delay 1 (1,1,1) L_0x177fa70/d;
L_0x177fbd0/d .functor AND 1, L_0x177fa70, L_0x177f960, C4<1>, C4<1>;
L_0x177fbd0 .delay 1 (3,3,3) L_0x177fbd0/d;
L_0x177fd80/d .functor AND 1, L_0x17828e0, L_0x177f960, C4<1>, C4<1>;
L_0x177fd80 .delay 1 (3,3,3) L_0x177fd80/d;
v0x16c35f0_0 .net "d", 0 0, L_0x17828e0;  alias, 1 drivers
v0x16c36d0_0 .net "g", 0 0, L_0x177f960;  alias, 1 drivers
v0x16c3790_0 .net "nd", 0 0, L_0x177fa70;  1 drivers
v0x16c3830_0 .net "q", 0 0, L_0x177fe90;  alias, 1 drivers
v0x16c3900_0 .net "qb", 0 0, L_0x177ffe0;  alias, 1 drivers
v0x16c39f0_0 .net "r", 0 0, L_0x177fbd0;  1 drivers
v0x16c3ac0_0 .net "s", 0 0, L_0x177fd80;  1 drivers
S_0x16c2fd0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16c2d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x177fe90/d .functor NOR 1, L_0x177fbd0, L_0x177ffe0, C4<0>, C4<0>;
L_0x177fe90 .delay 1 (2,2,2) L_0x177fe90/d;
L_0x177ffe0/d .functor NOR 1, L_0x177fe90, L_0x177fd80, C4<0>, C4<0>;
L_0x177ffe0 .delay 1 (2,2,2) L_0x177ffe0/d;
v0x16c3240_0 .net "q", 0 0, L_0x177fe90;  alias, 1 drivers
v0x16c3320_0 .net "qb", 0 0, L_0x177ffe0;  alias, 1 drivers
v0x16c33e0_0 .net "r", 0 0, L_0x177fbd0;  alias, 1 drivers
v0x16c3480_0 .net "s", 0 0, L_0x177fd80;  alias, 1 drivers
S_0x16c3bc0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16c2af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1780130/d .functor NOT 1, L_0x177fe90, C4<0>, C4<0>, C4<0>;
L_0x1780130 .delay 1 (1,1,1) L_0x1780130/d;
L_0x1780240/d .functor AND 1, L_0x1780130, L_0x1710df0, C4<1>, C4<1>;
L_0x1780240 .delay 1 (3,3,3) L_0x1780240/d;
L_0x17803f0/d .functor AND 1, L_0x177fe90, L_0x1710df0, C4<1>, C4<1>;
L_0x17803f0 .delay 1 (3,3,3) L_0x17803f0/d;
v0x16c4490_0 .net "d", 0 0, L_0x177fe90;  alias, 1 drivers
v0x16c45a0_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16c4660_0 .net "nd", 0 0, L_0x1780130;  1 drivers
v0x16c4700_0 .net "q", 0 0, L_0x1780550;  alias, 1 drivers
v0x16c47a0_0 .net "qb", 0 0, L_0x1780660;  alias, 1 drivers
v0x16c4890_0 .net "r", 0 0, L_0x1780240;  1 drivers
v0x16c4960_0 .net "s", 0 0, L_0x17803f0;  1 drivers
S_0x16c3e30 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16c3bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1780550/d .functor NOR 1, L_0x1780240, L_0x1780660, C4<0>, C4<0>;
L_0x1780550 .delay 1 (2,2,2) L_0x1780550/d;
L_0x1780660/d .functor NOR 1, L_0x1780550, L_0x17803f0, C4<0>, C4<0>;
L_0x1780660 .delay 1 (2,2,2) L_0x1780660/d;
v0x16c40b0_0 .net "q", 0 0, L_0x1780550;  alias, 1 drivers
v0x16c4190_0 .net "qb", 0 0, L_0x1780660;  alias, 1 drivers
v0x16c4250_0 .net "r", 0 0, L_0x1780240;  alias, 1 drivers
v0x16c4320_0 .net "s", 0 0, L_0x17803f0;  alias, 1 drivers
S_0x16c5080 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x16c0260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1780840/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x1780840 .delay 1 (1,1,1) L_0x1780840/d;
v0x16c7000_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16c70a0_0 .net "d", 0 0, L_0x1782a10;  1 drivers
v0x16c7160_0 .net "nclk", 0 0, L_0x1780840;  1 drivers
v0x16c7260_0 .net "q", 0 0, L_0x17814c0;  1 drivers
v0x16c7350_0 .net "q_tmp", 0 0, L_0x1780e00;  1 drivers
v0x16c7440_0 .net "qb", 0 0, L_0x17815d0;  1 drivers
v0x16c7530_0 .net "qb_tmp", 0 0, L_0x1780f50;  1 drivers
S_0x16c52f0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16c5080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1780950/d .functor NOT 1, L_0x1782a10, C4<0>, C4<0>, C4<0>;
L_0x1780950 .delay 1 (1,1,1) L_0x1780950/d;
L_0x1780ab0/d .functor AND 1, L_0x1780950, L_0x1780840, C4<1>, C4<1>;
L_0x1780ab0 .delay 1 (3,3,3) L_0x1780ab0/d;
L_0x1780c60/d .functor AND 1, L_0x1782a10, L_0x1780840, C4<1>, C4<1>;
L_0x1780c60 .delay 1 (3,3,3) L_0x1780c60/d;
v0x16c5b90_0 .net "d", 0 0, L_0x1782a10;  alias, 1 drivers
v0x16c5c70_0 .net "g", 0 0, L_0x1780840;  alias, 1 drivers
v0x16c5d30_0 .net "nd", 0 0, L_0x1780950;  1 drivers
v0x16c5dd0_0 .net "q", 0 0, L_0x1780e00;  alias, 1 drivers
v0x16c5ea0_0 .net "qb", 0 0, L_0x1780f50;  alias, 1 drivers
v0x16c5f90_0 .net "r", 0 0, L_0x1780ab0;  1 drivers
v0x16c6060_0 .net "s", 0 0, L_0x1780c60;  1 drivers
S_0x16c5540 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16c52f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1780e00/d .functor NOR 1, L_0x1780ab0, L_0x1780f50, C4<0>, C4<0>;
L_0x1780e00 .delay 1 (2,2,2) L_0x1780e00/d;
L_0x1780f50/d .functor NOR 1, L_0x1780e00, L_0x1780c60, C4<0>, C4<0>;
L_0x1780f50 .delay 1 (2,2,2) L_0x1780f50/d;
v0x16c57b0_0 .net "q", 0 0, L_0x1780e00;  alias, 1 drivers
v0x16c5890_0 .net "qb", 0 0, L_0x1780f50;  alias, 1 drivers
v0x16c5950_0 .net "r", 0 0, L_0x1780ab0;  alias, 1 drivers
v0x16c5a20_0 .net "s", 0 0, L_0x1780c60;  alias, 1 drivers
S_0x16c6160 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16c5080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17810a0/d .functor NOT 1, L_0x1780e00, C4<0>, C4<0>, C4<0>;
L_0x17810a0 .delay 1 (1,1,1) L_0x17810a0/d;
L_0x17811b0/d .functor AND 1, L_0x17810a0, L_0x1710df0, C4<1>, C4<1>;
L_0x17811b0 .delay 1 (3,3,3) L_0x17811b0/d;
L_0x1781360/d .functor AND 1, L_0x1780e00, L_0x1710df0, C4<1>, C4<1>;
L_0x1781360 .delay 1 (3,3,3) L_0x1781360/d;
v0x16c6a30_0 .net "d", 0 0, L_0x1780e00;  alias, 1 drivers
v0x16c6b40_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16c6c00_0 .net "nd", 0 0, L_0x17810a0;  1 drivers
v0x16c6ca0_0 .net "q", 0 0, L_0x17814c0;  alias, 1 drivers
v0x16c6d40_0 .net "qb", 0 0, L_0x17815d0;  alias, 1 drivers
v0x16c6e30_0 .net "r", 0 0, L_0x17811b0;  1 drivers
v0x16c6f00_0 .net "s", 0 0, L_0x1781360;  1 drivers
S_0x16c63d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16c6160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17814c0/d .functor NOR 1, L_0x17811b0, L_0x17815d0, C4<0>, C4<0>;
L_0x17814c0 .delay 1 (2,2,2) L_0x17814c0/d;
L_0x17815d0/d .functor NOR 1, L_0x17814c0, L_0x1781360, C4<0>, C4<0>;
L_0x17815d0 .delay 1 (2,2,2) L_0x17815d0/d;
v0x16c6650_0 .net "q", 0 0, L_0x17814c0;  alias, 1 drivers
v0x16c6730_0 .net "qb", 0 0, L_0x17815d0;  alias, 1 drivers
v0x16c67f0_0 .net "r", 0 0, L_0x17811b0;  alias, 1 drivers
v0x16c68c0_0 .net "s", 0 0, L_0x1781360;  alias, 1 drivers
S_0x16c7620 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x16c0260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17817b0/d .functor NOT 1, L_0x1710df0, C4<0>, C4<0>, C4<0>;
L_0x17817b0 .delay 1 (1,1,1) L_0x17817b0/d;
v0x16c9590_0 .net "clk", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16c9630_0 .net "d", 0 0, L_0x1782b40;  1 drivers
v0x16c96f0_0 .net "nclk", 0 0, L_0x17817b0;  1 drivers
v0x16c97f0_0 .net "q", 0 0, L_0x1782430;  1 drivers
v0x16c98e0_0 .net "q_tmp", 0 0, L_0x1781d70;  1 drivers
v0x16c99d0_0 .net "qb", 0 0, L_0x1782540;  1 drivers
v0x16c9ac0_0 .net "qb_tmp", 0 0, L_0x1781ec0;  1 drivers
S_0x16c7890 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x16c7620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x17818c0/d .functor NOT 1, L_0x1782b40, C4<0>, C4<0>, C4<0>;
L_0x17818c0 .delay 1 (1,1,1) L_0x17818c0/d;
L_0x1781a20/d .functor AND 1, L_0x17818c0, L_0x17817b0, C4<1>, C4<1>;
L_0x1781a20 .delay 1 (3,3,3) L_0x1781a20/d;
L_0x1781bd0/d .functor AND 1, L_0x1782b40, L_0x17817b0, C4<1>, C4<1>;
L_0x1781bd0 .delay 1 (3,3,3) L_0x1781bd0/d;
v0x16c8120_0 .net "d", 0 0, L_0x1782b40;  alias, 1 drivers
v0x16c8200_0 .net "g", 0 0, L_0x17817b0;  alias, 1 drivers
v0x16c82c0_0 .net "nd", 0 0, L_0x17818c0;  1 drivers
v0x16c8360_0 .net "q", 0 0, L_0x1781d70;  alias, 1 drivers
v0x16c8430_0 .net "qb", 0 0, L_0x1781ec0;  alias, 1 drivers
v0x16c8520_0 .net "r", 0 0, L_0x1781a20;  1 drivers
v0x16c85f0_0 .net "s", 0 0, L_0x1781bd0;  1 drivers
S_0x16c7b00 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16c7890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1781d70/d .functor NOR 1, L_0x1781a20, L_0x1781ec0, C4<0>, C4<0>;
L_0x1781d70 .delay 1 (2,2,2) L_0x1781d70/d;
L_0x1781ec0/d .functor NOR 1, L_0x1781d70, L_0x1781bd0, C4<0>, C4<0>;
L_0x1781ec0 .delay 1 (2,2,2) L_0x1781ec0/d;
v0x16c7d70_0 .net "q", 0 0, L_0x1781d70;  alias, 1 drivers
v0x16c7e50_0 .net "qb", 0 0, L_0x1781ec0;  alias, 1 drivers
v0x16c7f10_0 .net "r", 0 0, L_0x1781a20;  alias, 1 drivers
v0x16c7fb0_0 .net "s", 0 0, L_0x1781bd0;  alias, 1 drivers
S_0x16c86f0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x16c7620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1782010/d .functor NOT 1, L_0x1781d70, C4<0>, C4<0>, C4<0>;
L_0x1782010 .delay 1 (1,1,1) L_0x1782010/d;
L_0x1782120/d .functor AND 1, L_0x1782010, L_0x1710df0, C4<1>, C4<1>;
L_0x1782120 .delay 1 (3,3,3) L_0x1782120/d;
L_0x17822d0/d .functor AND 1, L_0x1781d70, L_0x1710df0, C4<1>, C4<1>;
L_0x17822d0 .delay 1 (3,3,3) L_0x17822d0/d;
v0x16c8fc0_0 .net "d", 0 0, L_0x1781d70;  alias, 1 drivers
v0x16c90d0_0 .net "g", 0 0, L_0x1710df0;  alias, 1 drivers
v0x16c9190_0 .net "nd", 0 0, L_0x1782010;  1 drivers
v0x16c9230_0 .net "q", 0 0, L_0x1782430;  alias, 1 drivers
v0x16c92d0_0 .net "qb", 0 0, L_0x1782540;  alias, 1 drivers
v0x16c93c0_0 .net "r", 0 0, L_0x1782120;  1 drivers
v0x16c9490_0 .net "s", 0 0, L_0x17822d0;  1 drivers
S_0x16c8960 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x16c86f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1782430/d .functor NOR 1, L_0x1782120, L_0x1782540, C4<0>, C4<0>;
L_0x1782430 .delay 1 (2,2,2) L_0x1782430/d;
L_0x1782540/d .functor NOR 1, L_0x1782430, L_0x17822d0, C4<0>, C4<0>;
L_0x1782540 .delay 1 (2,2,2) L_0x1782540/d;
v0x16c8be0_0 .net "q", 0 0, L_0x1782430;  alias, 1 drivers
v0x16c8cc0_0 .net "qb", 0 0, L_0x1782540;  alias, 1 drivers
v0x16c8d80_0 .net "r", 0 0, L_0x1782120;  alias, 1 drivers
v0x16c8e50_0 .net "s", 0 0, L_0x17822d0;  alias, 1 drivers
S_0x16cc900 .scope module, "my_oscillator" "oscillator" 2 6, 23 2 0, S_0x1577d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "w0";
P_0x16ccb00 .param/l "N" 0 23 3, +C4<00000000000000000000000010000101>;
L_0x1710b50/d .functor AND 1, v0x16f51d0_0, L_0x1710d00, C4<1>, C4<1>;
L_0x1710b50 .delay 1 (3,3,3) L_0x1710b50/d;
L_0x1710df0 .functor BUF 1, L_0x1710e60, C4<0>, C4<0>, C4<0>;
v0x16ecb70_0 .net *"_ivl_0", 0 0, L_0x1682340;  1 drivers
v0x16ecc70_0 .net *"_ivl_102", 0 0, L_0x16fa640;  1 drivers
v0x16ecd50_0 .net *"_ivl_105", 0 0, L_0x16fa870;  1 drivers
v0x16ece10_0 .net *"_ivl_108", 0 0, L_0x16fa520;  1 drivers
v0x16ecef0_0 .net *"_ivl_111", 0 0, L_0x16fad10;  1 drivers
v0x16ed020_0 .net *"_ivl_114", 0 0, L_0x16fb050;  1 drivers
v0x16ed100_0 .net *"_ivl_117", 0 0, L_0x16fb280;  1 drivers
v0x16ed1e0_0 .net *"_ivl_12", 0 0, L_0x16f5b20;  1 drivers
v0x16ed2c0_0 .net *"_ivl_120", 0 0, L_0x16fb600;  1 drivers
v0x16ed3a0_0 .net *"_ivl_123", 0 0, L_0x16fb830;  1 drivers
v0x16ed480_0 .net *"_ivl_126", 0 0, L_0x16fbbc0;  1 drivers
v0x16ed560_0 .net *"_ivl_129", 0 0, L_0x16fbdf0;  1 drivers
v0x16ed640_0 .net *"_ivl_132", 0 0, L_0x16fc190;  1 drivers
v0x16ed720_0 .net *"_ivl_135", 0 0, L_0x16fc3c0;  1 drivers
v0x16ed800_0 .net *"_ivl_138", 0 0, L_0x16fc770;  1 drivers
v0x16ed8e0_0 .net *"_ivl_141", 0 0, L_0x16fc9a0;  1 drivers
v0x16ed9c0_0 .net *"_ivl_144", 0 0, L_0x16fcd60;  1 drivers
v0x16edaa0_0 .net *"_ivl_147", 0 0, L_0x16fcf90;  1 drivers
v0x16edb80_0 .net *"_ivl_15", 0 0, L_0x16f5d00;  1 drivers
v0x16edc60_0 .net *"_ivl_150", 0 0, L_0x16fd360;  1 drivers
v0x16edd40_0 .net *"_ivl_153", 0 0, L_0x16fd590;  1 drivers
v0x16ede20_0 .net *"_ivl_156", 0 0, L_0x16fd970;  1 drivers
v0x16edf00_0 .net *"_ivl_159", 0 0, L_0x16fdba0;  1 drivers
v0x16edfe0_0 .net *"_ivl_162", 0 0, L_0x16fdf90;  1 drivers
v0x16ee0c0_0 .net *"_ivl_165", 0 0, L_0x16fe1c0;  1 drivers
v0x16ee1a0_0 .net *"_ivl_168", 0 0, L_0x16fe5c0;  1 drivers
v0x16ee280_0 .net *"_ivl_171", 0 0, L_0x16fe7f0;  1 drivers
v0x16ee360_0 .net *"_ivl_174", 0 0, L_0x16fec00;  1 drivers
v0x16ee440_0 .net *"_ivl_177", 0 0, L_0x16fee30;  1 drivers
v0x16ee520_0 .net *"_ivl_18", 0 0, L_0x16f5f70;  1 drivers
v0x16ee600_0 .net *"_ivl_180", 0 0, L_0x16ff250;  1 drivers
v0x16ee6e0_0 .net *"_ivl_183", 0 0, L_0x16ff480;  1 drivers
v0x16ee7c0_0 .net *"_ivl_186", 0 0, L_0x16ff8b0;  1 drivers
v0x16ee8a0_0 .net *"_ivl_189", 0 0, L_0x16ffae0;  1 drivers
v0x16ee980_0 .net *"_ivl_192", 0 0, L_0x1700730;  1 drivers
v0x16eea60_0 .net *"_ivl_195", 0 0, L_0x1700960;  1 drivers
v0x16eeb40_0 .net *"_ivl_198", 0 0, L_0x1700db0;  1 drivers
v0x16eec20_0 .net *"_ivl_201", 0 0, L_0x1700fe0;  1 drivers
v0x16eed00_0 .net *"_ivl_204", 0 0, L_0x1701440;  1 drivers
v0x16eede0_0 .net *"_ivl_207", 0 0, L_0x1701670;  1 drivers
v0x16eeec0_0 .net *"_ivl_21", 0 0, L_0x16f6170;  1 drivers
v0x16eefa0_0 .net *"_ivl_210", 0 0, L_0x1701ae0;  1 drivers
v0x16ef080_0 .net *"_ivl_213", 0 0, L_0x1701d10;  1 drivers
v0x16ef160_0 .net *"_ivl_216", 0 0, L_0x1702190;  1 drivers
v0x16ef240_0 .net *"_ivl_219", 0 0, L_0x17023c0;  1 drivers
v0x16ef320_0 .net *"_ivl_222", 0 0, L_0x1702850;  1 drivers
v0x16ef400_0 .net *"_ivl_225", 0 0, L_0x1702a80;  1 drivers
v0x16ef4e0_0 .net *"_ivl_228", 0 0, L_0x1702f20;  1 drivers
v0x16ef5c0_0 .net *"_ivl_231", 0 0, L_0x1703150;  1 drivers
v0x16ef6a0_0 .net *"_ivl_234", 0 0, L_0x1703600;  1 drivers
v0x16ef780_0 .net *"_ivl_237", 0 0, L_0x1703830;  1 drivers
v0x16ef860_0 .net *"_ivl_24", 0 0, L_0x16f63f0;  1 drivers
v0x16ef940_0 .net *"_ivl_240", 0 0, L_0x1703cf0;  1 drivers
v0x16efa20_0 .net *"_ivl_243", 0 0, L_0x1703f20;  1 drivers
v0x16efb00_0 .net *"_ivl_246", 0 0, L_0x17043f0;  1 drivers
v0x16efbe0_0 .net *"_ivl_249", 0 0, L_0x1704620;  1 drivers
v0x16efcc0_0 .net *"_ivl_252", 0 0, L_0x1704b00;  1 drivers
v0x16efda0_0 .net *"_ivl_255", 0 0, L_0x1704d30;  1 drivers
v0x16efe80_0 .net *"_ivl_258", 0 0, L_0x1705220;  1 drivers
v0x16eff60_0 .net *"_ivl_261", 0 0, L_0x1705450;  1 drivers
v0x16f0040_0 .net *"_ivl_264", 0 0, L_0x1705950;  1 drivers
v0x16f0120_0 .net *"_ivl_267", 0 0, L_0x1705b80;  1 drivers
v0x16f0200_0 .net *"_ivl_27", 0 0, L_0x16f6730;  1 drivers
v0x16f02e0_0 .net *"_ivl_270", 0 0, L_0x1706090;  1 drivers
v0x16f03c0_0 .net *"_ivl_273", 0 0, L_0x17062c0;  1 drivers
v0x16f04a0_0 .net *"_ivl_276", 0 0, L_0x17067e0;  1 drivers
v0x16f0580_0 .net *"_ivl_279", 0 0, L_0x1706a10;  1 drivers
v0x16f0660_0 .net *"_ivl_282", 0 0, L_0x1706f40;  1 drivers
v0x16f0740_0 .net *"_ivl_285", 0 0, L_0x1707170;  1 drivers
v0x16f0820_0 .net *"_ivl_288", 0 0, L_0x17076b0;  1 drivers
v0x16f0900_0 .net *"_ivl_291", 0 0, L_0x17078e0;  1 drivers
v0x16f09e0_0 .net *"_ivl_294", 0 0, L_0x1707e30;  1 drivers
v0x16f0ac0_0 .net *"_ivl_297", 0 0, L_0x1708060;  1 drivers
v0x16f0ba0_0 .net *"_ivl_3", 0 0, L_0x16f54a0;  1 drivers
v0x16f0c80_0 .net *"_ivl_30", 0 0, L_0x16f69c0;  1 drivers
v0x16f0d60_0 .net *"_ivl_300", 0 0, L_0x17085c0;  1 drivers
v0x16f0e40_0 .net *"_ivl_303", 0 0, L_0x17087f0;  1 drivers
v0x16f0f20_0 .net *"_ivl_306", 0 0, L_0x1708d60;  1 drivers
v0x16f1000_0 .net *"_ivl_309", 0 0, L_0x1708f90;  1 drivers
v0x16f10e0_0 .net *"_ivl_312", 0 0, L_0x1709510;  1 drivers
v0x16f11c0_0 .net *"_ivl_315", 0 0, L_0x1709740;  1 drivers
v0x16f12a0_0 .net *"_ivl_318", 0 0, L_0x1709cd0;  1 drivers
v0x16f1380_0 .net *"_ivl_321", 0 0, L_0x1709f00;  1 drivers
v0x16f1460_0 .net *"_ivl_324", 0 0, L_0x170a4a0;  1 drivers
v0x16f1540_0 .net *"_ivl_327", 0 0, L_0x170a6d0;  1 drivers
v0x16f1620_0 .net *"_ivl_33", 0 0, L_0x16f6ba0;  1 drivers
v0x16f1700_0 .net *"_ivl_330", 0 0, L_0x170ac80;  1 drivers
v0x16f17e0_0 .net *"_ivl_333", 0 0, L_0x170aeb0;  1 drivers
v0x16f18c0_0 .net *"_ivl_336", 0 0, L_0x170b470;  1 drivers
v0x16f19a0_0 .net *"_ivl_339", 0 0, L_0x170b6a0;  1 drivers
v0x16f1a80_0 .net *"_ivl_342", 0 0, L_0x170bc70;  1 drivers
v0x16f1b60_0 .net *"_ivl_345", 0 0, L_0x170bea0;  1 drivers
v0x16f1c40_0 .net *"_ivl_348", 0 0, L_0x170c480;  1 drivers
v0x16f1d20_0 .net *"_ivl_351", 0 0, L_0x170c6b0;  1 drivers
v0x16f1e00_0 .net *"_ivl_354", 0 0, L_0x170cca0;  1 drivers
v0x16f1ee0_0 .net *"_ivl_357", 0 0, L_0x170ced0;  1 drivers
v0x16f1fc0_0 .net *"_ivl_36", 0 0, L_0x16f6e40;  1 drivers
v0x16f20a0_0 .net *"_ivl_360", 0 0, L_0x170d4d0;  1 drivers
v0x16f2180_0 .net *"_ivl_363", 0 0, L_0x170d700;  1 drivers
v0x16f2260_0 .net *"_ivl_366", 0 0, L_0x170dd10;  1 drivers
v0x16f2340_0 .net *"_ivl_369", 0 0, L_0x170df40;  1 drivers
v0x16f2420_0 .net *"_ivl_372", 0 0, L_0x170e560;  1 drivers
v0x16f2500_0 .net *"_ivl_375", 0 0, L_0x170e790;  1 drivers
v0x16f25e0_0 .net *"_ivl_378", 0 0, L_0x170edc0;  1 drivers
v0x16f26c0_0 .net *"_ivl_381", 0 0, L_0x170eff0;  1 drivers
v0x16f27a0_0 .net *"_ivl_384", 0 0, L_0x1700120;  1 drivers
v0x16f2880_0 .net *"_ivl_387", 0 0, L_0x1700350;  1 drivers
v0x16f2960_0 .net *"_ivl_39", 0 0, L_0x16f7070;  1 drivers
v0x16f2a40_0 .net *"_ivl_390", 0 0, L_0x17106f0;  1 drivers
v0x16f2b20_0 .net *"_ivl_393", 0 0, L_0x17108f0;  1 drivers
v0x16f2c00_0 .net *"_ivl_396", 0 0, L_0x17102d0;  1 drivers
v0x16f2ce0_0 .net *"_ivl_399", 0 0, L_0x1710b50;  1 drivers
v0x16f2dc0_0 .net *"_ivl_403", 0 0, L_0x1710d00;  1 drivers
v0x16f2ea0_0 .net *"_ivl_405", 0 0, L_0x1710e60;  1 drivers
v0x16f2f80_0 .net *"_ivl_42", 0 0, L_0x16f6dd0;  1 drivers
v0x16f3060_0 .net *"_ivl_45", 0 0, L_0x16f74e0;  1 drivers
v0x16f3140_0 .net *"_ivl_48", 0 0, L_0x16f77a0;  1 drivers
v0x16f3220_0 .net *"_ivl_51", 0 0, L_0x16f79d0;  1 drivers
v0x16f3300_0 .net *"_ivl_54", 0 0, L_0x16f7ca0;  1 drivers
v0x16f33e0_0 .net *"_ivl_57", 0 0, L_0x16f7ed0;  1 drivers
v0x16f34c0_0 .net *"_ivl_6", 0 0, L_0x16f56f0;  1 drivers
v0x16f35a0_0 .net *"_ivl_60", 0 0, L_0x16f81b0;  1 drivers
v0x16f3680_0 .net *"_ivl_63", 0 0, L_0x16f8340;  1 drivers
v0x16f3760_0 .net *"_ivl_66", 0 0, L_0x16f8630;  1 drivers
v0x16f3840_0 .net *"_ivl_69", 0 0, L_0x16f8860;  1 drivers
v0x16f3920_0 .net *"_ivl_72", 0 0, L_0x16f8b60;  1 drivers
v0x16f3a00_0 .net *"_ivl_75", 0 0, L_0x16f8d90;  1 drivers
v0x16f3ae0_0 .net *"_ivl_78", 0 0, L_0x16f90a0;  1 drivers
v0x16f3bc0_0 .net *"_ivl_81", 0 0, L_0x16f92d0;  1 drivers
v0x16f44b0_0 .net *"_ivl_84", 0 0, L_0x16f95f0;  1 drivers
v0x16f4590_0 .net *"_ivl_87", 0 0, L_0x16f9820;  1 drivers
v0x16f4670_0 .net *"_ivl_9", 0 0, L_0x16f58f0;  1 drivers
v0x16f4750_0 .net *"_ivl_90", 0 0, L_0x16f9b50;  1 drivers
v0x16f4830_0 .net *"_ivl_93", 0 0, L_0x16f9d80;  1 drivers
v0x16f4910_0 .net *"_ivl_96", 0 0, L_0x16fa0c0;  1 drivers
v0x16f49f0_0 .net *"_ivl_99", 0 0, L_0x16fa2f0;  1 drivers
v0x16f4ad0_0 .net "en", 0 0, v0x16f51d0_0;  1 drivers
v0x16f4b90_0 .net "w", 133 0, L_0x1710500;  1 drivers
v0x16f4c70_0 .net "w0", 0 0, L_0x1710df0;  alias, 1 drivers
L_0x16f53b0 .part L_0x1710500, 133, 1;
L_0x16f55b0 .part L_0x1710500, 132, 1;
L_0x16f5800 .part L_0x1710500, 131, 1;
L_0x16f5a00 .part L_0x1710500, 130, 1;
L_0x16f5c10 .part L_0x1710500, 129, 1;
L_0x16f5e40 .part L_0x1710500, 128, 1;
L_0x16f6080 .part L_0x1710500, 127, 1;
L_0x16f62b0 .part L_0x1710500, 126, 1;
L_0x16f6640 .part L_0x1710500, 125, 1;
L_0x16f6870 .part L_0x1710500, 124, 1;
L_0x16f6ab0 .part L_0x1710500, 123, 1;
L_0x16f6ce0 .part L_0x1710500, 122, 1;
L_0x16f6f80 .part L_0x1710500, 121, 1;
L_0x16f71b0 .part L_0x1710500, 120, 1;
L_0x16f73f0 .part L_0x1710500, 119, 1;
L_0x16f7620 .part L_0x1710500, 118, 1;
L_0x16f78e0 .part L_0x1710500, 117, 1;
L_0x16f7b10 .part L_0x1710500, 116, 1;
L_0x16f7de0 .part L_0x1710500, 115, 1;
L_0x16f8010 .part L_0x1710500, 114, 1;
L_0x16f7c00 .part L_0x1710500, 113, 1;
L_0x16f8480 .part L_0x1710500, 112, 1;
L_0x16f8770 .part L_0x1710500, 111, 1;
L_0x16f89a0 .part L_0x1710500, 110, 1;
L_0x16f8ca0 .part L_0x1710500, 109, 1;
L_0x16f8ed0 .part L_0x1710500, 108, 1;
L_0x16f91e0 .part L_0x1710500, 107, 1;
L_0x16f9410 .part L_0x1710500, 106, 1;
L_0x16f9730 .part L_0x1710500, 105, 1;
L_0x16f9960 .part L_0x1710500, 104, 1;
L_0x16f9c90 .part L_0x1710500, 103, 1;
L_0x16f9ec0 .part L_0x1710500, 102, 1;
L_0x16fa200 .part L_0x1710500, 101, 1;
L_0x16fa430 .part L_0x1710500, 100, 1;
L_0x16fa780 .part L_0x1710500, 99, 1;
L_0x16fa9b0 .part L_0x1710500, 98, 1;
L_0x16fac20 .part L_0x1710500, 97, 1;
L_0x16fae20 .part L_0x1710500, 96, 1;
L_0x16fb190 .part L_0x1710500, 95, 1;
L_0x16fb3c0 .part L_0x1710500, 94, 1;
L_0x16fb740 .part L_0x1710500, 93, 1;
L_0x16fb970 .part L_0x1710500, 92, 1;
L_0x16fbd00 .part L_0x1710500, 91, 1;
L_0x16fbf30 .part L_0x1710500, 90, 1;
L_0x16fc2d0 .part L_0x1710500, 89, 1;
L_0x16fc500 .part L_0x1710500, 88, 1;
L_0x16fc8b0 .part L_0x1710500, 87, 1;
L_0x16fcae0 .part L_0x1710500, 86, 1;
L_0x16fcea0 .part L_0x1710500, 85, 1;
L_0x16fd0d0 .part L_0x1710500, 84, 1;
L_0x16fd4a0 .part L_0x1710500, 83, 1;
L_0x16fd6d0 .part L_0x1710500, 82, 1;
L_0x16fdab0 .part L_0x1710500, 81, 1;
L_0x16fdce0 .part L_0x1710500, 80, 1;
L_0x16fe0d0 .part L_0x1710500, 79, 1;
L_0x16fe300 .part L_0x1710500, 78, 1;
L_0x16fe700 .part L_0x1710500, 77, 1;
L_0x16fe930 .part L_0x1710500, 76, 1;
L_0x16fed40 .part L_0x1710500, 75, 1;
L_0x16fef70 .part L_0x1710500, 74, 1;
L_0x16ff390 .part L_0x1710500, 73, 1;
L_0x16ff5c0 .part L_0x1710500, 72, 1;
L_0x16ff9f0 .part L_0x1710500, 71, 1;
L_0x16ffc20 .part L_0x1710500, 70, 1;
L_0x1700870 .part L_0x1710500, 69, 1;
L_0x1700aa0 .part L_0x1710500, 68, 1;
L_0x1700ef0 .part L_0x1710500, 67, 1;
L_0x1701120 .part L_0x1710500, 66, 1;
L_0x1701580 .part L_0x1710500, 65, 1;
L_0x17017b0 .part L_0x1710500, 64, 1;
L_0x1701c20 .part L_0x1710500, 63, 1;
L_0x1701e50 .part L_0x1710500, 62, 1;
L_0x17022d0 .part L_0x1710500, 61, 1;
L_0x1702500 .part L_0x1710500, 60, 1;
L_0x1702990 .part L_0x1710500, 59, 1;
L_0x1702bc0 .part L_0x1710500, 58, 1;
L_0x1703060 .part L_0x1710500, 57, 1;
L_0x1703290 .part L_0x1710500, 56, 1;
L_0x1703740 .part L_0x1710500, 55, 1;
L_0x1703970 .part L_0x1710500, 54, 1;
L_0x1703e30 .part L_0x1710500, 53, 1;
L_0x1704060 .part L_0x1710500, 52, 1;
L_0x1704530 .part L_0x1710500, 51, 1;
L_0x1704760 .part L_0x1710500, 50, 1;
L_0x1704c40 .part L_0x1710500, 49, 1;
L_0x1704e70 .part L_0x1710500, 48, 1;
L_0x1705360 .part L_0x1710500, 47, 1;
L_0x1705590 .part L_0x1710500, 46, 1;
L_0x1705a90 .part L_0x1710500, 45, 1;
L_0x1705cc0 .part L_0x1710500, 44, 1;
L_0x17061d0 .part L_0x1710500, 43, 1;
L_0x1706400 .part L_0x1710500, 42, 1;
L_0x1706920 .part L_0x1710500, 41, 1;
L_0x1706b50 .part L_0x1710500, 40, 1;
L_0x1707080 .part L_0x1710500, 39, 1;
L_0x17072b0 .part L_0x1710500, 38, 1;
L_0x17077f0 .part L_0x1710500, 37, 1;
L_0x1707a20 .part L_0x1710500, 36, 1;
L_0x1707f70 .part L_0x1710500, 35, 1;
L_0x17081a0 .part L_0x1710500, 34, 1;
L_0x1708700 .part L_0x1710500, 33, 1;
L_0x1708930 .part L_0x1710500, 32, 1;
L_0x1708ea0 .part L_0x1710500, 31, 1;
L_0x17090d0 .part L_0x1710500, 30, 1;
L_0x1709650 .part L_0x1710500, 29, 1;
L_0x1709880 .part L_0x1710500, 28, 1;
L_0x1709e10 .part L_0x1710500, 27, 1;
L_0x170a040 .part L_0x1710500, 26, 1;
L_0x170a5e0 .part L_0x1710500, 25, 1;
L_0x170a810 .part L_0x1710500, 24, 1;
L_0x170adc0 .part L_0x1710500, 23, 1;
L_0x170aff0 .part L_0x1710500, 22, 1;
L_0x170b5b0 .part L_0x1710500, 21, 1;
L_0x170b7e0 .part L_0x1710500, 20, 1;
L_0x170bdb0 .part L_0x1710500, 19, 1;
L_0x170bfe0 .part L_0x1710500, 18, 1;
L_0x170c5c0 .part L_0x1710500, 17, 1;
L_0x170c7f0 .part L_0x1710500, 16, 1;
L_0x170cde0 .part L_0x1710500, 15, 1;
L_0x170d010 .part L_0x1710500, 14, 1;
L_0x170d610 .part L_0x1710500, 13, 1;
L_0x170d840 .part L_0x1710500, 12, 1;
L_0x170de50 .part L_0x1710500, 11, 1;
L_0x170e080 .part L_0x1710500, 10, 1;
L_0x170e6a0 .part L_0x1710500, 9, 1;
L_0x170e8d0 .part L_0x1710500, 8, 1;
L_0x170ef00 .part L_0x1710500, 7, 1;
L_0x170f130 .part L_0x1710500, 6, 1;
L_0x1700260 .part L_0x1710500, 5, 1;
L_0x1710230 .part L_0x1710500, 4, 1;
L_0x1710800 .part L_0x1710500, 3, 1;
L_0x1710a60 .part L_0x1710500, 2, 1;
L_0x1710410 .part L_0x1710500, 1, 1;
LS_0x1710500_0_0 .concat8 [ 1 1 1 1], L_0x17102d0, L_0x17108f0, L_0x17106f0, L_0x1700350;
LS_0x1710500_0_4 .concat8 [ 1 1 1 1], L_0x1700120, L_0x170eff0, L_0x170edc0, L_0x170e790;
LS_0x1710500_0_8 .concat8 [ 1 1 1 1], L_0x170e560, L_0x170df40, L_0x170dd10, L_0x170d700;
LS_0x1710500_0_12 .concat8 [ 1 1 1 1], L_0x170d4d0, L_0x170ced0, L_0x170cca0, L_0x170c6b0;
LS_0x1710500_0_16 .concat8 [ 1 1 1 1], L_0x170c480, L_0x170bea0, L_0x170bc70, L_0x170b6a0;
LS_0x1710500_0_20 .concat8 [ 1 1 1 1], L_0x170b470, L_0x170aeb0, L_0x170ac80, L_0x170a6d0;
LS_0x1710500_0_24 .concat8 [ 1 1 1 1], L_0x170a4a0, L_0x1709f00, L_0x1709cd0, L_0x1709740;
LS_0x1710500_0_28 .concat8 [ 1 1 1 1], L_0x1709510, L_0x1708f90, L_0x1708d60, L_0x17087f0;
LS_0x1710500_0_32 .concat8 [ 1 1 1 1], L_0x17085c0, L_0x1708060, L_0x1707e30, L_0x17078e0;
LS_0x1710500_0_36 .concat8 [ 1 1 1 1], L_0x17076b0, L_0x1707170, L_0x1706f40, L_0x1706a10;
LS_0x1710500_0_40 .concat8 [ 1 1 1 1], L_0x17067e0, L_0x17062c0, L_0x1706090, L_0x1705b80;
LS_0x1710500_0_44 .concat8 [ 1 1 1 1], L_0x1705950, L_0x1705450, L_0x1705220, L_0x1704d30;
LS_0x1710500_0_48 .concat8 [ 1 1 1 1], L_0x1704b00, L_0x1704620, L_0x17043f0, L_0x1703f20;
LS_0x1710500_0_52 .concat8 [ 1 1 1 1], L_0x1703cf0, L_0x1703830, L_0x1703600, L_0x1703150;
LS_0x1710500_0_56 .concat8 [ 1 1 1 1], L_0x1702f20, L_0x1702a80, L_0x1702850, L_0x17023c0;
LS_0x1710500_0_60 .concat8 [ 1 1 1 1], L_0x1702190, L_0x1701d10, L_0x1701ae0, L_0x1701670;
LS_0x1710500_0_64 .concat8 [ 1 1 1 1], L_0x1701440, L_0x1700fe0, L_0x1700db0, L_0x1700960;
LS_0x1710500_0_68 .concat8 [ 1 1 1 1], L_0x1700730, L_0x16ffae0, L_0x16ff8b0, L_0x16ff480;
LS_0x1710500_0_72 .concat8 [ 1 1 1 1], L_0x16ff250, L_0x16fee30, L_0x16fec00, L_0x16fe7f0;
LS_0x1710500_0_76 .concat8 [ 1 1 1 1], L_0x16fe5c0, L_0x16fe1c0, L_0x16fdf90, L_0x16fdba0;
LS_0x1710500_0_80 .concat8 [ 1 1 1 1], L_0x16fd970, L_0x16fd590, L_0x16fd360, L_0x16fcf90;
LS_0x1710500_0_84 .concat8 [ 1 1 1 1], L_0x16fcd60, L_0x16fc9a0, L_0x16fc770, L_0x16fc3c0;
LS_0x1710500_0_88 .concat8 [ 1 1 1 1], L_0x16fc190, L_0x16fbdf0, L_0x16fbbc0, L_0x16fb830;
LS_0x1710500_0_92 .concat8 [ 1 1 1 1], L_0x16fb600, L_0x16fb280, L_0x16fb050, L_0x16fad10;
LS_0x1710500_0_96 .concat8 [ 1 1 1 1], L_0x16fa520, L_0x16fa870, L_0x16fa640, L_0x16fa2f0;
LS_0x1710500_0_100 .concat8 [ 1 1 1 1], L_0x16fa0c0, L_0x16f9d80, L_0x16f9b50, L_0x16f9820;
LS_0x1710500_0_104 .concat8 [ 1 1 1 1], L_0x16f95f0, L_0x16f92d0, L_0x16f90a0, L_0x16f8d90;
LS_0x1710500_0_108 .concat8 [ 1 1 1 1], L_0x16f8b60, L_0x16f8860, L_0x16f8630, L_0x16f8340;
LS_0x1710500_0_112 .concat8 [ 1 1 1 1], L_0x16f81b0, L_0x16f7ed0, L_0x16f7ca0, L_0x16f79d0;
LS_0x1710500_0_116 .concat8 [ 1 1 1 1], L_0x16f77a0, L_0x16f74e0, L_0x16f6dd0, L_0x16f7070;
LS_0x1710500_0_120 .concat8 [ 1 1 1 1], L_0x16f6e40, L_0x16f6ba0, L_0x16f69c0, L_0x16f6730;
LS_0x1710500_0_124 .concat8 [ 1 1 1 1], L_0x16f63f0, L_0x16f6170, L_0x16f5f70, L_0x16f5d00;
LS_0x1710500_0_128 .concat8 [ 1 1 1 1], L_0x16f5b20, L_0x16f58f0, L_0x16f56f0, L_0x16f54a0;
LS_0x1710500_0_132 .concat8 [ 1 1 0 0], L_0x1682340, L_0x1710b50;
LS_0x1710500_1_0 .concat8 [ 4 4 4 4], LS_0x1710500_0_0, LS_0x1710500_0_4, LS_0x1710500_0_8, LS_0x1710500_0_12;
LS_0x1710500_1_4 .concat8 [ 4 4 4 4], LS_0x1710500_0_16, LS_0x1710500_0_20, LS_0x1710500_0_24, LS_0x1710500_0_28;
LS_0x1710500_1_8 .concat8 [ 4 4 4 4], LS_0x1710500_0_32, LS_0x1710500_0_36, LS_0x1710500_0_40, LS_0x1710500_0_44;
LS_0x1710500_1_12 .concat8 [ 4 4 4 4], LS_0x1710500_0_48, LS_0x1710500_0_52, LS_0x1710500_0_56, LS_0x1710500_0_60;
LS_0x1710500_1_16 .concat8 [ 4 4 4 4], LS_0x1710500_0_64, LS_0x1710500_0_68, LS_0x1710500_0_72, LS_0x1710500_0_76;
LS_0x1710500_1_20 .concat8 [ 4 4 4 4], LS_0x1710500_0_80, LS_0x1710500_0_84, LS_0x1710500_0_88, LS_0x1710500_0_92;
LS_0x1710500_1_24 .concat8 [ 4 4 4 4], LS_0x1710500_0_96, LS_0x1710500_0_100, LS_0x1710500_0_104, LS_0x1710500_0_108;
LS_0x1710500_1_28 .concat8 [ 4 4 4 4], LS_0x1710500_0_112, LS_0x1710500_0_116, LS_0x1710500_0_120, LS_0x1710500_0_124;
LS_0x1710500_1_32 .concat8 [ 4 2 0 0], LS_0x1710500_0_128, LS_0x1710500_0_132;
LS_0x1710500_2_0 .concat8 [ 16 16 16 16], LS_0x1710500_1_0, LS_0x1710500_1_4, LS_0x1710500_1_8, LS_0x1710500_1_12;
LS_0x1710500_2_4 .concat8 [ 16 16 16 16], LS_0x1710500_1_16, LS_0x1710500_1_20, LS_0x1710500_1_24, LS_0x1710500_1_28;
LS_0x1710500_2_8 .concat8 [ 6 0 0 0], LS_0x1710500_1_32;
L_0x1710500 .concat8 [ 64 64 6 0], LS_0x1710500_2_0, LS_0x1710500_2_4, LS_0x1710500_2_8;
L_0x1710d00 .part L_0x1710500, 0, 1;
L_0x1710e60 .part L_0x1710500, 0, 1;
S_0x16ccba0 .scope generate, "genblk1[0]" "genblk1[0]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ccdc0 .param/l "i" 0 23 10, +C4<00>;
L_0x17102d0/d .functor NOT 1, L_0x1710410, C4<0>, C4<0>, C4<0>;
L_0x17102d0 .delay 1 (1,1,1) L_0x17102d0/d;
v0x16ccea0_0 .net *"_ivl_0", 0 0, L_0x1710410;  1 drivers
S_0x16ccf80 .scope generate, "genblk1[1]" "genblk1[1]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cd1a0 .param/l "i" 0 23 10, +C4<01>;
L_0x17108f0/d .functor NOT 1, L_0x1710a60, C4<0>, C4<0>, C4<0>;
L_0x17108f0 .delay 1 (1,1,1) L_0x17108f0/d;
v0x16cd260_0 .net *"_ivl_0", 0 0, L_0x1710a60;  1 drivers
S_0x16cd340 .scope generate, "genblk1[2]" "genblk1[2]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cd540 .param/l "i" 0 23 10, +C4<010>;
L_0x17106f0/d .functor NOT 1, L_0x1710800, C4<0>, C4<0>, C4<0>;
L_0x17106f0 .delay 1 (1,1,1) L_0x17106f0/d;
v0x16cd600_0 .net *"_ivl_0", 0 0, L_0x1710800;  1 drivers
S_0x16cd6e0 .scope generate, "genblk1[3]" "genblk1[3]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cd8e0 .param/l "i" 0 23 10, +C4<011>;
L_0x1700350/d .functor NOT 1, L_0x1710230, C4<0>, C4<0>, C4<0>;
L_0x1700350 .delay 1 (1,1,1) L_0x1700350/d;
v0x16cd9c0_0 .net *"_ivl_0", 0 0, L_0x1710230;  1 drivers
S_0x16cdaa0 .scope generate, "genblk1[4]" "genblk1[4]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cdcf0 .param/l "i" 0 23 10, +C4<0100>;
L_0x1700120/d .functor NOT 1, L_0x1700260, C4<0>, C4<0>, C4<0>;
L_0x1700120 .delay 1 (1,1,1) L_0x1700120/d;
v0x16cddd0_0 .net *"_ivl_0", 0 0, L_0x1700260;  1 drivers
S_0x16cdeb0 .scope generate, "genblk1[5]" "genblk1[5]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ce0b0 .param/l "i" 0 23 10, +C4<0101>;
L_0x170eff0/d .functor NOT 1, L_0x170f130, C4<0>, C4<0>, C4<0>;
L_0x170eff0 .delay 1 (1,1,1) L_0x170eff0/d;
v0x16ce190_0 .net *"_ivl_0", 0 0, L_0x170f130;  1 drivers
S_0x16ce270 .scope generate, "genblk1[6]" "genblk1[6]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ce470 .param/l "i" 0 23 10, +C4<0110>;
L_0x170edc0/d .functor NOT 1, L_0x170ef00, C4<0>, C4<0>, C4<0>;
L_0x170edc0 .delay 1 (1,1,1) L_0x170edc0/d;
v0x16ce550_0 .net *"_ivl_0", 0 0, L_0x170ef00;  1 drivers
S_0x16ce630 .scope generate, "genblk1[7]" "genblk1[7]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ce830 .param/l "i" 0 23 10, +C4<0111>;
L_0x170e790/d .functor NOT 1, L_0x170e8d0, C4<0>, C4<0>, C4<0>;
L_0x170e790 .delay 1 (1,1,1) L_0x170e790/d;
v0x16ce910_0 .net *"_ivl_0", 0 0, L_0x170e8d0;  1 drivers
S_0x16ce9f0 .scope generate, "genblk1[8]" "genblk1[8]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cdca0 .param/l "i" 0 23 10, +C4<01000>;
L_0x170e560/d .functor NOT 1, L_0x170e6a0, C4<0>, C4<0>, C4<0>;
L_0x170e560 .delay 1 (1,1,1) L_0x170e560/d;
v0x16cec80_0 .net *"_ivl_0", 0 0, L_0x170e6a0;  1 drivers
S_0x16ced60 .scope generate, "genblk1[9]" "genblk1[9]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cef60 .param/l "i" 0 23 10, +C4<01001>;
L_0x170df40/d .functor NOT 1, L_0x170e080, C4<0>, C4<0>, C4<0>;
L_0x170df40 .delay 1 (1,1,1) L_0x170df40/d;
v0x16cf040_0 .net *"_ivl_0", 0 0, L_0x170e080;  1 drivers
S_0x16cf120 .scope generate, "genblk1[10]" "genblk1[10]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cf320 .param/l "i" 0 23 10, +C4<01010>;
L_0x170dd10/d .functor NOT 1, L_0x170de50, C4<0>, C4<0>, C4<0>;
L_0x170dd10 .delay 1 (1,1,1) L_0x170dd10/d;
v0x16cf400_0 .net *"_ivl_0", 0 0, L_0x170de50;  1 drivers
S_0x16cf4e0 .scope generate, "genblk1[11]" "genblk1[11]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cf6e0 .param/l "i" 0 23 10, +C4<01011>;
L_0x170d700/d .functor NOT 1, L_0x170d840, C4<0>, C4<0>, C4<0>;
L_0x170d700 .delay 1 (1,1,1) L_0x170d700/d;
v0x16cf7c0_0 .net *"_ivl_0", 0 0, L_0x170d840;  1 drivers
S_0x16cf8a0 .scope generate, "genblk1[12]" "genblk1[12]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cfaa0 .param/l "i" 0 23 10, +C4<01100>;
L_0x170d4d0/d .functor NOT 1, L_0x170d610, C4<0>, C4<0>, C4<0>;
L_0x170d4d0 .delay 1 (1,1,1) L_0x170d4d0/d;
v0x16cfb80_0 .net *"_ivl_0", 0 0, L_0x170d610;  1 drivers
S_0x16cfc60 .scope generate, "genblk1[13]" "genblk1[13]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16cfe60 .param/l "i" 0 23 10, +C4<01101>;
L_0x170ced0/d .functor NOT 1, L_0x170d010, C4<0>, C4<0>, C4<0>;
L_0x170ced0 .delay 1 (1,1,1) L_0x170ced0/d;
v0x16cff40_0 .net *"_ivl_0", 0 0, L_0x170d010;  1 drivers
S_0x16d0020 .scope generate, "genblk1[14]" "genblk1[14]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d0220 .param/l "i" 0 23 10, +C4<01110>;
L_0x170cca0/d .functor NOT 1, L_0x170cde0, C4<0>, C4<0>, C4<0>;
L_0x170cca0 .delay 1 (1,1,1) L_0x170cca0/d;
v0x16d0300_0 .net *"_ivl_0", 0 0, L_0x170cde0;  1 drivers
S_0x16d03e0 .scope generate, "genblk1[15]" "genblk1[15]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d05e0 .param/l "i" 0 23 10, +C4<01111>;
L_0x170c6b0/d .functor NOT 1, L_0x170c7f0, C4<0>, C4<0>, C4<0>;
L_0x170c6b0 .delay 1 (1,1,1) L_0x170c6b0/d;
v0x16d06c0_0 .net *"_ivl_0", 0 0, L_0x170c7f0;  1 drivers
S_0x16d07a0 .scope generate, "genblk1[16]" "genblk1[16]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d0ab0 .param/l "i" 0 23 10, +C4<010000>;
L_0x170c480/d .functor NOT 1, L_0x170c5c0, C4<0>, C4<0>, C4<0>;
L_0x170c480 .delay 1 (1,1,1) L_0x170c480/d;
v0x16d0b90_0 .net *"_ivl_0", 0 0, L_0x170c5c0;  1 drivers
S_0x16d0c70 .scope generate, "genblk1[17]" "genblk1[17]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d0e70 .param/l "i" 0 23 10, +C4<010001>;
L_0x170bea0/d .functor NOT 1, L_0x170bfe0, C4<0>, C4<0>, C4<0>;
L_0x170bea0 .delay 1 (1,1,1) L_0x170bea0/d;
v0x16d0f50_0 .net *"_ivl_0", 0 0, L_0x170bfe0;  1 drivers
S_0x16d1030 .scope generate, "genblk1[18]" "genblk1[18]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d1230 .param/l "i" 0 23 10, +C4<010010>;
L_0x170bc70/d .functor NOT 1, L_0x170bdb0, C4<0>, C4<0>, C4<0>;
L_0x170bc70 .delay 1 (1,1,1) L_0x170bc70/d;
v0x16d1310_0 .net *"_ivl_0", 0 0, L_0x170bdb0;  1 drivers
S_0x16d13f0 .scope generate, "genblk1[19]" "genblk1[19]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d15f0 .param/l "i" 0 23 10, +C4<010011>;
L_0x170b6a0/d .functor NOT 1, L_0x170b7e0, C4<0>, C4<0>, C4<0>;
L_0x170b6a0 .delay 1 (1,1,1) L_0x170b6a0/d;
v0x16d16d0_0 .net *"_ivl_0", 0 0, L_0x170b7e0;  1 drivers
S_0x16d17b0 .scope generate, "genblk1[20]" "genblk1[20]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d19b0 .param/l "i" 0 23 10, +C4<010100>;
L_0x170b470/d .functor NOT 1, L_0x170b5b0, C4<0>, C4<0>, C4<0>;
L_0x170b470 .delay 1 (1,1,1) L_0x170b470/d;
v0x16d1a90_0 .net *"_ivl_0", 0 0, L_0x170b5b0;  1 drivers
S_0x16d1b70 .scope generate, "genblk1[21]" "genblk1[21]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d1d70 .param/l "i" 0 23 10, +C4<010101>;
L_0x170aeb0/d .functor NOT 1, L_0x170aff0, C4<0>, C4<0>, C4<0>;
L_0x170aeb0 .delay 1 (1,1,1) L_0x170aeb0/d;
v0x16d1e50_0 .net *"_ivl_0", 0 0, L_0x170aff0;  1 drivers
S_0x16d1f30 .scope generate, "genblk1[22]" "genblk1[22]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d2130 .param/l "i" 0 23 10, +C4<010110>;
L_0x170ac80/d .functor NOT 1, L_0x170adc0, C4<0>, C4<0>, C4<0>;
L_0x170ac80 .delay 1 (1,1,1) L_0x170ac80/d;
v0x16d2210_0 .net *"_ivl_0", 0 0, L_0x170adc0;  1 drivers
S_0x16d22f0 .scope generate, "genblk1[23]" "genblk1[23]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d24f0 .param/l "i" 0 23 10, +C4<010111>;
L_0x170a6d0/d .functor NOT 1, L_0x170a810, C4<0>, C4<0>, C4<0>;
L_0x170a6d0 .delay 1 (1,1,1) L_0x170a6d0/d;
v0x16d25d0_0 .net *"_ivl_0", 0 0, L_0x170a810;  1 drivers
S_0x16d26b0 .scope generate, "genblk1[24]" "genblk1[24]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d28b0 .param/l "i" 0 23 10, +C4<011000>;
L_0x170a4a0/d .functor NOT 1, L_0x170a5e0, C4<0>, C4<0>, C4<0>;
L_0x170a4a0 .delay 1 (1,1,1) L_0x170a4a0/d;
v0x16d2990_0 .net *"_ivl_0", 0 0, L_0x170a5e0;  1 drivers
S_0x16d2a70 .scope generate, "genblk1[25]" "genblk1[25]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d2c70 .param/l "i" 0 23 10, +C4<011001>;
L_0x1709f00/d .functor NOT 1, L_0x170a040, C4<0>, C4<0>, C4<0>;
L_0x1709f00 .delay 1 (1,1,1) L_0x1709f00/d;
v0x16d2d50_0 .net *"_ivl_0", 0 0, L_0x170a040;  1 drivers
S_0x16d2e30 .scope generate, "genblk1[26]" "genblk1[26]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d3030 .param/l "i" 0 23 10, +C4<011010>;
L_0x1709cd0/d .functor NOT 1, L_0x1709e10, C4<0>, C4<0>, C4<0>;
L_0x1709cd0 .delay 1 (1,1,1) L_0x1709cd0/d;
v0x16d3110_0 .net *"_ivl_0", 0 0, L_0x1709e10;  1 drivers
S_0x16d31f0 .scope generate, "genblk1[27]" "genblk1[27]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d33f0 .param/l "i" 0 23 10, +C4<011011>;
L_0x1709740/d .functor NOT 1, L_0x1709880, C4<0>, C4<0>, C4<0>;
L_0x1709740 .delay 1 (1,1,1) L_0x1709740/d;
v0x16d34d0_0 .net *"_ivl_0", 0 0, L_0x1709880;  1 drivers
S_0x16d35b0 .scope generate, "genblk1[28]" "genblk1[28]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d37b0 .param/l "i" 0 23 10, +C4<011100>;
L_0x1709510/d .functor NOT 1, L_0x1709650, C4<0>, C4<0>, C4<0>;
L_0x1709510 .delay 1 (1,1,1) L_0x1709510/d;
v0x16d3890_0 .net *"_ivl_0", 0 0, L_0x1709650;  1 drivers
S_0x16d3970 .scope generate, "genblk1[29]" "genblk1[29]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d3b70 .param/l "i" 0 23 10, +C4<011101>;
L_0x1708f90/d .functor NOT 1, L_0x17090d0, C4<0>, C4<0>, C4<0>;
L_0x1708f90 .delay 1 (1,1,1) L_0x1708f90/d;
v0x16d3c50_0 .net *"_ivl_0", 0 0, L_0x17090d0;  1 drivers
S_0x16d3d30 .scope generate, "genblk1[30]" "genblk1[30]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d3f30 .param/l "i" 0 23 10, +C4<011110>;
L_0x1708d60/d .functor NOT 1, L_0x1708ea0, C4<0>, C4<0>, C4<0>;
L_0x1708d60 .delay 1 (1,1,1) L_0x1708d60/d;
v0x16d4010_0 .net *"_ivl_0", 0 0, L_0x1708ea0;  1 drivers
S_0x16d40f0 .scope generate, "genblk1[31]" "genblk1[31]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d42f0 .param/l "i" 0 23 10, +C4<011111>;
L_0x17087f0/d .functor NOT 1, L_0x1708930, C4<0>, C4<0>, C4<0>;
L_0x17087f0 .delay 1 (1,1,1) L_0x17087f0/d;
v0x16d43d0_0 .net *"_ivl_0", 0 0, L_0x1708930;  1 drivers
S_0x16d44b0 .scope generate, "genblk1[32]" "genblk1[32]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d46b0 .param/l "i" 0 23 10, +C4<0100000>;
L_0x17085c0/d .functor NOT 1, L_0x1708700, C4<0>, C4<0>, C4<0>;
L_0x17085c0 .delay 1 (1,1,1) L_0x17085c0/d;
v0x16d4770_0 .net *"_ivl_0", 0 0, L_0x1708700;  1 drivers
S_0x16d4870 .scope generate, "genblk1[33]" "genblk1[33]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d4a70 .param/l "i" 0 23 10, +C4<0100001>;
L_0x1708060/d .functor NOT 1, L_0x17081a0, C4<0>, C4<0>, C4<0>;
L_0x1708060 .delay 1 (1,1,1) L_0x1708060/d;
v0x16d4b30_0 .net *"_ivl_0", 0 0, L_0x17081a0;  1 drivers
S_0x16d4c30 .scope generate, "genblk1[34]" "genblk1[34]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d4e30 .param/l "i" 0 23 10, +C4<0100010>;
L_0x1707e30/d .functor NOT 1, L_0x1707f70, C4<0>, C4<0>, C4<0>;
L_0x1707e30 .delay 1 (1,1,1) L_0x1707e30/d;
v0x16d4ef0_0 .net *"_ivl_0", 0 0, L_0x1707f70;  1 drivers
S_0x16d4ff0 .scope generate, "genblk1[35]" "genblk1[35]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d51f0 .param/l "i" 0 23 10, +C4<0100011>;
L_0x17078e0/d .functor NOT 1, L_0x1707a20, C4<0>, C4<0>, C4<0>;
L_0x17078e0 .delay 1 (1,1,1) L_0x17078e0/d;
v0x16d52b0_0 .net *"_ivl_0", 0 0, L_0x1707a20;  1 drivers
S_0x16d53b0 .scope generate, "genblk1[36]" "genblk1[36]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d55b0 .param/l "i" 0 23 10, +C4<0100100>;
L_0x17076b0/d .functor NOT 1, L_0x17077f0, C4<0>, C4<0>, C4<0>;
L_0x17076b0 .delay 1 (1,1,1) L_0x17076b0/d;
v0x16d5670_0 .net *"_ivl_0", 0 0, L_0x17077f0;  1 drivers
S_0x16d5770 .scope generate, "genblk1[37]" "genblk1[37]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d5970 .param/l "i" 0 23 10, +C4<0100101>;
L_0x1707170/d .functor NOT 1, L_0x17072b0, C4<0>, C4<0>, C4<0>;
L_0x1707170 .delay 1 (1,1,1) L_0x1707170/d;
v0x16d5a30_0 .net *"_ivl_0", 0 0, L_0x17072b0;  1 drivers
S_0x16d5b30 .scope generate, "genblk1[38]" "genblk1[38]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d5d30 .param/l "i" 0 23 10, +C4<0100110>;
L_0x1706f40/d .functor NOT 1, L_0x1707080, C4<0>, C4<0>, C4<0>;
L_0x1706f40 .delay 1 (1,1,1) L_0x1706f40/d;
v0x16d5df0_0 .net *"_ivl_0", 0 0, L_0x1707080;  1 drivers
S_0x16d5ef0 .scope generate, "genblk1[39]" "genblk1[39]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d60f0 .param/l "i" 0 23 10, +C4<0100111>;
L_0x1706a10/d .functor NOT 1, L_0x1706b50, C4<0>, C4<0>, C4<0>;
L_0x1706a10 .delay 1 (1,1,1) L_0x1706a10/d;
v0x16d61b0_0 .net *"_ivl_0", 0 0, L_0x1706b50;  1 drivers
S_0x16d62b0 .scope generate, "genblk1[40]" "genblk1[40]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d64b0 .param/l "i" 0 23 10, +C4<0101000>;
L_0x17067e0/d .functor NOT 1, L_0x1706920, C4<0>, C4<0>, C4<0>;
L_0x17067e0 .delay 1 (1,1,1) L_0x17067e0/d;
v0x16d6570_0 .net *"_ivl_0", 0 0, L_0x1706920;  1 drivers
S_0x16d6670 .scope generate, "genblk1[41]" "genblk1[41]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d6870 .param/l "i" 0 23 10, +C4<0101001>;
L_0x17062c0/d .functor NOT 1, L_0x1706400, C4<0>, C4<0>, C4<0>;
L_0x17062c0 .delay 1 (1,1,1) L_0x17062c0/d;
v0x16d6930_0 .net *"_ivl_0", 0 0, L_0x1706400;  1 drivers
S_0x16d6a30 .scope generate, "genblk1[42]" "genblk1[42]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d6c30 .param/l "i" 0 23 10, +C4<0101010>;
L_0x1706090/d .functor NOT 1, L_0x17061d0, C4<0>, C4<0>, C4<0>;
L_0x1706090 .delay 1 (1,1,1) L_0x1706090/d;
v0x16d6cf0_0 .net *"_ivl_0", 0 0, L_0x17061d0;  1 drivers
S_0x16d6df0 .scope generate, "genblk1[43]" "genblk1[43]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d6ff0 .param/l "i" 0 23 10, +C4<0101011>;
L_0x1705b80/d .functor NOT 1, L_0x1705cc0, C4<0>, C4<0>, C4<0>;
L_0x1705b80 .delay 1 (1,1,1) L_0x1705b80/d;
v0x16d70b0_0 .net *"_ivl_0", 0 0, L_0x1705cc0;  1 drivers
S_0x16d71b0 .scope generate, "genblk1[44]" "genblk1[44]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d73b0 .param/l "i" 0 23 10, +C4<0101100>;
L_0x1705950/d .functor NOT 1, L_0x1705a90, C4<0>, C4<0>, C4<0>;
L_0x1705950 .delay 1 (1,1,1) L_0x1705950/d;
v0x16d7470_0 .net *"_ivl_0", 0 0, L_0x1705a90;  1 drivers
S_0x16d7570 .scope generate, "genblk1[45]" "genblk1[45]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d7770 .param/l "i" 0 23 10, +C4<0101101>;
L_0x1705450/d .functor NOT 1, L_0x1705590, C4<0>, C4<0>, C4<0>;
L_0x1705450 .delay 1 (1,1,1) L_0x1705450/d;
v0x16d7830_0 .net *"_ivl_0", 0 0, L_0x1705590;  1 drivers
S_0x16d7930 .scope generate, "genblk1[46]" "genblk1[46]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d7b30 .param/l "i" 0 23 10, +C4<0101110>;
L_0x1705220/d .functor NOT 1, L_0x1705360, C4<0>, C4<0>, C4<0>;
L_0x1705220 .delay 1 (1,1,1) L_0x1705220/d;
v0x16d7bf0_0 .net *"_ivl_0", 0 0, L_0x1705360;  1 drivers
S_0x16d7cf0 .scope generate, "genblk1[47]" "genblk1[47]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d7ef0 .param/l "i" 0 23 10, +C4<0101111>;
L_0x1704d30/d .functor NOT 1, L_0x1704e70, C4<0>, C4<0>, C4<0>;
L_0x1704d30 .delay 1 (1,1,1) L_0x1704d30/d;
v0x16d7fb0_0 .net *"_ivl_0", 0 0, L_0x1704e70;  1 drivers
S_0x16d80b0 .scope generate, "genblk1[48]" "genblk1[48]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d82b0 .param/l "i" 0 23 10, +C4<0110000>;
L_0x1704b00/d .functor NOT 1, L_0x1704c40, C4<0>, C4<0>, C4<0>;
L_0x1704b00 .delay 1 (1,1,1) L_0x1704b00/d;
v0x16d8370_0 .net *"_ivl_0", 0 0, L_0x1704c40;  1 drivers
S_0x16d8470 .scope generate, "genblk1[49]" "genblk1[49]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d8670 .param/l "i" 0 23 10, +C4<0110001>;
L_0x1704620/d .functor NOT 1, L_0x1704760, C4<0>, C4<0>, C4<0>;
L_0x1704620 .delay 1 (1,1,1) L_0x1704620/d;
v0x16d8730_0 .net *"_ivl_0", 0 0, L_0x1704760;  1 drivers
S_0x16d8830 .scope generate, "genblk1[50]" "genblk1[50]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d8a30 .param/l "i" 0 23 10, +C4<0110010>;
L_0x17043f0/d .functor NOT 1, L_0x1704530, C4<0>, C4<0>, C4<0>;
L_0x17043f0 .delay 1 (1,1,1) L_0x17043f0/d;
v0x16d8af0_0 .net *"_ivl_0", 0 0, L_0x1704530;  1 drivers
S_0x16d8bf0 .scope generate, "genblk1[51]" "genblk1[51]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d8df0 .param/l "i" 0 23 10, +C4<0110011>;
L_0x1703f20/d .functor NOT 1, L_0x1704060, C4<0>, C4<0>, C4<0>;
L_0x1703f20 .delay 1 (1,1,1) L_0x1703f20/d;
v0x16d8eb0_0 .net *"_ivl_0", 0 0, L_0x1704060;  1 drivers
S_0x16d8fb0 .scope generate, "genblk1[52]" "genblk1[52]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d91b0 .param/l "i" 0 23 10, +C4<0110100>;
L_0x1703cf0/d .functor NOT 1, L_0x1703e30, C4<0>, C4<0>, C4<0>;
L_0x1703cf0 .delay 1 (1,1,1) L_0x1703cf0/d;
v0x16d9270_0 .net *"_ivl_0", 0 0, L_0x1703e30;  1 drivers
S_0x16d9370 .scope generate, "genblk1[53]" "genblk1[53]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d9570 .param/l "i" 0 23 10, +C4<0110101>;
L_0x1703830/d .functor NOT 1, L_0x1703970, C4<0>, C4<0>, C4<0>;
L_0x1703830 .delay 1 (1,1,1) L_0x1703830/d;
v0x16d9630_0 .net *"_ivl_0", 0 0, L_0x1703970;  1 drivers
S_0x16d9730 .scope generate, "genblk1[54]" "genblk1[54]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d9930 .param/l "i" 0 23 10, +C4<0110110>;
L_0x1703600/d .functor NOT 1, L_0x1703740, C4<0>, C4<0>, C4<0>;
L_0x1703600 .delay 1 (1,1,1) L_0x1703600/d;
v0x16d99f0_0 .net *"_ivl_0", 0 0, L_0x1703740;  1 drivers
S_0x16d9af0 .scope generate, "genblk1[55]" "genblk1[55]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16d9cf0 .param/l "i" 0 23 10, +C4<0110111>;
L_0x1703150/d .functor NOT 1, L_0x1703290, C4<0>, C4<0>, C4<0>;
L_0x1703150 .delay 1 (1,1,1) L_0x1703150/d;
v0x16d9db0_0 .net *"_ivl_0", 0 0, L_0x1703290;  1 drivers
S_0x16d9eb0 .scope generate, "genblk1[56]" "genblk1[56]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16da0b0 .param/l "i" 0 23 10, +C4<0111000>;
L_0x1702f20/d .functor NOT 1, L_0x1703060, C4<0>, C4<0>, C4<0>;
L_0x1702f20 .delay 1 (1,1,1) L_0x1702f20/d;
v0x16da170_0 .net *"_ivl_0", 0 0, L_0x1703060;  1 drivers
S_0x16da270 .scope generate, "genblk1[57]" "genblk1[57]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16da470 .param/l "i" 0 23 10, +C4<0111001>;
L_0x1702a80/d .functor NOT 1, L_0x1702bc0, C4<0>, C4<0>, C4<0>;
L_0x1702a80 .delay 1 (1,1,1) L_0x1702a80/d;
v0x16da530_0 .net *"_ivl_0", 0 0, L_0x1702bc0;  1 drivers
S_0x16da630 .scope generate, "genblk1[58]" "genblk1[58]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16da830 .param/l "i" 0 23 10, +C4<0111010>;
L_0x1702850/d .functor NOT 1, L_0x1702990, C4<0>, C4<0>, C4<0>;
L_0x1702850 .delay 1 (1,1,1) L_0x1702850/d;
v0x16da8f0_0 .net *"_ivl_0", 0 0, L_0x1702990;  1 drivers
S_0x16da9f0 .scope generate, "genblk1[59]" "genblk1[59]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dabf0 .param/l "i" 0 23 10, +C4<0111011>;
L_0x17023c0/d .functor NOT 1, L_0x1702500, C4<0>, C4<0>, C4<0>;
L_0x17023c0 .delay 1 (1,1,1) L_0x17023c0/d;
v0x16dacb0_0 .net *"_ivl_0", 0 0, L_0x1702500;  1 drivers
S_0x16dadb0 .scope generate, "genblk1[60]" "genblk1[60]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dafb0 .param/l "i" 0 23 10, +C4<0111100>;
L_0x1702190/d .functor NOT 1, L_0x17022d0, C4<0>, C4<0>, C4<0>;
L_0x1702190 .delay 1 (1,1,1) L_0x1702190/d;
v0x16db070_0 .net *"_ivl_0", 0 0, L_0x17022d0;  1 drivers
S_0x16db170 .scope generate, "genblk1[61]" "genblk1[61]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16db370 .param/l "i" 0 23 10, +C4<0111101>;
L_0x1701d10/d .functor NOT 1, L_0x1701e50, C4<0>, C4<0>, C4<0>;
L_0x1701d10 .delay 1 (1,1,1) L_0x1701d10/d;
v0x16db430_0 .net *"_ivl_0", 0 0, L_0x1701e50;  1 drivers
S_0x16db530 .scope generate, "genblk1[62]" "genblk1[62]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16db730 .param/l "i" 0 23 10, +C4<0111110>;
L_0x1701ae0/d .functor NOT 1, L_0x1701c20, C4<0>, C4<0>, C4<0>;
L_0x1701ae0 .delay 1 (1,1,1) L_0x1701ae0/d;
v0x16db7f0_0 .net *"_ivl_0", 0 0, L_0x1701c20;  1 drivers
S_0x16db8f0 .scope generate, "genblk1[63]" "genblk1[63]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dbaf0 .param/l "i" 0 23 10, +C4<0111111>;
L_0x1701670/d .functor NOT 1, L_0x17017b0, C4<0>, C4<0>, C4<0>;
L_0x1701670 .delay 1 (1,1,1) L_0x1701670/d;
v0x16dbbb0_0 .net *"_ivl_0", 0 0, L_0x17017b0;  1 drivers
S_0x16dbcb0 .scope generate, "genblk1[64]" "genblk1[64]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dc2c0 .param/l "i" 0 23 10, +C4<01000000>;
L_0x1701440/d .functor NOT 1, L_0x1701580, C4<0>, C4<0>, C4<0>;
L_0x1701440 .delay 1 (1,1,1) L_0x1701440/d;
v0x16dc360_0 .net *"_ivl_0", 0 0, L_0x1701580;  1 drivers
S_0x16dc460 .scope generate, "genblk1[65]" "genblk1[65]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dc660 .param/l "i" 0 23 10, +C4<01000001>;
L_0x1700fe0/d .functor NOT 1, L_0x1701120, C4<0>, C4<0>, C4<0>;
L_0x1700fe0 .delay 1 (1,1,1) L_0x1700fe0/d;
v0x16dc720_0 .net *"_ivl_0", 0 0, L_0x1701120;  1 drivers
S_0x16dc820 .scope generate, "genblk1[66]" "genblk1[66]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dca20 .param/l "i" 0 23 10, +C4<01000010>;
L_0x1700db0/d .functor NOT 1, L_0x1700ef0, C4<0>, C4<0>, C4<0>;
L_0x1700db0 .delay 1 (1,1,1) L_0x1700db0/d;
v0x16dcae0_0 .net *"_ivl_0", 0 0, L_0x1700ef0;  1 drivers
S_0x16dcbe0 .scope generate, "genblk1[67]" "genblk1[67]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dcde0 .param/l "i" 0 23 10, +C4<01000011>;
L_0x1700960/d .functor NOT 1, L_0x1700aa0, C4<0>, C4<0>, C4<0>;
L_0x1700960 .delay 1 (1,1,1) L_0x1700960/d;
v0x16dcea0_0 .net *"_ivl_0", 0 0, L_0x1700aa0;  1 drivers
S_0x16dcfa0 .scope generate, "genblk1[68]" "genblk1[68]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dd1a0 .param/l "i" 0 23 10, +C4<01000100>;
L_0x1700730/d .functor NOT 1, L_0x1700870, C4<0>, C4<0>, C4<0>;
L_0x1700730 .delay 1 (1,1,1) L_0x1700730/d;
v0x16dd260_0 .net *"_ivl_0", 0 0, L_0x1700870;  1 drivers
S_0x16dd360 .scope generate, "genblk1[69]" "genblk1[69]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dd560 .param/l "i" 0 23 10, +C4<01000101>;
L_0x16ffae0/d .functor NOT 1, L_0x16ffc20, C4<0>, C4<0>, C4<0>;
L_0x16ffae0 .delay 1 (1,1,1) L_0x16ffae0/d;
v0x16dd620_0 .net *"_ivl_0", 0 0, L_0x16ffc20;  1 drivers
S_0x16dd720 .scope generate, "genblk1[70]" "genblk1[70]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dd920 .param/l "i" 0 23 10, +C4<01000110>;
L_0x16ff8b0/d .functor NOT 1, L_0x16ff9f0, C4<0>, C4<0>, C4<0>;
L_0x16ff8b0 .delay 1 (1,1,1) L_0x16ff8b0/d;
v0x16dd9e0_0 .net *"_ivl_0", 0 0, L_0x16ff9f0;  1 drivers
S_0x16ddae0 .scope generate, "genblk1[71]" "genblk1[71]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ddce0 .param/l "i" 0 23 10, +C4<01000111>;
L_0x16ff480/d .functor NOT 1, L_0x16ff5c0, C4<0>, C4<0>, C4<0>;
L_0x16ff480 .delay 1 (1,1,1) L_0x16ff480/d;
v0x16ddda0_0 .net *"_ivl_0", 0 0, L_0x16ff5c0;  1 drivers
S_0x16ddea0 .scope generate, "genblk1[72]" "genblk1[72]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16de0a0 .param/l "i" 0 23 10, +C4<01001000>;
L_0x16ff250/d .functor NOT 1, L_0x16ff390, C4<0>, C4<0>, C4<0>;
L_0x16ff250 .delay 1 (1,1,1) L_0x16ff250/d;
v0x16de160_0 .net *"_ivl_0", 0 0, L_0x16ff390;  1 drivers
S_0x16de260 .scope generate, "genblk1[73]" "genblk1[73]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16de460 .param/l "i" 0 23 10, +C4<01001001>;
L_0x16fee30/d .functor NOT 1, L_0x16fef70, C4<0>, C4<0>, C4<0>;
L_0x16fee30 .delay 1 (1,1,1) L_0x16fee30/d;
v0x16de520_0 .net *"_ivl_0", 0 0, L_0x16fef70;  1 drivers
S_0x16de620 .scope generate, "genblk1[74]" "genblk1[74]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16de820 .param/l "i" 0 23 10, +C4<01001010>;
L_0x16fec00/d .functor NOT 1, L_0x16fed40, C4<0>, C4<0>, C4<0>;
L_0x16fec00 .delay 1 (1,1,1) L_0x16fec00/d;
v0x16de8e0_0 .net *"_ivl_0", 0 0, L_0x16fed40;  1 drivers
S_0x16de9e0 .scope generate, "genblk1[75]" "genblk1[75]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16debe0 .param/l "i" 0 23 10, +C4<01001011>;
L_0x16fe7f0/d .functor NOT 1, L_0x16fe930, C4<0>, C4<0>, C4<0>;
L_0x16fe7f0 .delay 1 (1,1,1) L_0x16fe7f0/d;
v0x16deca0_0 .net *"_ivl_0", 0 0, L_0x16fe930;  1 drivers
S_0x16deda0 .scope generate, "genblk1[76]" "genblk1[76]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16defa0 .param/l "i" 0 23 10, +C4<01001100>;
L_0x16fe5c0/d .functor NOT 1, L_0x16fe700, C4<0>, C4<0>, C4<0>;
L_0x16fe5c0 .delay 1 (1,1,1) L_0x16fe5c0/d;
v0x16df060_0 .net *"_ivl_0", 0 0, L_0x16fe700;  1 drivers
S_0x16df160 .scope generate, "genblk1[77]" "genblk1[77]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16df360 .param/l "i" 0 23 10, +C4<01001101>;
L_0x16fe1c0/d .functor NOT 1, L_0x16fe300, C4<0>, C4<0>, C4<0>;
L_0x16fe1c0 .delay 1 (1,1,1) L_0x16fe1c0/d;
v0x16df420_0 .net *"_ivl_0", 0 0, L_0x16fe300;  1 drivers
S_0x16df520 .scope generate, "genblk1[78]" "genblk1[78]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16df720 .param/l "i" 0 23 10, +C4<01001110>;
L_0x16fdf90/d .functor NOT 1, L_0x16fe0d0, C4<0>, C4<0>, C4<0>;
L_0x16fdf90 .delay 1 (1,1,1) L_0x16fdf90/d;
v0x16df7e0_0 .net *"_ivl_0", 0 0, L_0x16fe0d0;  1 drivers
S_0x16df8e0 .scope generate, "genblk1[79]" "genblk1[79]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dfae0 .param/l "i" 0 23 10, +C4<01001111>;
L_0x16fdba0/d .functor NOT 1, L_0x16fdce0, C4<0>, C4<0>, C4<0>;
L_0x16fdba0 .delay 1 (1,1,1) L_0x16fdba0/d;
v0x16dfba0_0 .net *"_ivl_0", 0 0, L_0x16fdce0;  1 drivers
S_0x16dfca0 .scope generate, "genblk1[80]" "genblk1[80]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16dfea0 .param/l "i" 0 23 10, +C4<01010000>;
L_0x16fd970/d .functor NOT 1, L_0x16fdab0, C4<0>, C4<0>, C4<0>;
L_0x16fd970 .delay 1 (1,1,1) L_0x16fd970/d;
v0x16dff60_0 .net *"_ivl_0", 0 0, L_0x16fdab0;  1 drivers
S_0x16e0060 .scope generate, "genblk1[81]" "genblk1[81]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e0260 .param/l "i" 0 23 10, +C4<01010001>;
L_0x16fd590/d .functor NOT 1, L_0x16fd6d0, C4<0>, C4<0>, C4<0>;
L_0x16fd590 .delay 1 (1,1,1) L_0x16fd590/d;
v0x16e0320_0 .net *"_ivl_0", 0 0, L_0x16fd6d0;  1 drivers
S_0x16e0420 .scope generate, "genblk1[82]" "genblk1[82]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e0620 .param/l "i" 0 23 10, +C4<01010010>;
L_0x16fd360/d .functor NOT 1, L_0x16fd4a0, C4<0>, C4<0>, C4<0>;
L_0x16fd360 .delay 1 (1,1,1) L_0x16fd360/d;
v0x16e06e0_0 .net *"_ivl_0", 0 0, L_0x16fd4a0;  1 drivers
S_0x16e07e0 .scope generate, "genblk1[83]" "genblk1[83]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e09e0 .param/l "i" 0 23 10, +C4<01010011>;
L_0x16fcf90/d .functor NOT 1, L_0x16fd0d0, C4<0>, C4<0>, C4<0>;
L_0x16fcf90 .delay 1 (1,1,1) L_0x16fcf90/d;
v0x16e0aa0_0 .net *"_ivl_0", 0 0, L_0x16fd0d0;  1 drivers
S_0x16e0ba0 .scope generate, "genblk1[84]" "genblk1[84]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e0da0 .param/l "i" 0 23 10, +C4<01010100>;
L_0x16fcd60/d .functor NOT 1, L_0x16fcea0, C4<0>, C4<0>, C4<0>;
L_0x16fcd60 .delay 1 (1,1,1) L_0x16fcd60/d;
v0x16e0e60_0 .net *"_ivl_0", 0 0, L_0x16fcea0;  1 drivers
S_0x16e0f60 .scope generate, "genblk1[85]" "genblk1[85]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e1160 .param/l "i" 0 23 10, +C4<01010101>;
L_0x16fc9a0/d .functor NOT 1, L_0x16fcae0, C4<0>, C4<0>, C4<0>;
L_0x16fc9a0 .delay 1 (1,1,1) L_0x16fc9a0/d;
v0x16e1220_0 .net *"_ivl_0", 0 0, L_0x16fcae0;  1 drivers
S_0x16e1320 .scope generate, "genblk1[86]" "genblk1[86]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e1520 .param/l "i" 0 23 10, +C4<01010110>;
L_0x16fc770/d .functor NOT 1, L_0x16fc8b0, C4<0>, C4<0>, C4<0>;
L_0x16fc770 .delay 1 (1,1,1) L_0x16fc770/d;
v0x16e15e0_0 .net *"_ivl_0", 0 0, L_0x16fc8b0;  1 drivers
S_0x16e16e0 .scope generate, "genblk1[87]" "genblk1[87]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e18e0 .param/l "i" 0 23 10, +C4<01010111>;
L_0x16fc3c0/d .functor NOT 1, L_0x16fc500, C4<0>, C4<0>, C4<0>;
L_0x16fc3c0 .delay 1 (1,1,1) L_0x16fc3c0/d;
v0x16e19a0_0 .net *"_ivl_0", 0 0, L_0x16fc500;  1 drivers
S_0x16e1aa0 .scope generate, "genblk1[88]" "genblk1[88]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e1ca0 .param/l "i" 0 23 10, +C4<01011000>;
L_0x16fc190/d .functor NOT 1, L_0x16fc2d0, C4<0>, C4<0>, C4<0>;
L_0x16fc190 .delay 1 (1,1,1) L_0x16fc190/d;
v0x16e1d60_0 .net *"_ivl_0", 0 0, L_0x16fc2d0;  1 drivers
S_0x16e1e60 .scope generate, "genblk1[89]" "genblk1[89]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e2060 .param/l "i" 0 23 10, +C4<01011001>;
L_0x16fbdf0/d .functor NOT 1, L_0x16fbf30, C4<0>, C4<0>, C4<0>;
L_0x16fbdf0 .delay 1 (1,1,1) L_0x16fbdf0/d;
v0x16e2120_0 .net *"_ivl_0", 0 0, L_0x16fbf30;  1 drivers
S_0x16e2220 .scope generate, "genblk1[90]" "genblk1[90]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e2420 .param/l "i" 0 23 10, +C4<01011010>;
L_0x16fbbc0/d .functor NOT 1, L_0x16fbd00, C4<0>, C4<0>, C4<0>;
L_0x16fbbc0 .delay 1 (1,1,1) L_0x16fbbc0/d;
v0x16e24e0_0 .net *"_ivl_0", 0 0, L_0x16fbd00;  1 drivers
S_0x16e25e0 .scope generate, "genblk1[91]" "genblk1[91]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e27e0 .param/l "i" 0 23 10, +C4<01011011>;
L_0x16fb830/d .functor NOT 1, L_0x16fb970, C4<0>, C4<0>, C4<0>;
L_0x16fb830 .delay 1 (1,1,1) L_0x16fb830/d;
v0x16e28a0_0 .net *"_ivl_0", 0 0, L_0x16fb970;  1 drivers
S_0x16e29a0 .scope generate, "genblk1[92]" "genblk1[92]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e2ba0 .param/l "i" 0 23 10, +C4<01011100>;
L_0x16fb600/d .functor NOT 1, L_0x16fb740, C4<0>, C4<0>, C4<0>;
L_0x16fb600 .delay 1 (1,1,1) L_0x16fb600/d;
v0x16e2c60_0 .net *"_ivl_0", 0 0, L_0x16fb740;  1 drivers
S_0x16e2d60 .scope generate, "genblk1[93]" "genblk1[93]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e2f60 .param/l "i" 0 23 10, +C4<01011101>;
L_0x16fb280/d .functor NOT 1, L_0x16fb3c0, C4<0>, C4<0>, C4<0>;
L_0x16fb280 .delay 1 (1,1,1) L_0x16fb280/d;
v0x16e3020_0 .net *"_ivl_0", 0 0, L_0x16fb3c0;  1 drivers
S_0x16e3120 .scope generate, "genblk1[94]" "genblk1[94]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e3320 .param/l "i" 0 23 10, +C4<01011110>;
L_0x16fb050/d .functor NOT 1, L_0x16fb190, C4<0>, C4<0>, C4<0>;
L_0x16fb050 .delay 1 (1,1,1) L_0x16fb050/d;
v0x16e33e0_0 .net *"_ivl_0", 0 0, L_0x16fb190;  1 drivers
S_0x16e34e0 .scope generate, "genblk1[95]" "genblk1[95]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e36e0 .param/l "i" 0 23 10, +C4<01011111>;
L_0x16fad10/d .functor NOT 1, L_0x16fae20, C4<0>, C4<0>, C4<0>;
L_0x16fad10 .delay 1 (1,1,1) L_0x16fad10/d;
v0x16e37a0_0 .net *"_ivl_0", 0 0, L_0x16fae20;  1 drivers
S_0x16e38a0 .scope generate, "genblk1[96]" "genblk1[96]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e3aa0 .param/l "i" 0 23 10, +C4<01100000>;
L_0x16fa520/d .functor NOT 1, L_0x16fac20, C4<0>, C4<0>, C4<0>;
L_0x16fa520 .delay 1 (1,1,1) L_0x16fa520/d;
v0x16e3b60_0 .net *"_ivl_0", 0 0, L_0x16fac20;  1 drivers
S_0x16e3c60 .scope generate, "genblk1[97]" "genblk1[97]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e3e60 .param/l "i" 0 23 10, +C4<01100001>;
L_0x16fa870/d .functor NOT 1, L_0x16fa9b0, C4<0>, C4<0>, C4<0>;
L_0x16fa870 .delay 1 (1,1,1) L_0x16fa870/d;
v0x16e3f20_0 .net *"_ivl_0", 0 0, L_0x16fa9b0;  1 drivers
S_0x16e4020 .scope generate, "genblk1[98]" "genblk1[98]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e4220 .param/l "i" 0 23 10, +C4<01100010>;
L_0x16fa640/d .functor NOT 1, L_0x16fa780, C4<0>, C4<0>, C4<0>;
L_0x16fa640 .delay 1 (1,1,1) L_0x16fa640/d;
v0x16e42e0_0 .net *"_ivl_0", 0 0, L_0x16fa780;  1 drivers
S_0x16e43e0 .scope generate, "genblk1[99]" "genblk1[99]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e45e0 .param/l "i" 0 23 10, +C4<01100011>;
L_0x16fa2f0/d .functor NOT 1, L_0x16fa430, C4<0>, C4<0>, C4<0>;
L_0x16fa2f0 .delay 1 (1,1,1) L_0x16fa2f0/d;
v0x16e46a0_0 .net *"_ivl_0", 0 0, L_0x16fa430;  1 drivers
S_0x16e47a0 .scope generate, "genblk1[100]" "genblk1[100]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e49a0 .param/l "i" 0 23 10, +C4<01100100>;
L_0x16fa0c0/d .functor NOT 1, L_0x16fa200, C4<0>, C4<0>, C4<0>;
L_0x16fa0c0 .delay 1 (1,1,1) L_0x16fa0c0/d;
v0x16e4a60_0 .net *"_ivl_0", 0 0, L_0x16fa200;  1 drivers
S_0x16e4b60 .scope generate, "genblk1[101]" "genblk1[101]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e4d60 .param/l "i" 0 23 10, +C4<01100101>;
L_0x16f9d80/d .functor NOT 1, L_0x16f9ec0, C4<0>, C4<0>, C4<0>;
L_0x16f9d80 .delay 1 (1,1,1) L_0x16f9d80/d;
v0x16e4e20_0 .net *"_ivl_0", 0 0, L_0x16f9ec0;  1 drivers
S_0x16e4f20 .scope generate, "genblk1[102]" "genblk1[102]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e5120 .param/l "i" 0 23 10, +C4<01100110>;
L_0x16f9b50/d .functor NOT 1, L_0x16f9c90, C4<0>, C4<0>, C4<0>;
L_0x16f9b50 .delay 1 (1,1,1) L_0x16f9b50/d;
v0x16e51e0_0 .net *"_ivl_0", 0 0, L_0x16f9c90;  1 drivers
S_0x16e52e0 .scope generate, "genblk1[103]" "genblk1[103]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e54e0 .param/l "i" 0 23 10, +C4<01100111>;
L_0x16f9820/d .functor NOT 1, L_0x16f9960, C4<0>, C4<0>, C4<0>;
L_0x16f9820 .delay 1 (1,1,1) L_0x16f9820/d;
v0x16e55a0_0 .net *"_ivl_0", 0 0, L_0x16f9960;  1 drivers
S_0x16e56a0 .scope generate, "genblk1[104]" "genblk1[104]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e58a0 .param/l "i" 0 23 10, +C4<01101000>;
L_0x16f95f0/d .functor NOT 1, L_0x16f9730, C4<0>, C4<0>, C4<0>;
L_0x16f95f0 .delay 1 (1,1,1) L_0x16f95f0/d;
v0x16e5960_0 .net *"_ivl_0", 0 0, L_0x16f9730;  1 drivers
S_0x16e5a60 .scope generate, "genblk1[105]" "genblk1[105]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e5c60 .param/l "i" 0 23 10, +C4<01101001>;
L_0x16f92d0/d .functor NOT 1, L_0x16f9410, C4<0>, C4<0>, C4<0>;
L_0x16f92d0 .delay 1 (1,1,1) L_0x16f92d0/d;
v0x16e5d20_0 .net *"_ivl_0", 0 0, L_0x16f9410;  1 drivers
S_0x16e5e20 .scope generate, "genblk1[106]" "genblk1[106]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e6020 .param/l "i" 0 23 10, +C4<01101010>;
L_0x16f90a0/d .functor NOT 1, L_0x16f91e0, C4<0>, C4<0>, C4<0>;
L_0x16f90a0 .delay 1 (1,1,1) L_0x16f90a0/d;
v0x16e60e0_0 .net *"_ivl_0", 0 0, L_0x16f91e0;  1 drivers
S_0x16e61e0 .scope generate, "genblk1[107]" "genblk1[107]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e63e0 .param/l "i" 0 23 10, +C4<01101011>;
L_0x16f8d90/d .functor NOT 1, L_0x16f8ed0, C4<0>, C4<0>, C4<0>;
L_0x16f8d90 .delay 1 (1,1,1) L_0x16f8d90/d;
v0x16e64a0_0 .net *"_ivl_0", 0 0, L_0x16f8ed0;  1 drivers
S_0x16e65a0 .scope generate, "genblk1[108]" "genblk1[108]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e67a0 .param/l "i" 0 23 10, +C4<01101100>;
L_0x16f8b60/d .functor NOT 1, L_0x16f8ca0, C4<0>, C4<0>, C4<0>;
L_0x16f8b60 .delay 1 (1,1,1) L_0x16f8b60/d;
v0x16e6860_0 .net *"_ivl_0", 0 0, L_0x16f8ca0;  1 drivers
S_0x16e6960 .scope generate, "genblk1[109]" "genblk1[109]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e6b60 .param/l "i" 0 23 10, +C4<01101101>;
L_0x16f8860/d .functor NOT 1, L_0x16f89a0, C4<0>, C4<0>, C4<0>;
L_0x16f8860 .delay 1 (1,1,1) L_0x16f8860/d;
v0x16e6c20_0 .net *"_ivl_0", 0 0, L_0x16f89a0;  1 drivers
S_0x16e6d20 .scope generate, "genblk1[110]" "genblk1[110]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e6f20 .param/l "i" 0 23 10, +C4<01101110>;
L_0x16f8630/d .functor NOT 1, L_0x16f8770, C4<0>, C4<0>, C4<0>;
L_0x16f8630 .delay 1 (1,1,1) L_0x16f8630/d;
v0x16e6fe0_0 .net *"_ivl_0", 0 0, L_0x16f8770;  1 drivers
S_0x16e70e0 .scope generate, "genblk1[111]" "genblk1[111]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e72e0 .param/l "i" 0 23 10, +C4<01101111>;
L_0x16f8340/d .functor NOT 1, L_0x16f8480, C4<0>, C4<0>, C4<0>;
L_0x16f8340 .delay 1 (1,1,1) L_0x16f8340/d;
v0x16e73a0_0 .net *"_ivl_0", 0 0, L_0x16f8480;  1 drivers
S_0x16e74a0 .scope generate, "genblk1[112]" "genblk1[112]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e76a0 .param/l "i" 0 23 10, +C4<01110000>;
L_0x16f81b0/d .functor NOT 1, L_0x16f7c00, C4<0>, C4<0>, C4<0>;
L_0x16f81b0 .delay 1 (1,1,1) L_0x16f81b0/d;
v0x16e7760_0 .net *"_ivl_0", 0 0, L_0x16f7c00;  1 drivers
S_0x16e7860 .scope generate, "genblk1[113]" "genblk1[113]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e7a60 .param/l "i" 0 23 10, +C4<01110001>;
L_0x16f7ed0/d .functor NOT 1, L_0x16f8010, C4<0>, C4<0>, C4<0>;
L_0x16f7ed0 .delay 1 (1,1,1) L_0x16f7ed0/d;
v0x16e7b20_0 .net *"_ivl_0", 0 0, L_0x16f8010;  1 drivers
S_0x16e7c20 .scope generate, "genblk1[114]" "genblk1[114]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e7e20 .param/l "i" 0 23 10, +C4<01110010>;
L_0x16f7ca0/d .functor NOT 1, L_0x16f7de0, C4<0>, C4<0>, C4<0>;
L_0x16f7ca0 .delay 1 (1,1,1) L_0x16f7ca0/d;
v0x16e7ee0_0 .net *"_ivl_0", 0 0, L_0x16f7de0;  1 drivers
S_0x16e7fe0 .scope generate, "genblk1[115]" "genblk1[115]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e81e0 .param/l "i" 0 23 10, +C4<01110011>;
L_0x16f79d0/d .functor NOT 1, L_0x16f7b10, C4<0>, C4<0>, C4<0>;
L_0x16f79d0 .delay 1 (1,1,1) L_0x16f79d0/d;
v0x16e82a0_0 .net *"_ivl_0", 0 0, L_0x16f7b10;  1 drivers
S_0x16e83a0 .scope generate, "genblk1[116]" "genblk1[116]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e85a0 .param/l "i" 0 23 10, +C4<01110100>;
L_0x16f77a0/d .functor NOT 1, L_0x16f78e0, C4<0>, C4<0>, C4<0>;
L_0x16f77a0 .delay 1 (1,1,1) L_0x16f77a0/d;
v0x16e8660_0 .net *"_ivl_0", 0 0, L_0x16f78e0;  1 drivers
S_0x16e8760 .scope generate, "genblk1[117]" "genblk1[117]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e8960 .param/l "i" 0 23 10, +C4<01110101>;
L_0x16f74e0/d .functor NOT 1, L_0x16f7620, C4<0>, C4<0>, C4<0>;
L_0x16f74e0 .delay 1 (1,1,1) L_0x16f74e0/d;
v0x16e8a20_0 .net *"_ivl_0", 0 0, L_0x16f7620;  1 drivers
S_0x16e8b20 .scope generate, "genblk1[118]" "genblk1[118]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e8d20 .param/l "i" 0 23 10, +C4<01110110>;
L_0x16f6dd0/d .functor NOT 1, L_0x16f73f0, C4<0>, C4<0>, C4<0>;
L_0x16f6dd0 .delay 1 (1,1,1) L_0x16f6dd0/d;
v0x16e8de0_0 .net *"_ivl_0", 0 0, L_0x16f73f0;  1 drivers
S_0x16e8ee0 .scope generate, "genblk1[119]" "genblk1[119]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e90e0 .param/l "i" 0 23 10, +C4<01110111>;
L_0x16f7070/d .functor NOT 1, L_0x16f71b0, C4<0>, C4<0>, C4<0>;
L_0x16f7070 .delay 1 (1,1,1) L_0x16f7070/d;
v0x16e91a0_0 .net *"_ivl_0", 0 0, L_0x16f71b0;  1 drivers
S_0x16e92a0 .scope generate, "genblk1[120]" "genblk1[120]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e94a0 .param/l "i" 0 23 10, +C4<01111000>;
L_0x16f6e40/d .functor NOT 1, L_0x16f6f80, C4<0>, C4<0>, C4<0>;
L_0x16f6e40 .delay 1 (1,1,1) L_0x16f6e40/d;
v0x16e9560_0 .net *"_ivl_0", 0 0, L_0x16f6f80;  1 drivers
S_0x16e9660 .scope generate, "genblk1[121]" "genblk1[121]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e9860 .param/l "i" 0 23 10, +C4<01111001>;
L_0x16f6ba0/d .functor NOT 1, L_0x16f6ce0, C4<0>, C4<0>, C4<0>;
L_0x16f6ba0 .delay 1 (1,1,1) L_0x16f6ba0/d;
v0x16e9920_0 .net *"_ivl_0", 0 0, L_0x16f6ce0;  1 drivers
S_0x16e9a20 .scope generate, "genblk1[122]" "genblk1[122]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e9c20 .param/l "i" 0 23 10, +C4<01111010>;
L_0x16f69c0/d .functor NOT 1, L_0x16f6ab0, C4<0>, C4<0>, C4<0>;
L_0x16f69c0 .delay 1 (1,1,1) L_0x16f69c0/d;
v0x16e9ce0_0 .net *"_ivl_0", 0 0, L_0x16f6ab0;  1 drivers
S_0x16e9de0 .scope generate, "genblk1[123]" "genblk1[123]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16e9fe0 .param/l "i" 0 23 10, +C4<01111011>;
L_0x16f6730/d .functor NOT 1, L_0x16f6870, C4<0>, C4<0>, C4<0>;
L_0x16f6730 .delay 1 (1,1,1) L_0x16f6730/d;
v0x16ea0a0_0 .net *"_ivl_0", 0 0, L_0x16f6870;  1 drivers
S_0x16ea1a0 .scope generate, "genblk1[124]" "genblk1[124]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ea3a0 .param/l "i" 0 23 10, +C4<01111100>;
L_0x16f63f0/d .functor NOT 1, L_0x16f6640, C4<0>, C4<0>, C4<0>;
L_0x16f63f0 .delay 1 (1,1,1) L_0x16f63f0/d;
v0x16ea460_0 .net *"_ivl_0", 0 0, L_0x16f6640;  1 drivers
S_0x16ea560 .scope generate, "genblk1[125]" "genblk1[125]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ea760 .param/l "i" 0 23 10, +C4<01111101>;
L_0x16f6170/d .functor NOT 1, L_0x16f62b0, C4<0>, C4<0>, C4<0>;
L_0x16f6170 .delay 1 (1,1,1) L_0x16f6170/d;
v0x16ea820_0 .net *"_ivl_0", 0 0, L_0x16f62b0;  1 drivers
S_0x16ea920 .scope generate, "genblk1[126]" "genblk1[126]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16eab20 .param/l "i" 0 23 10, +C4<01111110>;
L_0x16f5f70/d .functor NOT 1, L_0x16f6080, C4<0>, C4<0>, C4<0>;
L_0x16f5f70 .delay 1 (1,1,1) L_0x16f5f70/d;
v0x16eabe0_0 .net *"_ivl_0", 0 0, L_0x16f6080;  1 drivers
S_0x16eace0 .scope generate, "genblk1[127]" "genblk1[127]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16eaee0 .param/l "i" 0 23 10, +C4<01111111>;
L_0x16f5d00/d .functor NOT 1, L_0x16f5e40, C4<0>, C4<0>, C4<0>;
L_0x16f5d00 .delay 1 (1,1,1) L_0x16f5d00/d;
v0x16eafa0_0 .net *"_ivl_0", 0 0, L_0x16f5e40;  1 drivers
S_0x16eb0a0 .scope generate, "genblk1[128]" "genblk1[128]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ebab0 .param/l "i" 0 23 10, +C4<010000000>;
L_0x16f5b20/d .functor NOT 1, L_0x16f5c10, C4<0>, C4<0>, C4<0>;
L_0x16f5b20 .delay 1 (1,1,1) L_0x16f5b20/d;
v0x16ebb70_0 .net *"_ivl_0", 0 0, L_0x16f5c10;  1 drivers
S_0x16ebc70 .scope generate, "genblk1[129]" "genblk1[129]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ebe70 .param/l "i" 0 23 10, +C4<010000001>;
L_0x16f58f0/d .functor NOT 1, L_0x16f5a00, C4<0>, C4<0>, C4<0>;
L_0x16f58f0 .delay 1 (1,1,1) L_0x16f58f0/d;
v0x16ebf30_0 .net *"_ivl_0", 0 0, L_0x16f5a00;  1 drivers
S_0x16ec030 .scope generate, "genblk1[130]" "genblk1[130]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ec230 .param/l "i" 0 23 10, +C4<010000010>;
L_0x16f56f0/d .functor NOT 1, L_0x16f5800, C4<0>, C4<0>, C4<0>;
L_0x16f56f0 .delay 1 (1,1,1) L_0x16f56f0/d;
v0x16ec2f0_0 .net *"_ivl_0", 0 0, L_0x16f5800;  1 drivers
S_0x16ec3f0 .scope generate, "genblk1[131]" "genblk1[131]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ec5f0 .param/l "i" 0 23 10, +C4<010000011>;
L_0x16f54a0/d .functor NOT 1, L_0x16f55b0, C4<0>, C4<0>, C4<0>;
L_0x16f54a0 .delay 1 (1,1,1) L_0x16f54a0/d;
v0x16ec6b0_0 .net *"_ivl_0", 0 0, L_0x16f55b0;  1 drivers
S_0x16ec7b0 .scope generate, "genblk1[132]" "genblk1[132]" 23 10, 23 10 0, S_0x16cc900;
 .timescale -9 -9;
P_0x16ec9b0 .param/l "i" 0 23 10, +C4<010000100>;
L_0x1682340/d .functor NOT 1, L_0x16f53b0, C4<0>, C4<0>, C4<0>;
L_0x1682340 .delay 1 (1,1,1) L_0x1682340/d;
v0x16eca70_0 .net *"_ivl_0", 0 0, L_0x16f53b0;  1 drivers
    .scope S_0x1577d80;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1577d80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f51d0_0, 0, 1;
    %delay 136, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16f51d0_0, 0, 1;
    %delay 136, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16f5270_0, 0, 1;
    %delay 136, 0;
    %delay 136, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f5270_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16f50f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x16f50f0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 136, 0;
    %delay 136, 0;
    %load/vec4 v0x16f50f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16f50f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./datapath.v";
    "../alu/alu.v";
    "../mux_2_1_4b/mux_2_1_4b.v";
    "../mux_2_1_1b/mux_2_1_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
    "../ins_dec/ins_dec.v";
    "../ins_mem/ins_mem.v";
    "../mux_16_1_9b/mux_16_1_9b.v";
    "../mux_16_1_1b/mux_16_1_1b.v";
    "../mux_8_1_1b/mux_8_1_1b.v";
    "../mux_4_1_1b/mux_4_1_1b.v";
    "../pc/pc.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
    "../reg_file/reg_file.v";
    "../decoder_2_4_1b/decoder_2_4_1b.v";
    "../mux_4_1_4b/mux_4_1_4b.v";
    "../oscillator/oscillator.v";
