
FRA262.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006270  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08006408  08006408  00016408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006420  08006420  00020474  2**0
                  CONTENTS
  4 .ARM          00000008  08006420  08006420  00016420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006428  08006428  00020474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006428  08006428  00016428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800642c  0800642c  0001642c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000474  20000000  08006430  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  20000478  080068a4  00020478  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000065c  080068a4  0002065c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012895  00000000  00000000  000204a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b8  00000000  00000000  00032d39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  000356f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c08  00000000  00000000  00036418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c1b  00000000  00000000  00037020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb53  00000000  00000000  0004dc3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fe50  00000000  00000000  0005d78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  000ed5de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036f4  00000000  00000000  000ed6a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000016fd  00000000  00000000  000f0d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000478 	.word	0x20000478
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080063f0 	.word	0x080063f0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000047c 	.word	0x2000047c
 80001d4:	080063f0 	.word	0x080063f0

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2f>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a8c:	bf24      	itt	cs
 8000a8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a96:	d90d      	bls.n	8000ab4 <__aeabi_d2f+0x30>
 8000a98:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aac:	bf08      	it	eq
 8000aae:	f020 0001 	biceq.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab8:	d121      	bne.n	8000afe <__aeabi_d2f+0x7a>
 8000aba:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000abe:	bfbc      	itt	lt
 8000ac0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	4770      	bxlt	lr
 8000ac6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ace:	f1c2 0218 	rsb	r2, r2, #24
 8000ad2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ada:	fa20 f002 	lsr.w	r0, r0, r2
 8000ade:	bf18      	it	ne
 8000ae0:	f040 0001 	orrne.w	r0, r0, #1
 8000ae4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aec:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af0:	ea40 000c 	orr.w	r0, r0, ip
 8000af4:	fa23 f302 	lsr.w	r3, r3, r2
 8000af8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000afc:	e7cc      	b.n	8000a98 <__aeabi_d2f+0x14>
 8000afe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b02:	d107      	bne.n	8000b14 <__aeabi_d2f+0x90>
 8000b04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b08:	bf1e      	ittt	ne
 8000b0a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b12:	4770      	bxne	lr
 8000b14:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b1c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_uldivmod>:
 8000b24:	b953      	cbnz	r3, 8000b3c <__aeabi_uldivmod+0x18>
 8000b26:	b94a      	cbnz	r2, 8000b3c <__aeabi_uldivmod+0x18>
 8000b28:	2900      	cmp	r1, #0
 8000b2a:	bf08      	it	eq
 8000b2c:	2800      	cmpeq	r0, #0
 8000b2e:	bf1c      	itt	ne
 8000b30:	f04f 31ff 	movne.w	r1, #4294967295
 8000b34:	f04f 30ff 	movne.w	r0, #4294967295
 8000b38:	f000 b974 	b.w	8000e24 <__aeabi_idiv0>
 8000b3c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b44:	f000 f806 	bl	8000b54 <__udivmoddi4>
 8000b48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b50:	b004      	add	sp, #16
 8000b52:	4770      	bx	lr

08000b54 <__udivmoddi4>:
 8000b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b58:	9d08      	ldr	r5, [sp, #32]
 8000b5a:	4604      	mov	r4, r0
 8000b5c:	468e      	mov	lr, r1
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d14d      	bne.n	8000bfe <__udivmoddi4+0xaa>
 8000b62:	428a      	cmp	r2, r1
 8000b64:	4694      	mov	ip, r2
 8000b66:	d969      	bls.n	8000c3c <__udivmoddi4+0xe8>
 8000b68:	fab2 f282 	clz	r2, r2
 8000b6c:	b152      	cbz	r2, 8000b84 <__udivmoddi4+0x30>
 8000b6e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b72:	f1c2 0120 	rsb	r1, r2, #32
 8000b76:	fa20 f101 	lsr.w	r1, r0, r1
 8000b7a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b7e:	ea41 0e03 	orr.w	lr, r1, r3
 8000b82:	4094      	lsls	r4, r2
 8000b84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b88:	0c21      	lsrs	r1, r4, #16
 8000b8a:	fbbe f6f8 	udiv	r6, lr, r8
 8000b8e:	fa1f f78c 	uxth.w	r7, ip
 8000b92:	fb08 e316 	mls	r3, r8, r6, lr
 8000b96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b9a:	fb06 f107 	mul.w	r1, r6, r7
 8000b9e:	4299      	cmp	r1, r3
 8000ba0:	d90a      	bls.n	8000bb8 <__udivmoddi4+0x64>
 8000ba2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ba6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000baa:	f080 811f 	bcs.w	8000dec <__udivmoddi4+0x298>
 8000bae:	4299      	cmp	r1, r3
 8000bb0:	f240 811c 	bls.w	8000dec <__udivmoddi4+0x298>
 8000bb4:	3e02      	subs	r6, #2
 8000bb6:	4463      	add	r3, ip
 8000bb8:	1a5b      	subs	r3, r3, r1
 8000bba:	b2a4      	uxth	r4, r4
 8000bbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000bc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bc8:	fb00 f707 	mul.w	r7, r0, r7
 8000bcc:	42a7      	cmp	r7, r4
 8000bce:	d90a      	bls.n	8000be6 <__udivmoddi4+0x92>
 8000bd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bd8:	f080 810a 	bcs.w	8000df0 <__udivmoddi4+0x29c>
 8000bdc:	42a7      	cmp	r7, r4
 8000bde:	f240 8107 	bls.w	8000df0 <__udivmoddi4+0x29c>
 8000be2:	4464      	add	r4, ip
 8000be4:	3802      	subs	r0, #2
 8000be6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bea:	1be4      	subs	r4, r4, r7
 8000bec:	2600      	movs	r6, #0
 8000bee:	b11d      	cbz	r5, 8000bf8 <__udivmoddi4+0xa4>
 8000bf0:	40d4      	lsrs	r4, r2
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	e9c5 4300 	strd	r4, r3, [r5]
 8000bf8:	4631      	mov	r1, r6
 8000bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfe:	428b      	cmp	r3, r1
 8000c00:	d909      	bls.n	8000c16 <__udivmoddi4+0xc2>
 8000c02:	2d00      	cmp	r5, #0
 8000c04:	f000 80ef 	beq.w	8000de6 <__udivmoddi4+0x292>
 8000c08:	2600      	movs	r6, #0
 8000c0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000c0e:	4630      	mov	r0, r6
 8000c10:	4631      	mov	r1, r6
 8000c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c16:	fab3 f683 	clz	r6, r3
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d14a      	bne.n	8000cb4 <__udivmoddi4+0x160>
 8000c1e:	428b      	cmp	r3, r1
 8000c20:	d302      	bcc.n	8000c28 <__udivmoddi4+0xd4>
 8000c22:	4282      	cmp	r2, r0
 8000c24:	f200 80f9 	bhi.w	8000e1a <__udivmoddi4+0x2c6>
 8000c28:	1a84      	subs	r4, r0, r2
 8000c2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c2e:	2001      	movs	r0, #1
 8000c30:	469e      	mov	lr, r3
 8000c32:	2d00      	cmp	r5, #0
 8000c34:	d0e0      	beq.n	8000bf8 <__udivmoddi4+0xa4>
 8000c36:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c3a:	e7dd      	b.n	8000bf8 <__udivmoddi4+0xa4>
 8000c3c:	b902      	cbnz	r2, 8000c40 <__udivmoddi4+0xec>
 8000c3e:	deff      	udf	#255	; 0xff
 8000c40:	fab2 f282 	clz	r2, r2
 8000c44:	2a00      	cmp	r2, #0
 8000c46:	f040 8092 	bne.w	8000d6e <__udivmoddi4+0x21a>
 8000c4a:	eba1 010c 	sub.w	r1, r1, ip
 8000c4e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c52:	fa1f fe8c 	uxth.w	lr, ip
 8000c56:	2601      	movs	r6, #1
 8000c58:	0c20      	lsrs	r0, r4, #16
 8000c5a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c5e:	fb07 1113 	mls	r1, r7, r3, r1
 8000c62:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c66:	fb0e f003 	mul.w	r0, lr, r3
 8000c6a:	4288      	cmp	r0, r1
 8000c6c:	d908      	bls.n	8000c80 <__udivmoddi4+0x12c>
 8000c6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000c72:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c76:	d202      	bcs.n	8000c7e <__udivmoddi4+0x12a>
 8000c78:	4288      	cmp	r0, r1
 8000c7a:	f200 80cb 	bhi.w	8000e14 <__udivmoddi4+0x2c0>
 8000c7e:	4643      	mov	r3, r8
 8000c80:	1a09      	subs	r1, r1, r0
 8000c82:	b2a4      	uxth	r4, r4
 8000c84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c88:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c90:	fb0e fe00 	mul.w	lr, lr, r0
 8000c94:	45a6      	cmp	lr, r4
 8000c96:	d908      	bls.n	8000caa <__udivmoddi4+0x156>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ca0:	d202      	bcs.n	8000ca8 <__udivmoddi4+0x154>
 8000ca2:	45a6      	cmp	lr, r4
 8000ca4:	f200 80bb 	bhi.w	8000e1e <__udivmoddi4+0x2ca>
 8000ca8:	4608      	mov	r0, r1
 8000caa:	eba4 040e 	sub.w	r4, r4, lr
 8000cae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cb2:	e79c      	b.n	8000bee <__udivmoddi4+0x9a>
 8000cb4:	f1c6 0720 	rsb	r7, r6, #32
 8000cb8:	40b3      	lsls	r3, r6
 8000cba:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cbe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cc2:	fa20 f407 	lsr.w	r4, r0, r7
 8000cc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000cca:	431c      	orrs	r4, r3
 8000ccc:	40f9      	lsrs	r1, r7
 8000cce:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cd2:	fa00 f306 	lsl.w	r3, r0, r6
 8000cd6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000cda:	0c20      	lsrs	r0, r4, #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ce4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce8:	fb08 f00e 	mul.w	r0, r8, lr
 8000cec:	4288      	cmp	r0, r1
 8000cee:	fa02 f206 	lsl.w	r2, r2, r6
 8000cf2:	d90b      	bls.n	8000d0c <__udivmoddi4+0x1b8>
 8000cf4:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cfc:	f080 8088 	bcs.w	8000e10 <__udivmoddi4+0x2bc>
 8000d00:	4288      	cmp	r0, r1
 8000d02:	f240 8085 	bls.w	8000e10 <__udivmoddi4+0x2bc>
 8000d06:	f1a8 0802 	sub.w	r8, r8, #2
 8000d0a:	4461      	add	r1, ip
 8000d0c:	1a09      	subs	r1, r1, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d14:	fb09 1110 	mls	r1, r9, r0, r1
 8000d18:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d20:	458e      	cmp	lr, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x1e2>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d2c:	d26c      	bcs.n	8000e08 <__udivmoddi4+0x2b4>
 8000d2e:	458e      	cmp	lr, r1
 8000d30:	d96a      	bls.n	8000e08 <__udivmoddi4+0x2b4>
 8000d32:	3802      	subs	r0, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d3a:	fba0 9402 	umull	r9, r4, r0, r2
 8000d3e:	eba1 010e 	sub.w	r1, r1, lr
 8000d42:	42a1      	cmp	r1, r4
 8000d44:	46c8      	mov	r8, r9
 8000d46:	46a6      	mov	lr, r4
 8000d48:	d356      	bcc.n	8000df8 <__udivmoddi4+0x2a4>
 8000d4a:	d053      	beq.n	8000df4 <__udivmoddi4+0x2a0>
 8000d4c:	b15d      	cbz	r5, 8000d66 <__udivmoddi4+0x212>
 8000d4e:	ebb3 0208 	subs.w	r2, r3, r8
 8000d52:	eb61 010e 	sbc.w	r1, r1, lr
 8000d56:	fa01 f707 	lsl.w	r7, r1, r7
 8000d5a:	fa22 f306 	lsr.w	r3, r2, r6
 8000d5e:	40f1      	lsrs	r1, r6
 8000d60:	431f      	orrs	r7, r3
 8000d62:	e9c5 7100 	strd	r7, r1, [r5]
 8000d66:	2600      	movs	r6, #0
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	f1c2 0320 	rsb	r3, r2, #32
 8000d72:	40d8      	lsrs	r0, r3
 8000d74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d78:	fa21 f303 	lsr.w	r3, r1, r3
 8000d7c:	4091      	lsls	r1, r2
 8000d7e:	4301      	orrs	r1, r0
 8000d80:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d84:	fa1f fe8c 	uxth.w	lr, ip
 8000d88:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d8c:	fb07 3610 	mls	r6, r7, r0, r3
 8000d90:	0c0b      	lsrs	r3, r1, #16
 8000d92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d96:	fb00 f60e 	mul.w	r6, r0, lr
 8000d9a:	429e      	cmp	r6, r3
 8000d9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x260>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000daa:	d22f      	bcs.n	8000e0c <__udivmoddi4+0x2b8>
 8000dac:	429e      	cmp	r6, r3
 8000dae:	d92d      	bls.n	8000e0c <__udivmoddi4+0x2b8>
 8000db0:	3802      	subs	r0, #2
 8000db2:	4463      	add	r3, ip
 8000db4:	1b9b      	subs	r3, r3, r6
 8000db6:	b289      	uxth	r1, r1
 8000db8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000dbc:	fb07 3316 	mls	r3, r7, r6, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb06 f30e 	mul.w	r3, r6, lr
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x28a>
 8000dcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000dd4:	d216      	bcs.n	8000e04 <__udivmoddi4+0x2b0>
 8000dd6:	428b      	cmp	r3, r1
 8000dd8:	d914      	bls.n	8000e04 <__udivmoddi4+0x2b0>
 8000dda:	3e02      	subs	r6, #2
 8000ddc:	4461      	add	r1, ip
 8000dde:	1ac9      	subs	r1, r1, r3
 8000de0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000de4:	e738      	b.n	8000c58 <__udivmoddi4+0x104>
 8000de6:	462e      	mov	r6, r5
 8000de8:	4628      	mov	r0, r5
 8000dea:	e705      	b.n	8000bf8 <__udivmoddi4+0xa4>
 8000dec:	4606      	mov	r6, r0
 8000dee:	e6e3      	b.n	8000bb8 <__udivmoddi4+0x64>
 8000df0:	4618      	mov	r0, r3
 8000df2:	e6f8      	b.n	8000be6 <__udivmoddi4+0x92>
 8000df4:	454b      	cmp	r3, r9
 8000df6:	d2a9      	bcs.n	8000d4c <__udivmoddi4+0x1f8>
 8000df8:	ebb9 0802 	subs.w	r8, r9, r2
 8000dfc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e00:	3801      	subs	r0, #1
 8000e02:	e7a3      	b.n	8000d4c <__udivmoddi4+0x1f8>
 8000e04:	4646      	mov	r6, r8
 8000e06:	e7ea      	b.n	8000dde <__udivmoddi4+0x28a>
 8000e08:	4620      	mov	r0, r4
 8000e0a:	e794      	b.n	8000d36 <__udivmoddi4+0x1e2>
 8000e0c:	4640      	mov	r0, r8
 8000e0e:	e7d1      	b.n	8000db4 <__udivmoddi4+0x260>
 8000e10:	46d0      	mov	r8, sl
 8000e12:	e77b      	b.n	8000d0c <__udivmoddi4+0x1b8>
 8000e14:	3b02      	subs	r3, #2
 8000e16:	4461      	add	r1, ip
 8000e18:	e732      	b.n	8000c80 <__udivmoddi4+0x12c>
 8000e1a:	4630      	mov	r0, r6
 8000e1c:	e709      	b.n	8000c32 <__udivmoddi4+0xde>
 8000e1e:	4464      	add	r4, ip
 8000e20:	3802      	subs	r0, #2
 8000e22:	e742      	b.n	8000caa <__udivmoddi4+0x156>

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <KalmanMatrixInit>:
#include "main.h"
#include "Kalman.h"
#include "arm_math.h"

void KalmanMatrixInit(KalmanFilterVar *KalmanVar)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	  arm_mat_init_f32(&(KalmanVar ->MatA), 3, 3, KalmanVar ->MatA_Data);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	f503 7018 	add.w	r0, r3, #608	; 0x260
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2203      	movs	r2, #3
 8000e3a:	2103      	movs	r1, #3
 8000e3c:	f005 fa3e 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatB), 3, 1, KalmanVar ->MatB_Data);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f503 701a 	add.w	r0, r3, #616	; 0x268
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	3324      	adds	r3, #36	; 0x24
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	2103      	movs	r1, #3
 8000e4e:	f005 fa35 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatC), 1, 3, KalmanVar ->MatC_Data);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f503 701c 	add.w	r0, r3, #624	; 0x270
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	3330      	adds	r3, #48	; 0x30
 8000e5c:	2203      	movs	r2, #3
 8000e5e:	2101      	movs	r1, #1
 8000e60:	f005 fa2c 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatD), 1, 1, KalmanVar ->MatD_Data);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f503 701e 	add.w	r0, r3, #632	; 0x278
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	333c      	adds	r3, #60	; 0x3c
 8000e6e:	2201      	movs	r2, #1
 8000e70:	2101      	movs	r1, #1
 8000e72:	f005 fa23 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatQ), 3, 3, KalmanVar ->MatQ_Data);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f503 7020 	add.w	r0, r3, #640	; 0x280
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3340      	adds	r3, #64	; 0x40
 8000e80:	2203      	movs	r2, #3
 8000e82:	2103      	movs	r1, #3
 8000e84:	f005 fa1a 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatR), 1, 1, KalmanVar ->MatR_Data);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f503 7022 	add.w	r0, r3, #648	; 0x288
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	3364      	adds	r3, #100	; 0x64
 8000e92:	2201      	movs	r2, #1
 8000e94:	2101      	movs	r1, #1
 8000e96:	f005 fa11 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatG), 3, 3, KalmanVar ->MatG_Data);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f503 7024 	add.w	r0, r3, #656	; 0x290
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3368      	adds	r3, #104	; 0x68
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	2103      	movs	r1, #3
 8000ea8:	f005 fa08 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatState), 3, 1, KalmanVar ->MatState_Data);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f503 7026 	add.w	r0, r3, #664	; 0x298
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	338c      	adds	r3, #140	; 0x8c
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	2103      	movs	r1, #3
 8000eba:	f005 f9ff 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatStateLast), 3, 1, KalmanVar ->MatStateLast_Data);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3398      	adds	r3, #152	; 0x98
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2103      	movs	r1, #3
 8000ecc:	f005 f9f6 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPredict), 3, 3, KalmanVar ->MatPredict_Data);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f503 702a 	add.w	r0, r3, #680	; 0x2a8
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	33a4      	adds	r3, #164	; 0xa4
 8000eda:	2203      	movs	r2, #3
 8000edc:	2103      	movs	r1, #3
 8000ede:	f005 f9ed 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPredictLast), 3, 3, KalmanVar ->MatPredictLast_Data);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f503 702c 	add.w	r0, r3, #688	; 0x2b0
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	33c8      	adds	r3, #200	; 0xc8
 8000eec:	2203      	movs	r2, #3
 8000eee:	2103      	movs	r1, #3
 8000ef0:	f005 f9e4 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatY), 1, 1, KalmanVar ->MatY_Data);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f503 702e 	add.w	r0, r3, #696	; 0x2b8
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	33ec      	adds	r3, #236	; 0xec
 8000efe:	2201      	movs	r2, #1
 8000f00:	2101      	movs	r1, #1
 8000f02:	f005 f9db 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatZ), 1, 1, KalmanVar ->MatZ_Data);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f503 7030 	add.w	r0, r3, #704	; 0x2c0
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	33f0      	adds	r3, #240	; 0xf0
 8000f10:	2201      	movs	r2, #1
 8000f12:	2101      	movs	r1, #1
 8000f14:	f005 f9d2 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatS), 1, 1, KalmanVar ->MatS_Data);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f503 7032 	add.w	r0, r3, #712	; 0x2c8
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	33f4      	adds	r3, #244	; 0xf4
 8000f22:	2201      	movs	r2, #1
 8000f24:	2101      	movs	r1, #1
 8000f26:	f005 f9c9 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatK), 3, 1, KalmanVar ->MatK_Data);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	33f8      	adds	r3, #248	; 0xf8
 8000f34:	2201      	movs	r2, #1
 8000f36:	2103      	movs	r1, #3
 8000f38:	f005 f9c0 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatI), 3, 3, KalmanVar ->MatI_Data);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f503 7036 	add.w	r0, r3, #728	; 0x2d8
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8000f48:	2203      	movs	r2, #3
 8000f4a:	2103      	movs	r1, #3
 8000f4c:	f005 f9b6 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAt), 3, 3, KalmanVar ->MatAt_Data);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f503 7038 	add.w	r0, r3, #736	; 0x2e0
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	2103      	movs	r1, #3
 8000f60:	f005 f9ac 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGt), 3, 3, KalmanVar ->MatGt_Data);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f503 703a 	add.w	r0, r3, #744	; 0x2e8
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
 8000f70:	2203      	movs	r2, #3
 8000f72:	2103      	movs	r1, #3
 8000f74:	f005 f9a2 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCt), 3, 1, KalmanVar ->MatCt_Data);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f503 703c 	add.w	r0, r3, #752	; 0x2f0
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8000f84:	2201      	movs	r2, #1
 8000f86:	2103      	movs	r1, #3
 8000f88:	f005 f998 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGQGt), 3, 3, KalmanVar ->MatGQGt_Data);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f503 7040 	add.w	r0, r3, #768	; 0x300
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000f98:	2203      	movs	r2, #3
 8000f9a:	2103      	movs	r1, #3
 8000f9c:	f005 f98e 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatSinv), 1, 1, KalmanVar ->MatSinv_Data);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f503 703e 	add.w	r0, r3, #760	; 0x2f8
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8000fac:	2201      	movs	r2, #1
 8000fae:	2101      	movs	r1, #1
 8000fb0:	f005 f984 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCPk), 1, 3, KalmanVar ->MatCPk_Data);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f503 7042 	add.w	r0, r3, #776	; 0x308
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	f005 f97a 	bl	80062bc <arm_mat_init_f32>

	  arm_mat_init_f32(&(KalmanVar ->MatAPk), 3, 3, KalmanVar ->MatAPk_Data);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f503 7044 	add.w	r0, r3, #784	; 0x310
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8000fd4:	2203      	movs	r2, #3
 8000fd6:	2103      	movs	r1, #3
 8000fd8:	f005 f970 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAPkAt), 3, 3, KalmanVar ->MatAPkAt_Data);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f503 7046 	add.w	r0, r3, #792	; 0x318
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8000fe8:	2203      	movs	r2, #3
 8000fea:	2103      	movs	r1, #3
 8000fec:	f005 f966 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCXk), 1, 1, KalmanVar ->MatCXk_Data);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f503 7048 	add.w	r0, r3, #800	; 0x320
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	2101      	movs	r1, #1
 8001000:	f005 f95c 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCPkCt), 1, 1, KalmanVar ->MatCPkCt_Data);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f503 704a 	add.w	r0, r3, #808	; 0x328
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001010:	2201      	movs	r2, #1
 8001012:	2101      	movs	r1, #1
 8001014:	f005 f952 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPkCt), 3, 1, KalmanVar ->MatPkCt_Data);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f503 704c 	add.w	r0, r3, #816	; 0x330
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001024:	2201      	movs	r2, #1
 8001026:	2103      	movs	r1, #3
 8001028:	f005 f948 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatKYk), 3, 1,KalmanVar ->MatKYk_Data);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f503 704e 	add.w	r0, r3, #824	; 0x338
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8001038:	2201      	movs	r2, #1
 800103a:	2103      	movs	r1, #3
 800103c:	f005 f93e 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatKC), 3, 3, KalmanVar ->MatKC_Data);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f503 7050 	add.w	r0, r3, #832	; 0x340
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f503 7306 	add.w	r3, r3, #536	; 0x218
 800104c:	2203      	movs	r2, #3
 800104e:	2103      	movs	r1, #3
 8001050:	f005 f934 	bl	80062bc <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatI_KC), 3, 3, KalmanVar ->MatI_KC_Data);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f503 7052 	add.w	r0, r3, #840	; 0x348
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8001060:	2203      	movs	r2, #3
 8001062:	2103      	movs	r1, #3
 8001064:	f005 f92a 	bl	80062bc <arm_mat_init_f32>
	  // Get Transpose
	  arm_mat_trans_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatAt));
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f503 7338 	add.w	r3, r3, #736	; 0x2e0
 8001074:	4619      	mov	r1, r3
 8001076:	4610      	mov	r0, r2
 8001078:	f004 feb4 	bl	8005de4 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&(KalmanVar ->MatG), &(KalmanVar ->MatGt));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f503 7224 	add.w	r2, r3, #656	; 0x290
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8001088:	4619      	mov	r1, r3
 800108a:	4610      	mov	r0, r2
 800108c:	f004 feaa 	bl	8005de4 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatCt));
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f503 721c 	add.w	r2, r3, #624	; 0x270
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 800109c:	4619      	mov	r1, r3
 800109e:	4610      	mov	r0, r2
 80010a0:	f004 fea0 	bl	8005de4 <arm_mat_trans_f32>
	  // Get Buffer
	  arm_mat_mult_f32(&(KalmanVar ->MatG), &(KalmanVar ->MatQ), &(KalmanVar ->MatGQGt));
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f503 7024 	add.w	r0, r3, #656	; 0x290
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f503 7120 	add.w	r1, r3, #640	; 0x280
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80010b6:	461a      	mov	r2, r3
 80010b8:	f004 ff5a 	bl	8005f70 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&(KalmanVar ->MatGQGt), &(KalmanVar ->MatGt), &(KalmanVar ->MatGQGt));
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f503 7040 	add.w	r0, r3, #768	; 0x300
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f503 713a 	add.w	r1, r3, #744	; 0x2e8
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80010ce:	461a      	mov	r2, r3
 80010d0:	f004 ff4e 	bl	8005f70 <arm_mat_mult_f32>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <KalmanFilterFunction>:

void KalmanFilterFunction(KalmanFilterVar *KalmanVar,float32_t PositionDeg)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	ed87 0a00 	vstr	s0, [r7]
	// 1.Prediction
	// Predicted State Estimate
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatStateLast), &(KalmanVar ->MatState)); // A*Xk-1 ,No B*u
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f503 7018 	add.w	r0, r3, #608	; 0x260
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f503 7128 	add.w	r1, r3, #672	; 0x2a0
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f503 7326 	add.w	r3, r3, #664	; 0x298
 80010fa:	461a      	mov	r2, r3
 80010fc:	f004 ff38 	bl	8005f70 <arm_mat_mult_f32>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Predicted error covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatPredictLast), &(KalmanVar ->MatAPk)); // A*Pk-1
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f503 7018 	add.w	r0, r3, #608	; 0x260
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f503 7344 	add.w	r3, r3, #784	; 0x310
 800111c:	461a      	mov	r2, r3
 800111e:	f004 ff27 	bl	8005f70 <arm_mat_mult_f32>
 8001122:	4603      	mov	r3, r0
 8001124:	461a      	mov	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatAPk), &(KalmanVar ->MatAt), &(KalmanVar ->MatAPkAt)); // A*Pk-1*At
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f503 7044 	add.w	r0, r3, #784	; 0x310
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f503 7138 	add.w	r1, r3, #736	; 0x2e0
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f503 7346 	add.w	r3, r3, #792	; 0x318
 800113e:	461a      	mov	r2, r3
 8001140:	f004 ff16 	bl	8005f70 <arm_mat_mult_f32>
 8001144:	4603      	mov	r3, r0
 8001146:	461a      	mov	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatAPkAt), &(KalmanVar ->MatGQGt), &(KalmanVar ->MatPredict)); // A*Pk-1*At + GQGt
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f503 7046 	add.w	r0, r3, #792	; 0x318
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f503 7140 	add.w	r1, r3, #768	; 0x300
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8001160:	461a      	mov	r2, r3
 8001162:	f005 f8af 	bl	80062c4 <arm_mat_add_f32>
 8001166:	4603      	mov	r3, r0
 8001168:	461a      	mov	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// 2.Correction
	// Innovation residual
	KalmanVar -> MatZ_Data[0] = PositionDeg; // Sensor Input
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	683a      	ldr	r2, [r7, #0]
 8001174:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatState), &(KalmanVar ->MatCXk)); // C*Xk
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f503 701c 	add.w	r0, r3, #624	; 0x270
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f503 7126 	add.w	r1, r3, #664	; 0x298
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f503 7348 	add.w	r3, r3, #800	; 0x320
 800118a:	461a      	mov	r2, r3
 800118c:	f004 fef0 	bl	8005f70 <arm_mat_mult_f32>
 8001190:	4603      	mov	r3, r0
 8001192:	461a      	mov	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_sub_f32(&(KalmanVar ->MatZ), &(KalmanVar ->MatCXk), &(KalmanVar ->MatY)); // Zk - C*Xk
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f503 7030 	add.w	r0, r3, #704	; 0x2c0
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f503 7148 	add.w	r1, r3, #800	; 0x320
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 80011ac:	461a      	mov	r2, r3
 80011ae:	f004 fe75 	bl	8005e9c <arm_mat_sub_f32>
 80011b2:	4603      	mov	r3, r0
 80011b4:	461a      	mov	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Innovation covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatPredict), &(KalmanVar ->MatCPk)); // C*Pk
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f503 701c 	add.w	r0, r3, #624	; 0x270
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f503 712a 	add.w	r1, r3, #680	; 0x2a8
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80011ce:	461a      	mov	r2, r3
 80011d0:	f004 fece 	bl	8005f70 <arm_mat_mult_f32>
 80011d4:	4603      	mov	r3, r0
 80011d6:	461a      	mov	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatCPk), &(KalmanVar ->MatCt), &(KalmanVar ->MatCPkCt)); // C*Pk*Ct
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f503 7042 	add.w	r0, r3, #776	; 0x308
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f503 713c 	add.w	r1, r3, #752	; 0x2f0
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f503 734a 	add.w	r3, r3, #808	; 0x328
 80011f0:	461a      	mov	r2, r3
 80011f2:	f004 febd 	bl	8005f70 <arm_mat_mult_f32>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatCPkCt), &(KalmanVar ->MatR), &(KalmanVar ->MatS)); // C*Pk*Ct + R
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f503 704a 	add.w	r0, r3, #808	; 0x328
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f503 7122 	add.w	r1, r3, #648	; 0x288
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 8001212:	461a      	mov	r2, r3
 8001214:	f005 f856 	bl	80062c4 <arm_mat_add_f32>
 8001218:	4603      	mov	r3, r0
 800121a:	461a      	mov	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_inverse_f32(&(KalmanVar ->MatS), &(KalmanVar ->MatSinv)); // S inverse
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f503 7232 	add.w	r2, r3, #712	; 0x2c8
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 800122e:	4619      	mov	r1, r3
 8001230:	4610      	mov	r0, r2
 8001232:	f004 ff3d 	bl	80060b0 <arm_mat_inverse_f32>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Optimal Kalman gain
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatPredict), &(KalmanVar ->MatCt), &(KalmanVar ->MatPkCt)); // Pk*Ct
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f503 702a 	add.w	r0, r3, #680	; 0x2a8
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f503 713c 	add.w	r1, r3, #752	; 0x2f0
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f503 734c 	add.w	r3, r3, #816	; 0x330
 8001252:	461a      	mov	r2, r3
 8001254:	f004 fe8c 	bl	8005f70 <arm_mat_mult_f32>
 8001258:	4603      	mov	r3, r0
 800125a:	461a      	mov	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatPkCt), &(KalmanVar ->MatSinv), &(KalmanVar ->MatK)); // Pk*Ct*Sinv
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f503 704c 	add.w	r0, r3, #816	; 0x330
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f503 713e 	add.w	r1, r3, #760	; 0x2f8
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8001274:	461a      	mov	r2, r3
 8001276:	f004 fe7b 	bl	8005f70 <arm_mat_mult_f32>
 800127a:	4603      	mov	r3, r0
 800127c:	461a      	mov	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Corrected state estimate
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatK), &(KalmanVar ->MatY), &(KalmanVar ->MatKYk)); // K*Yk
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f503 712e 	add.w	r1, r3, #696	; 0x2b8
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8001296:	461a      	mov	r2, r3
 8001298:	f004 fe6a 	bl	8005f70 <arm_mat_mult_f32>
 800129c:	4603      	mov	r3, r0
 800129e:	461a      	mov	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatKYk), &(KalmanVar ->MatState), &(KalmanVar ->MatStateLast)); // Xk+K*Yk
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f503 704e 	add.w	r0, r3, #824	; 0x338
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f503 7126 	add.w	r1, r3, #664	; 0x298
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 80012b8:	461a      	mov	r2, r3
 80012ba:	f005 f803 	bl	80062c4 <arm_mat_add_f32>
 80012be:	4603      	mov	r3, r0
 80012c0:	461a      	mov	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Corrected estimate covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatK), &(KalmanVar ->MatC), &(KalmanVar ->MatKC)); //K*C
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f503 711c 	add.w	r1, r3, #624	; 0x270
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f503 7350 	add.w	r3, r3, #832	; 0x340
 80012da:	461a      	mov	r2, r3
 80012dc:	f004 fe48 	bl	8005f70 <arm_mat_mult_f32>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_sub_f32(&(KalmanVar ->MatI), &(KalmanVar ->MatKC), &(KalmanVar ->MatI_KC)); // I-K*C
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f503 7036 	add.w	r0, r3, #728	; 0x2d8
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f503 7150 	add.w	r1, r3, #832	; 0x340
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f503 7352 	add.w	r3, r3, #840	; 0x348
 80012fc:	461a      	mov	r2, r3
 80012fe:	f004 fdcd 	bl	8005e9c <arm_mat_sub_f32>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatI_KC), &(KalmanVar ->MatPredict), &(KalmanVar ->MatPredictLast)); // (I-K*C)*Pk
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f503 7052 	add.w	r0, r3, #840	; 0x348
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f503 712a 	add.w	r1, r3, #680	; 0x2a8
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800131e:	461a      	mov	r2, r3
 8001320:	f004 fe26 	bl	8005f70 <arm_mat_mult_f32>
 8001324:	4603      	mov	r3, r0
 8001326:	461a      	mov	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <PIDVelocityController_Init>:
 *  Created on: 4 Jun 2022
 *      Author: mobil
 */

#include "PIDVelocity.h"
void  PIDVelocityController_Init(PIDVelocityController *pidVelocity){
 8001336:	b480      	push	{r7}
 8001338:	b083      	sub	sp, #12
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]

	pidVelocity->Last1Error = 0.0f;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	621a      	str	r2, [r3, #32]
	pidVelocity->Last2Error = 0.0f;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f04f 0200 	mov.w	r2, #0
 800134c:	625a      	str	r2, [r3, #36]	; 0x24

	pidVelocity->differentiatorOutput = 0.0f;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	619a      	str	r2, [r3, #24]
	pidVelocity->integratorOutput = 0.0f;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f04f 0200 	mov.w	r2, #0
 800135c:	615a      	str	r2, [r3, #20]
	pidVelocity->proportionalOutput = 0.0f;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f04f 0200 	mov.w	r2, #0
 8001364:	61da      	str	r2, [r3, #28]

	pidVelocity->ControllerOut = 0.0f;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f04f 0200 	mov.w	r2, #0
 800136c:	629a      	str	r2, [r3, #40]	; 0x28
	pidVelocity->ControllerLastOut = 0.0f;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f04f 0200 	mov.w	r2, #0
 8001374:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <PIDVelocityController_Update>:

float PIDVelocityController_Update(PIDVelocityController *pidVelocity, float setpoint, float measurement){
 8001382:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001390:	edc7 0a01 	vstr	s1, [r7, #4]

    float error = setpoint - measurement;
 8001394:	ed97 7a02 	vldr	s14, [r7, #8]
 8001398:	edd7 7a01 	vldr	s15, [r7, #4]
 800139c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a0:	edc7 7a05 	vstr	s15, [r7, #20]

	// Compute error of each term

    pidVelocity->proportionalOutput = (pidVelocity->Kp*error) - (pidVelocity->Kp * pidVelocity->Last1Error);
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	ed93 7a00 	vldr	s14, [r3]
 80013aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80013ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	edd3 6a00 	vldr	s13, [r3]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	edd3 7a08 	vldr	s15, [r3, #32]
 80013be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	edc3 7a07 	vstr	s15, [r3, #28]

    pidVelocity->integratorOutput = (pidVelocity->Ki * error);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	ed93 7a01 	vldr	s14, [r3, #4]
 80013d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80013d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	edc3 7a05 	vstr	s15, [r3, #20]

    pidVelocity->differentiatorOutput = ((pidVelocity->Kd*error)) - ((2.0 * pidVelocity->Kd * pidVelocity->Last1Error))
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	ed93 7a02 	vldr	s14, [r3, #8]
 80013e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80013ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ee:	ee17 0a90 	vmov	r0, s15
 80013f2:	f7ff f855 	bl	80004a0 <__aeabi_f2d>
 80013f6:	4604      	mov	r4, r0
 80013f8:	460d      	mov	r5, r1
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f84e 	bl	80004a0 <__aeabi_f2d>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	f7fe feec 	bl	80001e4 <__adddf3>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4690      	mov	r8, r2
 8001412:	4699      	mov	r9, r3
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	6a1b      	ldr	r3, [r3, #32]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f841 	bl	80004a0 <__aeabi_f2d>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4640      	mov	r0, r8
 8001424:	4649      	mov	r1, r9
 8001426:	f7ff f893 	bl	8000550 <__aeabi_dmul>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	4620      	mov	r0, r4
 8001430:	4629      	mov	r1, r5
 8001432:	f7fe fed5 	bl	80001e0 <__aeabi_dsub>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4614      	mov	r4, r2
 800143c:	461d      	mov	r5, r3
    									+((pidVelocity->Kd * pidVelocity->Last2Error))	;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	ed93 7a02 	vldr	s14, [r3, #8]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800144a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800144e:	ee17 0a90 	vmov	r0, s15
 8001452:	f7ff f825 	bl	80004a0 <__aeabi_f2d>
 8001456:	4602      	mov	r2, r0
 8001458:	460b      	mov	r3, r1
 800145a:	4620      	mov	r0, r4
 800145c:	4629      	mov	r1, r5
 800145e:	f7fe fec1 	bl	80001e4 <__adddf3>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	f7ff fb0b 	bl	8000a84 <__aeabi_d2f>
 800146e:	4602      	mov	r2, r0
    pidVelocity->differentiatorOutput = ((pidVelocity->Kd*error)) - ((2.0 * pidVelocity->Kd * pidVelocity->Last1Error))
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	619a      	str	r2, [r3, #24]

	// Compute output and apply limits

    pidVelocity->ControllerOut = pidVelocity->proportionalOutput + pidVelocity->integratorOutput + pidVelocity->differentiatorOutput
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	ed93 7a07 	vldr	s14, [r3, #28]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001480:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	edd3 7a06 	vldr	s15, [r3, #24]
 800148a:	ee37 7a27 	vadd.f32	s14, s14, s15
    								+ pidVelocity->ControllerLastOut;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001494:	ee77 7a27 	vadd.f32	s15, s14, s15
    pidVelocity->ControllerOut = pidVelocity->proportionalOutput + pidVelocity->integratorOutput + pidVelocity->differentiatorOutput
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    if (pidVelocity->ControllerOut > pidVelocity->OutputMax) {
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	edd3 7a04 	vldr	s15, [r3, #16]
 80014aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b2:	dd04      	ble.n	80014be <PIDVelocityController_Update+0x13c>

    	pidVelocity->ControllerOut = pidVelocity->OutputMax;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	691a      	ldr	r2, [r3, #16]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	629a      	str	r2, [r3, #40]	; 0x28
 80014bc:	e00e      	b.n	80014dc <PIDVelocityController_Update+0x15a>

    } else if (pidVelocity->ControllerOut < pidVelocity->OutputMin) {
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80014ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d2:	d503      	bpl.n	80014dc <PIDVelocityController_Update+0x15a>

    	pidVelocity->ControllerOut = pidVelocity->OutputMin;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	629a      	str	r2, [r3, #40]	; 0x28

    }

    // Controller Memory

    pidVelocity->ControllerLastOut = pidVelocity->ControllerOut;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	62da      	str	r2, [r3, #44]	; 0x2c
	pidVelocity->Last1Error = error;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	697a      	ldr	r2, [r7, #20]
 80014e8:	621a      	str	r2, [r3, #32]
	pidVelocity->Last2Error = pidVelocity->Last1Error;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6a1a      	ldr	r2, [r3, #32]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	625a      	str	r2, [r3, #36]	; 0x24

	return pidVelocity->ControllerOut;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f6:	ee07 3a90 	vmov	s15, r3
}
 80014fa:	eeb0 0a67 	vmov.f32	s0, s15
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08001508 <VmaxOptimization>:


#include "Trajectory.h"


float VmaxOptimization(float Qinitial, float Qfinal){
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001512:	edc7 0a00 	vstr	s1, [r7]
	float Qrelative = Qfinal - Qinitial;
 8001516:	ed97 7a00 	vldr	s14, [r7]
 800151a:	edd7 7a01 	vldr	s15, [r7, #4]
 800151e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001522:	edc7 7a02 	vstr	s15, [r7, #8]
	float Vmax = -1;
 8001526:	4b36      	ldr	r3, [pc, #216]	; (8001600 <VmaxOptimization+0xf8>)
 8001528:	60fb      	str	r3, [r7, #12]
	if(Qrelative >= 1.0  && Qrelative < 20.0)
 800152a:	edd7 7a02 	vldr	s15, [r7, #8]
 800152e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	db0b      	blt.n	8001554 <VmaxOptimization+0x4c>
 800153c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001540:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154c:	d502      	bpl.n	8001554 <VmaxOptimization+0x4c>
	{
		Vmax = 0.7f;
 800154e:	4b2d      	ldr	r3, [pc, #180]	; (8001604 <VmaxOptimization+0xfc>)
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	e035      	b.n	80015c0 <VmaxOptimization+0xb8>
	}
	else if(Qrelative >= 20.0  && Qrelative < 60.0)
 8001554:	edd7 7a02 	vldr	s15, [r7, #8]
 8001558:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800155c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001564:	db0b      	blt.n	800157e <VmaxOptimization+0x76>
 8001566:	edd7 7a02 	vldr	s15, [r7, #8]
 800156a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001608 <VmaxOptimization+0x100>
 800156e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001576:	d502      	bpl.n	800157e <VmaxOptimization+0x76>
	{
		Vmax = 3.0f;
 8001578:	4b24      	ldr	r3, [pc, #144]	; (800160c <VmaxOptimization+0x104>)
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	e020      	b.n	80015c0 <VmaxOptimization+0xb8>
	}
	else if(Qrelative >= 60.0  && Qrelative < 160.0)
 800157e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001582:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001608 <VmaxOptimization+0x100>
 8001586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800158a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158e:	db0b      	blt.n	80015a8 <VmaxOptimization+0xa0>
 8001590:	edd7 7a02 	vldr	s15, [r7, #8]
 8001594:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001610 <VmaxOptimization+0x108>
 8001598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800159c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a0:	d502      	bpl.n	80015a8 <VmaxOptimization+0xa0>
	{
		Vmax = 6.0f;
 80015a2:	4b1c      	ldr	r3, [pc, #112]	; (8001614 <VmaxOptimization+0x10c>)
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	e00b      	b.n	80015c0 <VmaxOptimization+0xb8>
	}
	else if(Qrelative >= 160.0)
 80015a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80015ac:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001610 <VmaxOptimization+0x108>
 80015b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	db02      	blt.n	80015c0 <VmaxOptimization+0xb8>
	{
		Vmax = 8.0f;
 80015ba:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80015be:	60fb      	str	r3, [r7, #12]
	}
	// RPM to deg/sec
	return Vmax *360.0/60.0;
 80015c0:	68f8      	ldr	r0, [r7, #12]
 80015c2:	f7fe ff6d 	bl	80004a0 <__aeabi_f2d>
 80015c6:	f04f 0200 	mov.w	r2, #0
 80015ca:	4b13      	ldr	r3, [pc, #76]	; (8001618 <VmaxOptimization+0x110>)
 80015cc:	f7fe ffc0 	bl	8000550 <__aeabi_dmul>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4610      	mov	r0, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	4b0f      	ldr	r3, [pc, #60]	; (800161c <VmaxOptimization+0x114>)
 80015de:	f7ff f8e1 	bl	80007a4 <__aeabi_ddiv>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	f7ff fa4b 	bl	8000a84 <__aeabi_d2f>
 80015ee:	4603      	mov	r3, r0
 80015f0:	ee07 3a90 	vmov	s15, r3
}
 80015f4:	eeb0 0a67 	vmov.f32	s0, s15
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	bf800000 	.word	0xbf800000
 8001604:	3f333333 	.word	0x3f333333
 8001608:	42700000 	.word	0x42700000
 800160c:	40400000 	.word	0x40400000
 8001610:	43200000 	.word	0x43200000
 8001614:	40c00000 	.word	0x40c00000
 8001618:	40768000 	.word	0x40768000
 800161c:	404e0000 	.word	0x404e0000

08001620 <CoefficientAndTimeCalculation>:

void CoefficientAndTimeCalculation(TrajectoryG *traject, float Qinitial, float Qfinal){
 8001620:	b5b0      	push	{r4, r5, r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	ed87 0a02 	vstr	s0, [r7, #8]
 800162c:	edc7 0a01 	vstr	s1, [r7, #4]

	traject -> Qin = Qinitial;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	traject -> Qfinal = Qfinal;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	// Set initial = 0;
	float Qrelative = Qfinal - Qinitial;
 8001640:	ed97 7a01 	vldr	s14, [r7, #4]
 8001644:	edd7 7a02 	vldr	s15, [r7, #8]
 8001648:	ee77 7a67 	vsub.f32	s15, s14, s15
 800164c:	edc7 7a05 	vstr	s15, [r7, #20]
	// Set Vmax
	traject -> Vmax = VmaxOptimization(Qinitial,Qfinal);
 8001650:	edd7 0a01 	vldr	s1, [r7, #4]
 8001654:	ed97 0a02 	vldr	s0, [r7, #8]
 8001658:	f7ff ff56 	bl	8001508 <VmaxOptimization>
 800165c:	eef0 7a40 	vmov.f32	s15, s0
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	edc3 7a02 	vstr	s15, [r3, #8]

	// Calculate time
	traject -> T[6] = (traject -> Amax/traject -> Jmax) + (traject -> Vmax/traject -> Amax) + (Qrelative/traject -> Vmax);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	edd3 6a00 	vldr	s13, [r3]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	ed93 6a02 	vldr	s12, [r3, #8]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	edd3 6a00 	vldr	s13, [r3]
 8001682:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001686:	ee37 7a27 	vadd.f32	s14, s14, s15
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001690:	ed97 6a05 	vldr	s12, [r7, #20]
 8001694:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	traject -> T[0] = (traject -> Amax/traject -> Jmax);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	edd3 6a00 	vldr	s13, [r3]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	ed93 7a01 	vldr	s14, [r3, #4]
 80016ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
	traject -> T[1] = (traject -> Vmax/traject -> Amax);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	edd3 6a02 	vldr	s13, [r3, #8]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	ed93 7a00 	vldr	s14, [r3]
 80016c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
	traject -> T[2] = (traject -> Amax/traject -> Jmax) + (traject -> Vmax/traject -> Amax);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	edd3 6a00 	vldr	s13, [r3]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80016da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	ed93 6a02 	vldr	s12, [r3, #8]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	edd3 6a00 	vldr	s13, [r3]
 80016ea:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80016ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
	traject -> T[3] = traject -> T[6] - traject -> T[2];
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001704:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
	traject -> T[4] = traject -> T[6] - traject -> T[1];
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 800171a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
	traject -> T[5] = traject -> T[6] - traject -> T[0];
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001730:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90

	traject -> A[0] = traject -> Jmax;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	685a      	ldr	r2, [r3, #4]
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	60da      	str	r2, [r3, #12]
	traject -> A[1] = 0;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	611a      	str	r2, [r3, #16]
	traject -> A[2] = -1.0 * traject -> Jmax;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	4618      	mov	r0, r3
 8001750:	f7fe fea6 	bl	80004a0 <__aeabi_f2d>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4610      	mov	r0, r2
 800175a:	4619      	mov	r1, r3
 800175c:	f7ff f992 	bl	8000a84 <__aeabi_d2f>
 8001760:	4603      	mov	r3, r0
 8001762:	ee07 3a90 	vmov	s15, r3
 8001766:	eef1 7a67 	vneg.f32	s15, s15
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	edc3 7a05 	vstr	s15, [r3, #20]
	traject -> A[3] = 0;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
	traject -> A[4] = -1.0 * traject -> Jmax;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fe8f 	bl	80004a0 <__aeabi_f2d>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4610      	mov	r0, r2
 8001788:	4619      	mov	r1, r3
 800178a:	f7ff f97b 	bl	8000a84 <__aeabi_d2f>
 800178e:	4603      	mov	r3, r0
 8001790:	ee07 3a90 	vmov	s15, r3
 8001794:	eef1 7a67 	vneg.f32	s15, s15
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	edc3 7a07 	vstr	s15, [r3, #28]
	traject -> A[5] = 0;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f04f 0200 	mov.w	r2, #0
 80017a4:	621a      	str	r2, [r3, #32]
	traject -> A[6] = traject -> Jmax;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	685a      	ldr	r2, [r3, #4]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	625a      	str	r2, [r3, #36]	; 0x24

	traject -> B[0] = 0;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	629a      	str	r2, [r3, #40]	; 0x28
	traject -> B[1] = traject -> Amax;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	62da      	str	r2, [r3, #44]	; 0x2c
	traject -> B[2] = traject -> Amax + (traject -> Jmax * traject -> T[1]);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	ed93 7a00 	vldr	s14, [r3]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	edd3 6a01 	vldr	s13, [r3, #4]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80017d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	traject -> B[3] = 0;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f04f 0200 	mov.w	r2, #0
 80017e4:	635a      	str	r2, [r3, #52]	; 0x34
	traject -> B[4] = traject -> Jmax * traject -> T[3];
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80017f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	traject -> B[5] = (-1.0 * traject ->Amax);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f7fe fe4d 	bl	80004a0 <__aeabi_f2d>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4610      	mov	r0, r2
 800180c:	4619      	mov	r1, r3
 800180e:	f7ff f939 	bl	8000a84 <__aeabi_d2f>
 8001812:	4603      	mov	r3, r0
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eef1 7a67 	vneg.f32	s15, s15
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	traject -> B[6] = (-1.0 * traject ->Amax) - (traject -> Jmax * traject -> T[5]);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fe3a 	bl	80004a0 <__aeabi_f2d>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4614      	mov	r4, r2
 8001832:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	ed93 7a01 	vldr	s14, [r3, #4]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001846:	ee17 0a90 	vmov	r0, s15
 800184a:	f7fe fe29 	bl	80004a0 <__aeabi_f2d>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4620      	mov	r0, r4
 8001854:	4629      	mov	r1, r5
 8001856:	f7fe fcc3 	bl	80001e0 <__aeabi_dsub>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4610      	mov	r0, r2
 8001860:	4619      	mov	r1, r3
 8001862:	f7ff f90f 	bl	8000a84 <__aeabi_d2f>
 8001866:	4602      	mov	r2, r0
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	641a      	str	r2, [r3, #64]	; 0x40

	traject -> C[0] = 0;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	645a      	str	r2, [r3, #68]	; 0x44
	traject -> C[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0]))/2+ traject -> B[0] * traject -> T[0] + traject -> C[0])
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	ed93 7a03 	vldr	s14, [r3, #12]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001886:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800188a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800188e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001892:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80018a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80018b0:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[1]*(traject -> T[0] * traject -> T[0]))/2+traject -> B[1]*traject -> T[0]);
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	edd3 6a04 	vldr	s13, [r3, #16]
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80018c6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018ce:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80018d2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80018e2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80018ea:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0]))/2+ traject -> B[0] * traject -> T[0] + traject -> C[0])
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	traject -> C[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1]))/2+ traject -> B[1] * traject -> T[1] + traject -> C[1])
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	ed93 7a04 	vldr	s14, [r3, #16]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001906:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800190a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800190e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001912:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001922:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001926:	ee37 7a27 	vadd.f32	s14, s14, s15
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001930:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[2]*(traject -> T[1] * traject -> T[1]))/2+traject -> B[2]*traject -> T[1]);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	edd3 6a05 	vldr	s13, [r3, #20]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001946:	ee66 7a27 	vmul.f32	s15, s12, s15
 800194a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800194e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001952:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001962:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800196a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1]))/2+ traject -> B[1] * traject -> T[1] + traject -> C[1])
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	traject -> C[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2]))/2+ traject -> B[2] * traject -> T[2] + traject -> C[2])
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	ed93 7a05 	vldr	s14, [r3, #20]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001986:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800198a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800198e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001992:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80019a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80019b0:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[3]*(traject -> T[2] * traject -> T[2]))/2+traject -> B[3]*traject -> T[2]);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	edd3 6a06 	vldr	s13, [r3, #24]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80019c6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ce:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80019d2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80019e2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80019ea:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2]))/2+ traject -> B[2] * traject -> T[2] + traject -> C[2])
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	traject -> C[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3]))/2+ traject -> B[3] * traject -> T[3] + traject -> C[3])
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	ed93 7a06 	vldr	s14, [r3, #24]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001a06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001a12:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001a22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001a30:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[4]*(traject -> T[3] * traject -> T[3]))/2+traject -> B[4]*traject -> T[3]);
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	edd3 6a07 	vldr	s13, [r3, #28]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001a46:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a4e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001a52:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001a62:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001a6a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3]))/2+ traject -> B[3] * traject -> T[3] + traject -> C[3])
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	traject -> C[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4]))/2+ traject -> B[4] * traject -> T[4] + traject -> C[4])
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	ed93 7a07 	vldr	s14, [r3, #28]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001a86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a8e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001a92:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001aa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001ab0:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[5]*(traject -> T[4] * traject -> T[4]))/2+traject -> B[5]*traject -> T[4]);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	edd3 6a08 	vldr	s13, [r3, #32]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001ac6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ace:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001ad2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001ae2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ae6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001aea:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4]))/2+ traject -> B[4] * traject -> T[4] + traject -> C[4])
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	traject -> C[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5]))/2+ traject -> B[5] * traject -> T[5] + traject -> C[5])
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	ed93 7a08 	vldr	s14, [r3, #32]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001b06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b0e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001b12:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001b22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001b30:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[6]*(traject -> T[5] * traject -> T[5]))/2+traject -> B[6]*traject -> T[5]);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001b46:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b4e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001b52:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001b62:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001b6a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5]))/2+ traject -> B[5] * traject -> T[5] + traject -> C[5])
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c

	traject -> D[0] = 0;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	661a      	str	r2, [r3, #96]	; 0x60
	traject -> D[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001b8e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001b98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ba0:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001ba4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[0]*(traject -> T[0] * traject -> T[0]))/2 + traject -> C[0]*(traject -> T[0]) + traject -> D[0])
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001bba:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001bbe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bc2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001bc6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001bca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001bda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001be8:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[1]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	edd3 6a04 	vldr	s13, [r3, #16]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001bfe:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c08:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c10:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001c14:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[1]*(traject -> T[0] * traject -> T[0]))/2 + traject -> C[1]* traject -> T[0]);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	edd3 5a1f 	vldr	s11, [r3, #124]	; 0x7c
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c2a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c2e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c32:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001c36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001c3a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	ed93 6a12 	vldr	s12, [r3, #72]	; 0x48
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c4a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[1]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001c52:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	traject -> D[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001c6e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001c78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c80:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001c84:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[1]*(traject -> T[1] * traject -> T[1]))/2 + traject -> C[1]*(traject -> T[1]) + traject -> D[1])
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001c9a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c9e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ca2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001ca6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001caa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001cba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001cc8:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[2]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	edd3 6a05 	vldr	s13, [r3, #20]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001cde:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001ce8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cf0:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001cf4:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[2]*(traject -> T[1] * traject -> T[1]))/2 + traject -> C[2]* traject -> T[1]);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	edd3 5a20 	vldr	s11, [r3, #128]	; 0x80
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001d0a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001d0e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001d12:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001d16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001d1a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	ed93 6a13 	vldr	s12, [r3, #76]	; 0x4c
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001d2a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[2]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001d32:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	traject -> D[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d60:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001d64:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[2]*(traject -> T[2] * traject -> T[2]))/2 + traject -> C[2]*(traject -> T[2]) + traject -> D[2])
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d7a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d7e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d82:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001d86:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001d8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001da8:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[3]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	edd3 6a06 	vldr	s13, [r3, #24]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001dbe:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001dc8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dd0:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001dd4:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[3]*(traject -> T[2] * traject -> T[2]))/2 + traject -> C[3]* traject -> T[2]);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	edd3 5a21 	vldr	s11, [r3, #132]	; 0x84
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001dea:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001dee:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001df2:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001df6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001dfa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	ed93 6a14 	vldr	s12, [r3, #80]	; 0x50
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001e0a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[3]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8001e12:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	traject -> D[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001e2e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001e38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e40:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001e44:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[3]*(traject -> T[3] * traject -> T[3]))/2 + traject -> C[3]*(traject -> T[3]) + traject -> D[3])
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001e5a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e5e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e62:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001e66:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001e6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001e7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001e88:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[4]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	edd3 6a07 	vldr	s13, [r3, #28]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001e9e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001ea8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001eac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb0:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001eb4:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[4]*(traject -> T[3] * traject -> T[3]))/2 + traject -> C[4]* traject -> T[3]);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	edd3 5a22 	vldr	s11, [r3, #136]	; 0x88
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001eca:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001ece:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ed2:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001ed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001eda:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	ed93 6a15 	vldr	s12, [r3, #84]	; 0x54
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001eea:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[4]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8001ef2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	traject -> D[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	ed93 7a07 	vldr	s14, [r3, #28]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001f0e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001f18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f20:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001f24:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[4]*(traject -> T[4] * traject -> T[4]))/2 + traject -> C[4]*(traject -> T[4]) + traject -> D[4])
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001f3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f3e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f42:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001f46:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001f5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001f68:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[5]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	edd3 6a08 	vldr	s13, [r3, #32]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001f7e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001f88:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f90:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001f94:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[5]*(traject -> T[4] * traject -> T[4]))/2 + traject -> C[5]* traject -> T[4]);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	edd3 5a23 	vldr	s11, [r3, #140]	; 0x8c
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001faa:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001fae:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001fb2:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001fba:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001fca:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[5]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8001fd2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	traject -> D[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	ed93 7a08 	vldr	s14, [r3, #32]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001fee:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001ff8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ffc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002000:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002004:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[5]*(traject -> T[5] * traject -> T[5]))/2 + traject -> C[5]*(traject -> T[5]) + traject -> D[5])
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 800201a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800201e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002022:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002026:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800202a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 800203a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800203e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002048:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[6]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 800205e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002068:	ee66 7a27 	vmul.f32	s15, s12, s15
 800206c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002070:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002074:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[6]*(traject -> T[5] * traject -> T[5]))/2 + traject -> C[6]* traject -> T[5]);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	edd3 5a24 	vldr	s11, [r3, #144]	; 0x90
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 800208a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800208e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002092:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8002096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800209a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	ed93 6a17 	vldr	s12, [r3, #92]	; 0x5c
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80020aa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80020ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[6]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 80020b2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
}
 80020bc:	bf00      	nop
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bdb0      	pop	{r4, r5, r7, pc}
 80020c4:	0000      	movs	r0, r0
	...

080020c8 <TrajectoryEvaluation>:


float TrajectoryEvaluation(TrajectoryG *traject , uint64_t StartTime, uint64_t CurrentTime){
 80020c8:	b5b0      	push	{r4, r5, r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	e9c7 2300 	strd	r2, r3, [r7]
	// Microsec to sec
	static float t = 0;
	t  = (CurrentTime - StartTime)/1000000.0;
 80020d4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80020d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020dc:	1a84      	subs	r4, r0, r2
 80020de:	eb61 0503 	sbc.w	r5, r1, r3
 80020e2:	4620      	mov	r0, r4
 80020e4:	4629      	mov	r1, r5
 80020e6:	f7fe f9fd 	bl	80004e4 <__aeabi_ul2d>
 80020ea:	a392      	add	r3, pc, #584	; (adr r3, 8002334 <TrajectoryEvaluation+0x26c>)
 80020ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f0:	f7fe fb58 	bl	80007a4 <__aeabi_ddiv>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	4610      	mov	r0, r2
 80020fa:	4619      	mov	r1, r3
 80020fc:	f7fe fcc2 	bl	8000a84 <__aeabi_d2f>
 8002100:	4603      	mov	r3, r0
 8002102:	4a8b      	ldr	r2, [pc, #556]	; (8002330 <TrajectoryEvaluation+0x268>)
 8002104:	6013      	str	r3, [r2, #0]

	if(t >= 0 && t < traject -> T[0])
 8002106:	4b8a      	ldr	r3, [pc, #552]	; (8002330 <TrajectoryEvaluation+0x268>)
 8002108:	edd3 7a00 	vldr	s15, [r3]
 800210c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002114:	db7e      	blt.n	8002214 <TrajectoryEvaluation+0x14c>
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 800211c:	4b84      	ldr	r3, [pc, #528]	; (8002330 <TrajectoryEvaluation+0x268>)
 800211e:	edd3 7a00 	vldr	s15, [r3]
 8002122:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212a:	dd73      	ble.n	8002214 <TrajectoryEvaluation+0x14c>
	{
		traject -> QJ = traject -> A[0];
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		traject -> QA = traject -> A[0]*t + traject -> B[0];
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	ed93 7a03 	vldr	s14, [r3, #12]
 800213c:	4b7c      	ldr	r3, [pc, #496]	; (8002330 <TrajectoryEvaluation+0x268>)
 800213e:	edd3 7a00 	vldr	s15, [r3]
 8002142:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800214c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		traject -> QV = traject -> A[0]*(t*t)/2 + traject -> B[0]*t + traject -> C[0];
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	ed93 7a03 	vldr	s14, [r3, #12]
 800215c:	4b74      	ldr	r3, [pc, #464]	; (8002330 <TrajectoryEvaluation+0x268>)
 800215e:	edd3 6a00 	vldr	s13, [r3]
 8002162:	4b73      	ldr	r3, [pc, #460]	; (8002330 <TrajectoryEvaluation+0x268>)
 8002164:	edd3 7a00 	vldr	s15, [r3]
 8002168:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002170:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002174:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800217e:	4b6c      	ldr	r3, [pc, #432]	; (8002330 <TrajectoryEvaluation+0x268>)
 8002180:	edd3 7a00 	vldr	s15, [r3]
 8002184:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002188:	ee37 7a27 	vadd.f32	s14, s14, s15
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002192:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QX = traject -> A[0]*(t*t*t)/6 + traject -> B[0]*(t*t)/2 + traject -> C[0]*t + traject -> D[0];
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	ed93 7a03 	vldr	s14, [r3, #12]
 80021a2:	4b63      	ldr	r3, [pc, #396]	; (8002330 <TrajectoryEvaluation+0x268>)
 80021a4:	edd3 6a00 	vldr	s13, [r3]
 80021a8:	4b61      	ldr	r3, [pc, #388]	; (8002330 <TrajectoryEvaluation+0x268>)
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80021b2:	4b5f      	ldr	r3, [pc, #380]	; (8002330 <TrajectoryEvaluation+0x268>)
 80021b4:	edd3 7a00 	vldr	s15, [r3]
 80021b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c0:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80021c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80021ce:	4b58      	ldr	r3, [pc, #352]	; (8002330 <TrajectoryEvaluation+0x268>)
 80021d0:	ed93 6a00 	vldr	s12, [r3]
 80021d4:	4b56      	ldr	r3, [pc, #344]	; (8002330 <TrajectoryEvaluation+0x268>)
 80021d6:	edd3 7a00 	vldr	s15, [r3]
 80021da:	ee66 7a27 	vmul.f32	s15, s12, s15
 80021de:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80021e2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80021e6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80021ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 80021f4:	4b4e      	ldr	r3, [pc, #312]	; (8002330 <TrajectoryEvaluation+0x268>)
 80021f6:	edd3 7a00 	vldr	s15, [r3]
 80021fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002208:	ee77 7a27 	vadd.f32	s15, s14, s15
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
 8002212:	e362      	b.n	80028da <TrajectoryEvaluation+0x812>
	}
	else if( t >= traject -> T[0] && t < traject -> T[1])
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 800221a:	4b45      	ldr	r3, [pc, #276]	; (8002330 <TrajectoryEvaluation+0x268>)
 800221c:	edd3 7a00 	vldr	s15, [r3]
 8002220:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002228:	f200 8088 	bhi.w	800233c <TrajectoryEvaluation+0x274>
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8002232:	4b3f      	ldr	r3, [pc, #252]	; (8002330 <TrajectoryEvaluation+0x268>)
 8002234:	edd3 7a00 	vldr	s15, [r3]
 8002238:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800223c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002240:	dd7c      	ble.n	800233c <TrajectoryEvaluation+0x274>
	{
		traject -> QJ = traject -> A[1];
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	691a      	ldr	r2, [r3, #16]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		traject -> QA = traject -> A[1]*t + traject -> B[1];
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002252:	4b37      	ldr	r3, [pc, #220]	; (8002330 <TrajectoryEvaluation+0x268>)
 8002254:	edd3 7a00 	vldr	s15, [r3]
 8002258:	ee27 7a27 	vmul.f32	s14, s14, s15
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		traject -> QV = traject -> A[1]*(t*t)/2 + traject -> B[1]*t + traject -> C[1];
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002272:	4b2f      	ldr	r3, [pc, #188]	; (8002330 <TrajectoryEvaluation+0x268>)
 8002274:	edd3 6a00 	vldr	s13, [r3]
 8002278:	4b2d      	ldr	r3, [pc, #180]	; (8002330 <TrajectoryEvaluation+0x268>)
 800227a:	edd3 7a00 	vldr	s15, [r3]
 800227e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002286:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800228a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8002294:	4b26      	ldr	r3, [pc, #152]	; (8002330 <TrajectoryEvaluation+0x268>)
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800229e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80022a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QX = traject -> A[1]*(t*t*t)/6 + traject -> B[1]*(t*t)/2 + traject -> C[1]*t + traject -> D[1];
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	ed93 7a04 	vldr	s14, [r3, #16]
 80022b8:	4b1d      	ldr	r3, [pc, #116]	; (8002330 <TrajectoryEvaluation+0x268>)
 80022ba:	edd3 6a00 	vldr	s13, [r3]
 80022be:	4b1c      	ldr	r3, [pc, #112]	; (8002330 <TrajectoryEvaluation+0x268>)
 80022c0:	edd3 7a00 	vldr	s15, [r3]
 80022c4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022c8:	4b19      	ldr	r3, [pc, #100]	; (8002330 <TrajectoryEvaluation+0x268>)
 80022ca:	edd3 7a00 	vldr	s15, [r3]
 80022ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022d6:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80022da:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 80022e4:	4b12      	ldr	r3, [pc, #72]	; (8002330 <TrajectoryEvaluation+0x268>)
 80022e6:	ed93 6a00 	vldr	s12, [r3]
 80022ea:	4b11      	ldr	r3, [pc, #68]	; (8002330 <TrajectoryEvaluation+0x268>)
 80022ec:	edd3 7a00 	vldr	s15, [r3]
 80022f0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80022f4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022f8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80022fc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002300:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 800230a:	4b09      	ldr	r3, [pc, #36]	; (8002330 <TrajectoryEvaluation+0x268>)
 800230c:	edd3 7a00 	vldr	s15, [r3]
 8002310:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002314:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800231e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
 8002328:	e2d7      	b.n	80028da <TrajectoryEvaluation+0x812>
 800232a:	bf00      	nop
 800232c:	f3af 8000 	nop.w
 8002330:	20000494 	.word	0x20000494
 8002334:	00000000 	.word	0x00000000
 8002338:	412e8480 	.word	0x412e8480
	}
	else if( t >= traject -> T[1] && t < traject -> T[2])
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8002342:	4b89      	ldr	r3, [pc, #548]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002344:	edd3 7a00 	vldr	s15, [r3]
 8002348:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800234c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002350:	d87e      	bhi.n	8002450 <TrajectoryEvaluation+0x388>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8002358:	4b83      	ldr	r3, [pc, #524]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 800235a:	edd3 7a00 	vldr	s15, [r3]
 800235e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002366:	dd73      	ble.n	8002450 <TrajectoryEvaluation+0x388>
	{
		traject -> QJ = traject -> A[2];
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	695a      	ldr	r2, [r3, #20]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		traject -> QA = traject -> A[2]*t + traject -> B[2];
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	ed93 7a05 	vldr	s14, [r3, #20]
 8002378:	4b7b      	ldr	r3, [pc, #492]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 800237a:	edd3 7a00 	vldr	s15, [r3]
 800237e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002388:	ee77 7a27 	vadd.f32	s15, s14, s15
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		traject -> QV = traject -> A[2]*(t*t)/2 + traject -> B[2]*t + traject -> C[2];
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	ed93 7a05 	vldr	s14, [r3, #20]
 8002398:	4b73      	ldr	r3, [pc, #460]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 800239a:	edd3 6a00 	vldr	s13, [r3]
 800239e:	4b72      	ldr	r3, [pc, #456]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80023a0:	edd3 7a00 	vldr	s15, [r3]
 80023a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ac:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80023b0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80023ba:	4b6b      	ldr	r3, [pc, #428]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80023bc:	edd3 7a00 	vldr	s15, [r3]
 80023c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80023ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QX = traject -> A[2]*(t*t*t)/6 + traject -> B[2]*(t*t)/2 + traject -> C[2]*t + traject -> D[2];
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	ed93 7a05 	vldr	s14, [r3, #20]
 80023de:	4b62      	ldr	r3, [pc, #392]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80023e0:	edd3 6a00 	vldr	s13, [r3]
 80023e4:	4b60      	ldr	r3, [pc, #384]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80023e6:	edd3 7a00 	vldr	s15, [r3]
 80023ea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023ee:	4b5e      	ldr	r3, [pc, #376]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80023f0:	edd3 7a00 	vldr	s15, [r3]
 80023f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fc:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002400:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800240a:	4b57      	ldr	r3, [pc, #348]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 800240c:	ed93 6a00 	vldr	s12, [r3]
 8002410:	4b55      	ldr	r3, [pc, #340]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002412:	edd3 7a00 	vldr	s15, [r3]
 8002416:	ee66 7a27 	vmul.f32	s15, s12, s15
 800241a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800241e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002422:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002426:	ee37 7a27 	vadd.f32	s14, s14, s15
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 8002430:	4b4d      	ldr	r3, [pc, #308]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002432:	edd3 7a00 	vldr	s15, [r3]
 8002436:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800243a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8002444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
 800244e:	e244      	b.n	80028da <TrajectoryEvaluation+0x812>
	}
	else if( t >= traject -> T[2] && t < traject -> T[3])
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8002456:	4b44      	ldr	r3, [pc, #272]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002458:	edd3 7a00 	vldr	s15, [r3]
 800245c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002464:	f200 8082 	bhi.w	800256c <TrajectoryEvaluation+0x4a4>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 800246e:	4b3e      	ldr	r3, [pc, #248]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002470:	edd3 7a00 	vldr	s15, [r3]
 8002474:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247c:	dd76      	ble.n	800256c <TrajectoryEvaluation+0x4a4>
	{
		traject -> QJ = traject -> A[3];
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	699a      	ldr	r2, [r3, #24]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		traject -> QA = traject -> A[3]*t + traject -> B[3];
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	ed93 7a06 	vldr	s14, [r3, #24]
 800248e:	4b36      	ldr	r3, [pc, #216]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002490:	edd3 7a00 	vldr	s15, [r3]
 8002494:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800249e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		traject -> QV = traject -> A[3]*(t*t)/2 + traject -> B[3]*t + traject -> C[3];
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	ed93 7a06 	vldr	s14, [r3, #24]
 80024ae:	4b2e      	ldr	r3, [pc, #184]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80024b0:	edd3 6a00 	vldr	s13, [r3]
 80024b4:	4b2c      	ldr	r3, [pc, #176]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024c2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80024c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 80024d0:	4b25      	ldr	r3, [pc, #148]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80024d2:	edd3 7a00 	vldr	s15, [r3]
 80024d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80024e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QX = traject -> A[3]*(t*t*t)/6 + traject -> B[3]*(t*t)/2 + traject -> C[3]*t + traject -> D[3];
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	ed93 7a06 	vldr	s14, [r3, #24]
 80024f4:	4b1c      	ldr	r3, [pc, #112]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80024f6:	edd3 6a00 	vldr	s13, [r3]
 80024fa:	4b1b      	ldr	r3, [pc, #108]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 80024fc:	edd3 7a00 	vldr	s15, [r3]
 8002500:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002504:	4b18      	ldr	r3, [pc, #96]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002506:	edd3 7a00 	vldr	s15, [r3]
 800250a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800250e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002512:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002516:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8002520:	4b11      	ldr	r3, [pc, #68]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002522:	ed93 6a00 	vldr	s12, [r3]
 8002526:	4b10      	ldr	r3, [pc, #64]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002528:	edd3 7a00 	vldr	s15, [r3]
 800252c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002530:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002534:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002538:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800253c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8002546:	4b08      	ldr	r3, [pc, #32]	; (8002568 <TrajectoryEvaluation+0x4a0>)
 8002548:	edd3 7a00 	vldr	s15, [r3]
 800254c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002550:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800255a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
 8002564:	e1b9      	b.n	80028da <TrajectoryEvaluation+0x812>
 8002566:	bf00      	nop
 8002568:	20000494 	.word	0x20000494
	}
	else if( t >= traject -> T[3] && t < traject -> T[4])
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002572:	4b89      	ldr	r3, [pc, #548]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002574:	edd3 7a00 	vldr	s15, [r3]
 8002578:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800257c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002580:	d87e      	bhi.n	8002680 <TrajectoryEvaluation+0x5b8>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002588:	4b83      	ldr	r3, [pc, #524]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 800258a:	edd3 7a00 	vldr	s15, [r3]
 800258e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002596:	dd73      	ble.n	8002680 <TrajectoryEvaluation+0x5b8>
	{
		traject -> QJ = traject -> A[4];
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	69da      	ldr	r2, [r3, #28]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		traject -> QA = traject -> A[4]*t + traject -> B[4];
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	ed93 7a07 	vldr	s14, [r3, #28]
 80025a8:	4b7b      	ldr	r3, [pc, #492]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 80025aa:	edd3 7a00 	vldr	s15, [r3]
 80025ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80025b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		traject -> QV = traject -> A[4]*(t*t)/2 + traject -> B[4]*t + traject -> C[4];
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	ed93 7a07 	vldr	s14, [r3, #28]
 80025c8:	4b73      	ldr	r3, [pc, #460]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 80025ca:	edd3 6a00 	vldr	s13, [r3]
 80025ce:	4b72      	ldr	r3, [pc, #456]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 80025d0:	edd3 7a00 	vldr	s15, [r3]
 80025d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025dc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80025e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 80025ea:	4b6b      	ldr	r3, [pc, #428]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 80025ec:	edd3 7a00 	vldr	s15, [r3]
 80025f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80025fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QX = traject -> A[4]*(t*t*t)/6 + traject -> B[4]*(t*t)/2 + traject -> C[4]*t + traject -> D[4];
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	ed93 7a07 	vldr	s14, [r3, #28]
 800260e:	4b62      	ldr	r3, [pc, #392]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002610:	edd3 6a00 	vldr	s13, [r3]
 8002614:	4b60      	ldr	r3, [pc, #384]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002616:	edd3 7a00 	vldr	s15, [r3]
 800261a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800261e:	4b5e      	ldr	r3, [pc, #376]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002620:	edd3 7a00 	vldr	s15, [r3]
 8002624:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800262c:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002630:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 800263a:	4b57      	ldr	r3, [pc, #348]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 800263c:	ed93 6a00 	vldr	s12, [r3]
 8002640:	4b55      	ldr	r3, [pc, #340]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002642:	edd3 7a00 	vldr	s15, [r3]
 8002646:	ee66 7a27 	vmul.f32	s15, s12, s15
 800264a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800264e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002652:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002656:	ee37 7a27 	vadd.f32	s14, s14, s15
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002660:	4b4d      	ldr	r3, [pc, #308]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002662:	edd3 7a00 	vldr	s15, [r3]
 8002666:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800266a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002674:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
 800267e:	e12c      	b.n	80028da <TrajectoryEvaluation+0x812>
	}
	else if( t >= traject -> T[4] && t < traject -> T[5])
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002686:	4b44      	ldr	r3, [pc, #272]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002688:	edd3 7a00 	vldr	s15, [r3]
 800268c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002694:	f200 8082 	bhi.w	800279c <TrajectoryEvaluation+0x6d4>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 800269e:	4b3e      	ldr	r3, [pc, #248]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 80026a0:	edd3 7a00 	vldr	s15, [r3]
 80026a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ac:	dd76      	ble.n	800279c <TrajectoryEvaluation+0x6d4>
	{
		traject -> QJ = traject -> A[5];
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6a1a      	ldr	r2, [r3, #32]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		traject -> QA = traject -> A[5]*t + traject -> B[5];
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	ed93 7a08 	vldr	s14, [r3, #32]
 80026be:	4b36      	ldr	r3, [pc, #216]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 80026c0:	edd3 7a00 	vldr	s15, [r3]
 80026c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80026ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		traject -> QV = traject -> A[5]*(t*t)/2 + traject -> B[5]*t + traject -> C[5];
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	ed93 7a08 	vldr	s14, [r3, #32]
 80026de:	4b2e      	ldr	r3, [pc, #184]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 80026e0:	edd3 6a00 	vldr	s13, [r3]
 80026e4:	4b2c      	ldr	r3, [pc, #176]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 80026e6:	edd3 7a00 	vldr	s15, [r3]
 80026ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80026f6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002700:	4b25      	ldr	r3, [pc, #148]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002702:	edd3 7a00 	vldr	s15, [r3]
 8002706:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800270a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QX = traject -> A[5]*(t*t*t)/6 + traject -> B[5]*(t*t)/2 + traject -> C[5]*t + traject -> D[5];
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	ed93 7a08 	vldr	s14, [r3, #32]
 8002724:	4b1c      	ldr	r3, [pc, #112]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002726:	edd3 6a00 	vldr	s13, [r3]
 800272a:	4b1b      	ldr	r3, [pc, #108]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 800272c:	edd3 7a00 	vldr	s15, [r3]
 8002730:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002734:	4b18      	ldr	r3, [pc, #96]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002736:	edd3 7a00 	vldr	s15, [r3]
 800273a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800273e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002742:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002746:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002750:	4b11      	ldr	r3, [pc, #68]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002752:	ed93 6a00 	vldr	s12, [r3]
 8002756:	4b10      	ldr	r3, [pc, #64]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002758:	edd3 7a00 	vldr	s15, [r3]
 800275c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002760:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002764:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002768:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800276c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 8002776:	4b08      	ldr	r3, [pc, #32]	; (8002798 <TrajectoryEvaluation+0x6d0>)
 8002778:	edd3 7a00 	vldr	s15, [r3]
 800277c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002780:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800278a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
 8002794:	e0a1      	b.n	80028da <TrajectoryEvaluation+0x812>
 8002796:	bf00      	nop
 8002798:	20000494 	.word	0x20000494
	}
	else if( t >= traject -> T[5] && t < traject -> T[6])
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 80027a2:	4b53      	ldr	r3, [pc, #332]	; (80028f0 <TrajectoryEvaluation+0x828>)
 80027a4:	edd3 7a00 	vldr	s15, [r3]
 80027a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b0:	d87e      	bhi.n	80028b0 <TrajectoryEvaluation+0x7e8>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 80027b8:	4b4d      	ldr	r3, [pc, #308]	; (80028f0 <TrajectoryEvaluation+0x828>)
 80027ba:	edd3 7a00 	vldr	s15, [r3]
 80027be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c6:	dd73      	ble.n	80028b0 <TrajectoryEvaluation+0x7e8>
	{
		traject -> QJ = traject -> A[6];
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		traject -> QA = traject -> A[6]*t + traject -> B[6];
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80027d8:	4b45      	ldr	r3, [pc, #276]	; (80028f0 <TrajectoryEvaluation+0x828>)
 80027da:	edd3 7a00 	vldr	s15, [r3]
 80027de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80027e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		traject -> QV = traject -> A[6]*(t*t)/2 + traject -> B[6]*t + traject -> C[6];
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80027f8:	4b3d      	ldr	r3, [pc, #244]	; (80028f0 <TrajectoryEvaluation+0x828>)
 80027fa:	edd3 6a00 	vldr	s13, [r3]
 80027fe:	4b3c      	ldr	r3, [pc, #240]	; (80028f0 <TrajectoryEvaluation+0x828>)
 8002800:	edd3 7a00 	vldr	s15, [r3]
 8002804:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002808:	ee67 7a27 	vmul.f32	s15, s14, s15
 800280c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002810:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 800281a:	4b35      	ldr	r3, [pc, #212]	; (80028f0 <TrajectoryEvaluation+0x828>)
 800281c:	edd3 7a00 	vldr	s15, [r3]
 8002820:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002824:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800282e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QX = traject -> A[6]*(t*t*t)/6 + traject -> B[6]*(t*t)/2 + traject -> C[6]*t + traject -> D[6];
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800283e:	4b2c      	ldr	r3, [pc, #176]	; (80028f0 <TrajectoryEvaluation+0x828>)
 8002840:	edd3 6a00 	vldr	s13, [r3]
 8002844:	4b2a      	ldr	r3, [pc, #168]	; (80028f0 <TrajectoryEvaluation+0x828>)
 8002846:	edd3 7a00 	vldr	s15, [r3]
 800284a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800284e:	4b28      	ldr	r3, [pc, #160]	; (80028f0 <TrajectoryEvaluation+0x828>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285c:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002860:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 800286a:	4b21      	ldr	r3, [pc, #132]	; (80028f0 <TrajectoryEvaluation+0x828>)
 800286c:	ed93 6a00 	vldr	s12, [r3]
 8002870:	4b1f      	ldr	r3, [pc, #124]	; (80028f0 <TrajectoryEvaluation+0x828>)
 8002872:	edd3 7a00 	vldr	s15, [r3]
 8002876:	ee66 7a27 	vmul.f32	s15, s12, s15
 800287a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800287e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002882:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002886:	ee37 7a27 	vadd.f32	s14, s14, s15
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	edd3 6a17 	vldr	s13, [r3, #92]	; 0x5c
 8002890:	4b17      	ldr	r3, [pc, #92]	; (80028f0 <TrajectoryEvaluation+0x828>)
 8002892:	edd3 7a00 	vldr	s15, [r3]
 8002896:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800289a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80028a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
 80028ae:	e014      	b.n	80028da <TrajectoryEvaluation+0x812>
	}
	else
	{
		traject -> QJ = 0;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		traject -> QA = 0;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f04f 0200 	mov.w	r2, #0
 80028c0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QV = 0;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		traject -> QX = traject -> Qfinal;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	}

	return traject -> QV;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80028e0:	ee07 3a90 	vmov	s15, r3
}
 80028e4:	eeb0 0a67 	vmov.f32	s0, s15
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bdb0      	pop	{r4, r5, r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000494 	.word	0x20000494

080028f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028f8:	f000 feb8 	bl	800366c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028fc:	f000 f852 	bl	80029a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002900:	f000 fa2c 	bl	8002d5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002904:	f000 fa00 	bl	8002d08 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002908:	f000 f8b4 	bl	8002a74 <MX_TIM1_Init>
  MX_TIM2_Init();
 800290c:	f000 f936 	bl	8002b7c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002910:	f000 f988 	bl	8002c24 <MX_TIM3_Init>
  MX_TIM11_Init();
 8002914:	f000 f9d4 	bl	8002cc0 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  KalmanMatrixInit(&KalmanVar);
 8002918:	4816      	ldr	r0, [pc, #88]	; (8002974 <main+0x80>)
 800291a:	f7fe fa85 	bl	8000e28 <KalmanMatrixInit>
  //////////////////////////
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800291e:	2100      	movs	r1, #0
 8002920:	4815      	ldr	r0, [pc, #84]	; (8002978 <main+0x84>)
 8002922:	f001 ff5f 	bl	80047e4 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT (&htim11);
 8002926:	4815      	ldr	r0, [pc, #84]	; (800297c <main+0x88>)
 8002928:	f001 feaa 	bl	8004680 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim3);
 800292c:	4814      	ldr	r0, [pc, #80]	; (8002980 <main+0x8c>)
 800292e:	f001 fea7 	bl	8004680 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002932:	213c      	movs	r1, #60	; 0x3c
 8002934:	4813      	ldr	r0, [pc, #76]	; (8002984 <main+0x90>)
 8002936:	f002 f8ab 	bl	8004a90 <HAL_TIM_Encoder_Start>
  EncoderRawData[0]=TIM2->CNT;
 800293a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800293e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002940:	461a      	mov	r2, r3
 8002942:	4b11      	ldr	r3, [pc, #68]	; (8002988 <main+0x94>)
 8002944:	601a      	str	r2, [r3, #0]
  EncoderRawData[1]=EncoderRawData[0];
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <main+0x94>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a0f      	ldr	r2, [pc, #60]	; (8002988 <main+0x94>)
 800294c:	6053      	str	r3, [r2, #4]
  PositionRaw=EncoderRawData[0];
 800294e:	4b0e      	ldr	r3, [pc, #56]	; (8002988 <main+0x94>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a0e      	ldr	r2, [pc, #56]	; (800298c <main+0x98>)
 8002954:	6013      	str	r3, [r2, #0]
  PIDVelocityController_Init(&PidVelo);
 8002956:	480e      	ldr	r0, [pc, #56]	; (8002990 <main+0x9c>)
 8002958:	f7fe fced 	bl	8001336 <PIDVelocityController_Init>
  PIDVelocityController_Init(&PidPos);
 800295c:	480d      	ldr	r0, [pc, #52]	; (8002994 <main+0xa0>)
 800295e:	f7fe fcea 	bl	8001336 <PIDVelocityController_Init>

  CoefficientAndTimeCalculation(&traject,0.0,testDes);
 8002962:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8002998 <main+0xa4>
 8002966:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800299c <main+0xa8>
 800296a:	480d      	ldr	r0, [pc, #52]	; (80029a0 <main+0xac>)
 800296c:	f7fe fe58 	bl	8001620 <CoefficientAndTimeCalculation>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002970:	e7fe      	b.n	8002970 <main+0x7c>
 8002972:	bf00      	nop
 8002974:	20000000 	.word	0x20000000
 8002978:	20000498 	.word	0x20000498
 800297c:	20000570 	.word	0x20000570
 8002980:	20000528 	.word	0x20000528
 8002984:	200004e0 	.word	0x200004e0
 8002988:	20000608 	.word	0x20000608
 800298c:	20000614 	.word	0x20000614
 8002990:	20000354 	.word	0x20000354
 8002994:	20000384 	.word	0x20000384
 8002998:	42b40000 	.word	0x42b40000
 800299c:	00000000 	.word	0x00000000
 80029a0:	200003b4 	.word	0x200003b4

080029a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b094      	sub	sp, #80	; 0x50
 80029a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029aa:	f107 0320 	add.w	r3, r7, #32
 80029ae:	2230      	movs	r2, #48	; 0x30
 80029b0:	2100      	movs	r1, #0
 80029b2:	4618      	mov	r0, r3
 80029b4:	f003 fd14 	bl	80063e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029b8:	f107 030c 	add.w	r3, r7, #12
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	605a      	str	r2, [r3, #4]
 80029c2:	609a      	str	r2, [r3, #8]
 80029c4:	60da      	str	r2, [r3, #12]
 80029c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029c8:	2300      	movs	r3, #0
 80029ca:	60bb      	str	r3, [r7, #8]
 80029cc:	4b27      	ldr	r3, [pc, #156]	; (8002a6c <SystemClock_Config+0xc8>)
 80029ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d0:	4a26      	ldr	r2, [pc, #152]	; (8002a6c <SystemClock_Config+0xc8>)
 80029d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029d6:	6413      	str	r3, [r2, #64]	; 0x40
 80029d8:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <SystemClock_Config+0xc8>)
 80029da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029e4:	2300      	movs	r3, #0
 80029e6:	607b      	str	r3, [r7, #4]
 80029e8:	4b21      	ldr	r3, [pc, #132]	; (8002a70 <SystemClock_Config+0xcc>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a20      	ldr	r2, [pc, #128]	; (8002a70 <SystemClock_Config+0xcc>)
 80029ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b1e      	ldr	r3, [pc, #120]	; (8002a70 <SystemClock_Config+0xcc>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80029fc:	607b      	str	r3, [r7, #4]
 80029fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a00:	2302      	movs	r3, #2
 8002a02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a04:	2301      	movs	r3, #1
 8002a06:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a08:	2310      	movs	r3, #16
 8002a0a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a10:	2300      	movs	r3, #0
 8002a12:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a14:	2308      	movs	r3, #8
 8002a16:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002a18:	2364      	movs	r3, #100	; 0x64
 8002a1a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a20:	2304      	movs	r3, #4
 8002a22:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a24:	f107 0320 	add.w	r3, r7, #32
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f001 f941 	bl	8003cb0 <HAL_RCC_OscConfig>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a34:	f000 fc38 	bl	80032a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a38:	230f      	movs	r3, #15
 8002a3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a40:	2300      	movs	r3, #0
 8002a42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002a4e:	f107 030c 	add.w	r3, r7, #12
 8002a52:	2103      	movs	r1, #3
 8002a54:	4618      	mov	r0, r3
 8002a56:	f001 fba3 	bl	80041a0 <HAL_RCC_ClockConfig>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002a60:	f000 fc22 	bl	80032a8 <Error_Handler>
  }
}
 8002a64:	bf00      	nop
 8002a66:	3750      	adds	r7, #80	; 0x50
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40023800 	.word	0x40023800
 8002a70:	40007000 	.word	0x40007000

08002a74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b092      	sub	sp, #72	; 0x48
 8002a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a7a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	605a      	str	r2, [r3, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	60da      	str	r2, [r3, #12]
 8002a92:	611a      	str	r2, [r3, #16]
 8002a94:	615a      	str	r2, [r3, #20]
 8002a96:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f003 fc9e 	bl	80063e0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002aa4:	4b33      	ldr	r3, [pc, #204]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002aa6:	4a34      	ldr	r2, [pc, #208]	; (8002b78 <MX_TIM1_Init+0x104>)
 8002aa8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9;
 8002aaa:	4b32      	ldr	r3, [pc, #200]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002aac:	2209      	movs	r2, #9
 8002aae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ab0:	4b30      	ldr	r3, [pc, #192]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8002ab6:	4b2f      	ldr	r3, [pc, #188]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002ab8:	f242 720f 	movw	r2, #9999	; 0x270f
 8002abc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002abe:	4b2d      	ldr	r3, [pc, #180]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ac4:	4b2b      	ldr	r3, [pc, #172]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aca:	4b2a      	ldr	r3, [pc, #168]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ad0:	4828      	ldr	r0, [pc, #160]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002ad2:	f001 fe37 	bl	8004744 <HAL_TIM_PWM_Init>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002adc:	f000 fbe4 	bl	80032a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ae8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002aec:	4619      	mov	r1, r3
 8002aee:	4821      	ldr	r0, [pc, #132]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002af0:	f002 fde2 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8002afa:	f000 fbd5 	bl	80032a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002afe:	2360      	movs	r3, #96	; 0x60
 8002b00:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b06:	2300      	movs	r3, #0
 8002b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b12:	2300      	movs	r3, #0
 8002b14:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b16:	2300      	movs	r3, #0
 8002b18:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b1e:	2200      	movs	r2, #0
 8002b20:	4619      	mov	r1, r3
 8002b22:	4814      	ldr	r0, [pc, #80]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002b24:	f002 f94a 	bl	8004dbc <HAL_TIM_PWM_ConfigChannel>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002b2e:	f000 fbbb 	bl	80032a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b36:	2300      	movs	r3, #0
 8002b38:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b42:	2300      	movs	r3, #0
 8002b44:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b4a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002b50:	1d3b      	adds	r3, r7, #4
 8002b52:	4619      	mov	r1, r3
 8002b54:	4807      	ldr	r0, [pc, #28]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002b56:	f002 fe1d 	bl	8005794 <HAL_TIMEx_ConfigBreakDeadTime>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8002b60:	f000 fba2 	bl	80032a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002b64:	4803      	ldr	r0, [pc, #12]	; (8002b74 <MX_TIM1_Init+0x100>)
 8002b66:	f000 fc81 	bl	800346c <HAL_TIM_MspPostInit>

}
 8002b6a:	bf00      	nop
 8002b6c:	3748      	adds	r7, #72	; 0x48
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20000498 	.word	0x20000498
 8002b78:	40010000 	.word	0x40010000

08002b7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b08c      	sub	sp, #48	; 0x30
 8002b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b82:	f107 030c 	add.w	r3, r7, #12
 8002b86:	2224      	movs	r2, #36	; 0x24
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f003 fc28 	bl	80063e0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b90:	1d3b      	adds	r3, r7, #4
 8002b92:	2200      	movs	r2, #0
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b98:	4b21      	ldr	r3, [pc, #132]	; (8002c20 <MX_TIM2_Init+0xa4>)
 8002b9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002ba0:	4b1f      	ldr	r3, [pc, #124]	; (8002c20 <MX_TIM2_Init+0xa4>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ba6:	4b1e      	ldr	r3, [pc, #120]	; (8002c20 <MX_TIM2_Init+0xa4>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 11999;
 8002bac:	4b1c      	ldr	r3, [pc, #112]	; (8002c20 <MX_TIM2_Init+0xa4>)
 8002bae:	f642 62df 	movw	r2, #11999	; 0x2edf
 8002bb2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bb4:	4b1a      	ldr	r3, [pc, #104]	; (8002c20 <MX_TIM2_Init+0xa4>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bba:	4b19      	ldr	r3, [pc, #100]	; (8002c20 <MX_TIM2_Init+0xa4>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002be0:	2300      	movs	r3, #0
 8002be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002be4:	f107 030c 	add.w	r3, r7, #12
 8002be8:	4619      	mov	r1, r3
 8002bea:	480d      	ldr	r0, [pc, #52]	; (8002c20 <MX_TIM2_Init+0xa4>)
 8002bec:	f001 feaa 	bl	8004944 <HAL_TIM_Encoder_Init>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002bf6:	f000 fb57 	bl	80032a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c02:	1d3b      	adds	r3, r7, #4
 8002c04:	4619      	mov	r1, r3
 8002c06:	4806      	ldr	r0, [pc, #24]	; (8002c20 <MX_TIM2_Init+0xa4>)
 8002c08:	f002 fd56 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002c12:	f000 fb49 	bl	80032a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c16:	bf00      	nop
 8002c18:	3730      	adds	r7, #48	; 0x30
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	200004e0 	.word	0x200004e0

08002c24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c2a:	f107 0308 	add.w	r3, r7, #8
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	605a      	str	r2, [r3, #4]
 8002c34:	609a      	str	r2, [r3, #8]
 8002c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c38:	463b      	mov	r3, r7
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c40:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002c42:	4a1e      	ldr	r2, [pc, #120]	; (8002cbc <MX_TIM3_Init+0x98>)
 8002c44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9;
 8002c46:	4b1c      	ldr	r3, [pc, #112]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002c48:	2209      	movs	r2, #9
 8002c4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c4c:	4b1a      	ldr	r3, [pc, #104]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8002c52:	4b19      	ldr	r3, [pc, #100]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002c54:	f242 720f 	movw	r2, #9999	; 0x270f
 8002c58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c5a:	4b17      	ldr	r3, [pc, #92]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c60:	4b15      	ldr	r3, [pc, #84]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c66:	4814      	ldr	r0, [pc, #80]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002c68:	f001 fcba 	bl	80045e0 <HAL_TIM_Base_Init>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002c72:	f000 fb19 	bl	80032a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c7c:	f107 0308 	add.w	r3, r7, #8
 8002c80:	4619      	mov	r1, r3
 8002c82:	480d      	ldr	r0, [pc, #52]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002c84:	f002 f95c 	bl	8004f40 <HAL_TIM_ConfigClockSource>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002c8e:	f000 fb0b 	bl	80032a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c92:	2300      	movs	r3, #0
 8002c94:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c96:	2300      	movs	r3, #0
 8002c98:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c9a:	463b      	mov	r3, r7
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	4806      	ldr	r0, [pc, #24]	; (8002cb8 <MX_TIM3_Init+0x94>)
 8002ca0:	f002 fd0a 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002caa:	f000 fafd 	bl	80032a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002cae:	bf00      	nop
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000528 	.word	0x20000528
 8002cbc:	40000400 	.word	0x40000400

08002cc0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002cc4:	4b0e      	ldr	r3, [pc, #56]	; (8002d00 <MX_TIM11_Init+0x40>)
 8002cc6:	4a0f      	ldr	r2, [pc, #60]	; (8002d04 <MX_TIM11_Init+0x44>)
 8002cc8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8002cca:	4b0d      	ldr	r3, [pc, #52]	; (8002d00 <MX_TIM11_Init+0x40>)
 8002ccc:	2263      	movs	r2, #99	; 0x63
 8002cce:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cd0:	4b0b      	ldr	r3, [pc, #44]	; (8002d00 <MX_TIM11_Init+0x40>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8002cd6:	4b0a      	ldr	r3, [pc, #40]	; (8002d00 <MX_TIM11_Init+0x40>)
 8002cd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cdc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cde:	4b08      	ldr	r3, [pc, #32]	; (8002d00 <MX_TIM11_Init+0x40>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ce4:	4b06      	ldr	r3, [pc, #24]	; (8002d00 <MX_TIM11_Init+0x40>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002cea:	4805      	ldr	r0, [pc, #20]	; (8002d00 <MX_TIM11_Init+0x40>)
 8002cec:	f001 fc78 	bl	80045e0 <HAL_TIM_Base_Init>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002cf6:	f000 fad7 	bl	80032a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000570 	.word	0x20000570
 8002d04:	40014800 	.word	0x40014800

08002d08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d0c:	4b11      	ldr	r3, [pc, #68]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d0e:	4a12      	ldr	r2, [pc, #72]	; (8002d58 <MX_USART2_UART_Init+0x50>)
 8002d10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d12:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d1a:	4b0e      	ldr	r3, [pc, #56]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d20:	4b0c      	ldr	r3, [pc, #48]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d26:	4b0b      	ldr	r3, [pc, #44]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d2c:	4b09      	ldr	r3, [pc, #36]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d2e:	220c      	movs	r2, #12
 8002d30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d32:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d38:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d3e:	4805      	ldr	r0, [pc, #20]	; (8002d54 <MX_USART2_UART_Init+0x4c>)
 8002d40:	f002 fd8e 	bl	8005860 <HAL_UART_Init>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d4a:	f000 faad 	bl	80032a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	200005b8 	.word	0x200005b8
 8002d58:	40004400 	.word	0x40004400

08002d5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08a      	sub	sp, #40	; 0x28
 8002d60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d62:	f107 0314 	add.w	r3, r7, #20
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	605a      	str	r2, [r3, #4]
 8002d6c:	609a      	str	r2, [r3, #8]
 8002d6e:	60da      	str	r2, [r3, #12]
 8002d70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	613b      	str	r3, [r7, #16]
 8002d76:	4b2e      	ldr	r3, [pc, #184]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7a:	4a2d      	ldr	r2, [pc, #180]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002d7c:	f043 0304 	orr.w	r3, r3, #4
 8002d80:	6313      	str	r3, [r2, #48]	; 0x30
 8002d82:	4b2b      	ldr	r3, [pc, #172]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d86:	f003 0304 	and.w	r3, r3, #4
 8002d8a:	613b      	str	r3, [r7, #16]
 8002d8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60fb      	str	r3, [r7, #12]
 8002d92:	4b27      	ldr	r3, [pc, #156]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	4a26      	ldr	r2, [pc, #152]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9e:	4b24      	ldr	r3, [pc, #144]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da6:	60fb      	str	r3, [r7, #12]
 8002da8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	4b20      	ldr	r3, [pc, #128]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	4a1f      	ldr	r2, [pc, #124]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dba:	4b1d      	ldr	r3, [pc, #116]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	607b      	str	r3, [r7, #4]
 8002dca:	4b19      	ldr	r3, [pc, #100]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	4a18      	ldr	r2, [pc, #96]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002dd0:	f043 0302 	orr.w	r3, r3, #2
 8002dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002dd6:	4b16      	ldr	r3, [pc, #88]	; (8002e30 <MX_GPIO_Init+0xd4>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	607b      	str	r3, [r7, #4]
 8002de0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|PIN_DIR_Pin, GPIO_PIN_RESET);
 8002de2:	2200      	movs	r2, #0
 8002de4:	f44f 7108 	mov.w	r1, #544	; 0x220
 8002de8:	4812      	ldr	r0, [pc, #72]	; (8002e34 <MX_GPIO_Init+0xd8>)
 8002dea:	f000 ff47 	bl	8003c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002dee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002df4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002df8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002dfe:	f107 0314 	add.w	r3, r7, #20
 8002e02:	4619      	mov	r1, r3
 8002e04:	480c      	ldr	r0, [pc, #48]	; (8002e38 <MX_GPIO_Init+0xdc>)
 8002e06:	f000 fdb5 	bl	8003974 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PIN_DIR_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|PIN_DIR_Pin;
 8002e0a:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e10:	2301      	movs	r3, #1
 8002e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e1c:	f107 0314 	add.w	r3, r7, #20
 8002e20:	4619      	mov	r1, r3
 8002e22:	4804      	ldr	r0, [pc, #16]	; (8002e34 <MX_GPIO_Init+0xd8>)
 8002e24:	f000 fda6 	bl	8003974 <HAL_GPIO_Init>

}
 8002e28:	bf00      	nop
 8002e2a:	3728      	adds	r7, #40	; 0x28
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40023800 	.word	0x40023800
 8002e34:	40020000 	.word	0x40020000
 8002e38:	40020800 	.word	0x40020800
 8002e3c:	00000000 	.word	0x00000000

08002e40 <EncoderRead>:

/* USER CODE BEGIN 4 */
void EncoderRead()
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
	static int32_t SignalThreshold = 0.6*12000;
	EncoderRawData[0] = TIM2->CNT;
 8002e44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	4b3c      	ldr	r3, [pc, #240]	; (8002f40 <EncoderRead+0x100>)
 8002e4e:	601a      	str	r2, [r3, #0]
	if(EncoderRawData[0]-EncoderRawData[1]<-SignalThreshold){
 8002e50:	4b3b      	ldr	r3, [pc, #236]	; (8002f40 <EncoderRead+0x100>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4b3a      	ldr	r3, [pc, #232]	; (8002f40 <EncoderRead+0x100>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	1ad2      	subs	r2, r2, r3
 8002e5a:	4b3a      	ldr	r3, [pc, #232]	; (8002f44 <EncoderRead+0x104>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	425b      	negs	r3, r3
 8002e60:	429a      	cmp	r2, r3
 8002e62:	da07      	bge.n	8002e74 <EncoderRead+0x34>
		WrappingStep+=12000;
 8002e64:	4b38      	ldr	r3, [pc, #224]	; (8002f48 <EncoderRead+0x108>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8002e6c:	3320      	adds	r3, #32
 8002e6e:	4a36      	ldr	r2, [pc, #216]	; (8002f48 <EncoderRead+0x108>)
 8002e70:	6013      	str	r3, [r2, #0]
 8002e72:	e00f      	b.n	8002e94 <EncoderRead+0x54>
	}
	else if(EncoderRawData[0]-EncoderRawData[1]>=SignalThreshold){
 8002e74:	4b32      	ldr	r3, [pc, #200]	; (8002f40 <EncoderRead+0x100>)
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	4b31      	ldr	r3, [pc, #196]	; (8002f40 <EncoderRead+0x100>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	1ad2      	subs	r2, r2, r3
 8002e7e:	4b31      	ldr	r3, [pc, #196]	; (8002f44 <EncoderRead+0x104>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	db06      	blt.n	8002e94 <EncoderRead+0x54>
		WrappingStep-=12000;
 8002e86:	4b30      	ldr	r3, [pc, #192]	; (8002f48 <EncoderRead+0x108>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f5a3 533b 	sub.w	r3, r3, #11968	; 0x2ec0
 8002e8e:	3b20      	subs	r3, #32
 8002e90:	4a2d      	ldr	r2, [pc, #180]	; (8002f48 <EncoderRead+0x108>)
 8002e92:	6013      	str	r3, [r2, #0]
	}
	PositionRaw = EncoderRawData[0] + WrappingStep;
 8002e94:	4b2a      	ldr	r3, [pc, #168]	; (8002f40 <EncoderRead+0x100>)
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	4b2b      	ldr	r3, [pc, #172]	; (8002f48 <EncoderRead+0x108>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	4a2b      	ldr	r2, [pc, #172]	; (8002f4c <EncoderRead+0x10c>)
 8002ea0:	6013      	str	r3, [r2, #0]
//	PositionRad = (PositionRaw/12000.0)*2.0*3.14;
	PositionDeg = (PositionRaw/12000.0)*360.0;
 8002ea2:	4b2a      	ldr	r3, [pc, #168]	; (8002f4c <EncoderRead+0x10c>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7fd fae8 	bl	800047c <__aeabi_i2d>
 8002eac:	a322      	add	r3, pc, #136	; (adr r3, 8002f38 <EncoderRead+0xf8>)
 8002eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb2:	f7fd fc77 	bl	80007a4 <__aeabi_ddiv>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	4610      	mov	r0, r2
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	f04f 0200 	mov.w	r2, #0
 8002ec2:	4b23      	ldr	r3, [pc, #140]	; (8002f50 <EncoderRead+0x110>)
 8002ec4:	f7fd fb44 	bl	8000550 <__aeabi_dmul>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	4610      	mov	r0, r2
 8002ece:	4619      	mov	r1, r3
 8002ed0:	f7fd fdd8 	bl	8000a84 <__aeabi_d2f>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	4a1f      	ldr	r2, [pc, #124]	; (8002f54 <EncoderRead+0x114>)
 8002ed8:	6013      	str	r3, [r2, #0]
	VelocityDeg = (((EncoderRawData[0] - EncoderRawData[1])/dt)/12000.0)*360.0;
 8002eda:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <EncoderRead+0x100>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <EncoderRead+0x100>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	ee07 3a90 	vmov	s15, r3
 8002ee8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002eec:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002f58 <EncoderRead+0x118>
 8002ef0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002ef4:	ee16 0a90 	vmov	r0, s13
 8002ef8:	f7fd fad2 	bl	80004a0 <__aeabi_f2d>
 8002efc:	a30e      	add	r3, pc, #56	; (adr r3, 8002f38 <EncoderRead+0xf8>)
 8002efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f02:	f7fd fc4f 	bl	80007a4 <__aeabi_ddiv>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4610      	mov	r0, r2
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f04f 0200 	mov.w	r2, #0
 8002f12:	4b0f      	ldr	r3, [pc, #60]	; (8002f50 <EncoderRead+0x110>)
 8002f14:	f7fd fb1c 	bl	8000550 <__aeabi_dmul>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	4619      	mov	r1, r3
 8002f20:	f7fd fdb0 	bl	8000a84 <__aeabi_d2f>
 8002f24:	4603      	mov	r3, r0
 8002f26:	4a0d      	ldr	r2, [pc, #52]	; (8002f5c <EncoderRead+0x11c>)
 8002f28:	6013      	str	r3, [r2, #0]
	EncoderRawData[1] = EncoderRawData[0];
 8002f2a:	4b05      	ldr	r3, [pc, #20]	; (8002f40 <EncoderRead+0x100>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a04      	ldr	r2, [pc, #16]	; (8002f40 <EncoderRead+0x100>)
 8002f30:	6053      	str	r3, [r2, #4]
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	00000000 	.word	0x00000000
 8002f3c:	40c77000 	.word	0x40c77000
 8002f40:	20000608 	.word	0x20000608
 8002f44:	20000464 	.word	0x20000464
 8002f48:	20000610 	.word	0x20000610
 8002f4c:	20000614 	.word	0x20000614
 8002f50:	40768000 	.word	0x40768000
 8002f54:	20000618 	.word	0x20000618
 8002f58:	3a83126f 	.word	0x3a83126f
 8002f5c:	2000061c 	.word	0x2000061c

08002f60 <PWMAbs>:

uint32_t PWMAbs(int32_t PWM)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
	if(PWM<0){
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	da02      	bge.n	8002f74 <PWMAbs+0x14>
		return PWM*-1;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	425b      	negs	r3, r3
 8002f72:	e000      	b.n	8002f76 <PWMAbs+0x16>
	}else{
		return PWM;
 8002f74:	687b      	ldr	r3, [r7, #4]
	}
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
	...

08002f84 <Drivemotor>:


void Drivemotor(int32_t PWM){
 8002f84:	b590      	push	{r4, r7, lr}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
	if(PWM<=0 && PWM>=-PWM_MAX){
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	dc11      	bgt.n	8002fb6 <Drivemotor+0x32>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a25      	ldr	r2, [pc, #148]	; (800302c <Drivemotor+0xa8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	db0d      	blt.n	8002fb6 <Drivemotor+0x32>
		htim1.Instance->CCR1=PWMAbs(PWM);
 8002f9a:	4b25      	ldr	r3, [pc, #148]	; (8003030 <Drivemotor+0xac>)
 8002f9c:	681c      	ldr	r4, [r3, #0]
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7ff ffde 	bl	8002f60 <PWMAbs>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	6363      	str	r3, [r4, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fae:	4821      	ldr	r0, [pc, #132]	; (8003034 <Drivemotor+0xb0>)
 8002fb0:	f000 fe64 	bl	8003c7c <HAL_GPIO_WritePin>
 8002fb4:	e036      	b.n	8003024 <Drivemotor+0xa0>
	}else if (PWM<-PWM_MAX){
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a1c      	ldr	r2, [pc, #112]	; (800302c <Drivemotor+0xa8>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	da0b      	bge.n	8002fd6 <Drivemotor+0x52>
		htim1.Instance->CCR1=PWM_MAX;
 8002fbe:	4b1c      	ldr	r3, [pc, #112]	; (8003030 <Drivemotor+0xac>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f242 7210 	movw	r2, #10000	; 0x2710
 8002fc6:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fce:	4819      	ldr	r0, [pc, #100]	; (8003034 <Drivemotor+0xb0>)
 8002fd0:	f000 fe54 	bl	8003c7c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
	}else if(PWM>PWM_MAX){
		htim1.Instance->CCR1=PWM_MAX;
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
	}
}
 8002fd4:	e026      	b.n	8003024 <Drivemotor+0xa0>
	}else if(PWM>=0 && PWM<=PWM_MAX){
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	db12      	blt.n	8003002 <Drivemotor+0x7e>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f242 7210 	movw	r2, #10000	; 0x2710
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	dc0d      	bgt.n	8003002 <Drivemotor+0x7e>
		htim1.Instance->CCR1=PWMAbs(PWM);
 8002fe6:	4b12      	ldr	r3, [pc, #72]	; (8003030 <Drivemotor+0xac>)
 8002fe8:	681c      	ldr	r4, [r3, #0]
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7ff ffb8 	bl	8002f60 <PWMAbs>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	6363      	str	r3, [r4, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ffa:	480e      	ldr	r0, [pc, #56]	; (8003034 <Drivemotor+0xb0>)
 8002ffc:	f000 fe3e 	bl	8003c7c <HAL_GPIO_WritePin>
 8003000:	e010      	b.n	8003024 <Drivemotor+0xa0>
	}else if(PWM>PWM_MAX){
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f242 7210 	movw	r2, #10000	; 0x2710
 8003008:	4293      	cmp	r3, r2
 800300a:	dd0b      	ble.n	8003024 <Drivemotor+0xa0>
		htim1.Instance->CCR1=PWM_MAX;
 800300c:	4b08      	ldr	r3, [pc, #32]	; (8003030 <Drivemotor+0xac>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f242 7210 	movw	r2, #10000	; 0x2710
 8003014:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
 8003016:	2201      	movs	r2, #1
 8003018:	f44f 7100 	mov.w	r1, #512	; 0x200
 800301c:	4805      	ldr	r0, [pc, #20]	; (8003034 <Drivemotor+0xb0>)
 800301e:	f000 fe2d 	bl	8003c7c <HAL_GPIO_WritePin>
}
 8003022:	e7ff      	b.n	8003024 <Drivemotor+0xa0>
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	bd90      	pop	{r4, r7, pc}
 800302c:	ffffd8f0 	.word	0xffffd8f0
 8003030:	20000498 	.word	0x20000498
 8003034:	40020000 	.word	0x40020000

08003038 <AbsVal>:

float AbsVal(float number)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	ed87 0a01 	vstr	s0, [r7, #4]
  if(number<0)
 8003042:	edd7 7a01 	vldr	s15, [r7, #4]
 8003046:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800304a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800304e:	d50e      	bpl.n	800306e <AbsVal+0x36>
  {
    return number*-1.0;
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7fd fa25 	bl	80004a0 <__aeabi_f2d>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	4610      	mov	r0, r2
 800305c:	4619      	mov	r1, r3
 800305e:	f7fd fd11 	bl	8000a84 <__aeabi_d2f>
 8003062:	4603      	mov	r3, r0
 8003064:	ee07 3a90 	vmov	s15, r3
 8003068:	eef1 7a67 	vneg.f32	s15, s15
 800306c:	e001      	b.n	8003072 <AbsVal+0x3a>
  }
  else
  {
    return number;
 800306e:	edd7 7a01 	vldr	s15, [r7, #4]
  }
}
 8003072:	eeb0 0a67 	vmov.f32	s0, s15
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	0000      	movs	r0, r0
	...

08003080 <ControllLoopAndErrorHandler>:

void ControllLoopAndErrorHandler()
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af02      	add	r7, sp, #8
	CurrentTime = Micros();
 8003086:	f000 f8f7 	bl	8003278 <Micros>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	494c      	ldr	r1, [pc, #304]	; (80031c0 <ControllLoopAndErrorHandler+0x140>)
 8003090:	e9c1 2300 	strd	r2, r3, [r1]
	setpoint = TrajectoryEvaluation(&traject,StartTime,CurrentTime);
 8003094:	4b4b      	ldr	r3, [pc, #300]	; (80031c4 <ControllLoopAndErrorHandler+0x144>)
 8003096:	e9d3 0100 	ldrd	r0, r1, [r3]
 800309a:	4b49      	ldr	r3, [pc, #292]	; (80031c0 <ControllLoopAndErrorHandler+0x140>)
 800309c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a0:	e9cd 2300 	strd	r2, r3, [sp]
 80030a4:	4602      	mov	r2, r0
 80030a6:	460b      	mov	r3, r1
 80030a8:	4847      	ldr	r0, [pc, #284]	; (80031c8 <ControllLoopAndErrorHandler+0x148>)
 80030aa:	f7ff f80d 	bl	80020c8 <TrajectoryEvaluation>
 80030ae:	eef0 7a40 	vmov.f32	s15, s0
 80030b2:	4b46      	ldr	r3, [pc, #280]	; (80031cc <ControllLoopAndErrorHandler+0x14c>)
 80030b4:	edc3 7a00 	vstr	s15, [r3]
	EncoderRead();
 80030b8:	f7ff fec2 	bl	8002e40 <EncoderRead>
	KalmanFilterFunction(&KalmanVar,PositionDeg);
 80030bc:	4b44      	ldr	r3, [pc, #272]	; (80031d0 <ControllLoopAndErrorHandler+0x150>)
 80030be:	edd3 7a00 	vldr	s15, [r3]
 80030c2:	eeb0 0a67 	vmov.f32	s0, s15
 80030c6:	4843      	ldr	r0, [pc, #268]	; (80031d4 <ControllLoopAndErrorHandler+0x154>)
 80030c8:	f7fe f808 	bl	80010dc <KalmanFilterFunction>
	  if (flagT == 0)
 80030cc:	4b42      	ldr	r3, [pc, #264]	; (80031d8 <ControllLoopAndErrorHandler+0x158>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d109      	bne.n	80030e8 <ControllLoopAndErrorHandler+0x68>
	  {
	    StartTime = Micros();
 80030d4:	f000 f8d0 	bl	8003278 <Micros>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4939      	ldr	r1, [pc, #228]	; (80031c4 <ControllLoopAndErrorHandler+0x144>)
 80030de:	e9c1 2300 	strd	r2, r3, [r1]
	    flagT =1;
 80030e2:	4b3d      	ldr	r3, [pc, #244]	; (80031d8 <ControllLoopAndErrorHandler+0x158>)
 80030e4:	2201      	movs	r2, #1
 80030e6:	701a      	strb	r2, [r3, #0]
	  }
	  if(AbsVal(testDes - PositionDeg) < 0.15 && AbsVal(KalmanVar.MatState_Data[1]) < 1.0)
 80030e8:	4b39      	ldr	r3, [pc, #228]	; (80031d0 <ControllLoopAndErrorHandler+0x150>)
 80030ea:	edd3 7a00 	vldr	s15, [r3]
 80030ee:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80031dc <ControllLoopAndErrorHandler+0x15c>
 80030f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030f6:	eeb0 0a67 	vmov.f32	s0, s15
 80030fa:	f7ff ff9d 	bl	8003038 <AbsVal>
 80030fe:	ee10 3a10 	vmov	r3, s0
 8003102:	4618      	mov	r0, r3
 8003104:	f7fd f9cc 	bl	80004a0 <__aeabi_f2d>
 8003108:	a32b      	add	r3, pc, #172	; (adr r3, 80031b8 <ControllLoopAndErrorHandler+0x138>)
 800310a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310e:	f7fd fc91 	bl	8000a34 <__aeabi_dcmplt>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d01d      	beq.n	8003154 <ControllLoopAndErrorHandler+0xd4>
 8003118:	4b2e      	ldr	r3, [pc, #184]	; (80031d4 <ControllLoopAndErrorHandler+0x154>)
 800311a:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 800311e:	eeb0 0a67 	vmov.f32	s0, s15
 8003122:	f7ff ff89 	bl	8003038 <AbsVal>
 8003126:	eef0 7a40 	vmov.f32	s15, s0
 800312a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800312e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003136:	d50d      	bpl.n	8003154 <ControllLoopAndErrorHandler+0xd4>
	  {
	    PWMCHECKER = 0.0;
 8003138:	4b29      	ldr	r3, [pc, #164]	; (80031e0 <ControllLoopAndErrorHandler+0x160>)
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
	    Drivemotor(PWMCHECKER);
 8003140:	4b27      	ldr	r3, [pc, #156]	; (80031e0 <ControllLoopAndErrorHandler+0x160>)
 8003142:	edd3 7a00 	vldr	s15, [r3]
 8003146:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800314a:	ee17 0a90 	vmov	r0, s15
 800314e:	f7ff ff19 	bl	8002f84 <Drivemotor>
 8003152:	e02c      	b.n	80031ae <ControllLoopAndErrorHandler+0x12e>
	  }
	  else
	  {
		PIDVelocityController_Update(&PidPos,traject.QX, PositionDeg);
 8003154:	4b1c      	ldr	r3, [pc, #112]	; (80031c8 <ControllLoopAndErrorHandler+0x148>)
 8003156:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 800315a:	4b1d      	ldr	r3, [pc, #116]	; (80031d0 <ControllLoopAndErrorHandler+0x150>)
 800315c:	ed93 7a00 	vldr	s14, [r3]
 8003160:	eef0 0a47 	vmov.f32	s1, s14
 8003164:	eeb0 0a67 	vmov.f32	s0, s15
 8003168:	481e      	ldr	r0, [pc, #120]	; (80031e4 <ControllLoopAndErrorHandler+0x164>)
 800316a:	f7fe f90a 	bl	8001382 <PIDVelocityController_Update>
		PIDVelocityController_Update(&PidVelo, traject.QV + PidPos.ControllerOut , KalmanVar.MatState_Data[1]);
 800316e:	4b16      	ldr	r3, [pc, #88]	; (80031c8 <ControllLoopAndErrorHandler+0x148>)
 8003170:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8003174:	4b1b      	ldr	r3, [pc, #108]	; (80031e4 <ControllLoopAndErrorHandler+0x164>)
 8003176:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800317a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800317e:	4b15      	ldr	r3, [pc, #84]	; (80031d4 <ControllLoopAndErrorHandler+0x154>)
 8003180:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8003184:	eef0 0a47 	vmov.f32	s1, s14
 8003188:	eeb0 0a67 	vmov.f32	s0, s15
 800318c:	4816      	ldr	r0, [pc, #88]	; (80031e8 <ControllLoopAndErrorHandler+0x168>)
 800318e:	f7fe f8f8 	bl	8001382 <PIDVelocityController_Update>
		PWMCHECKER = PidVelo.ControllerOut;
 8003192:	4b15      	ldr	r3, [pc, #84]	; (80031e8 <ControllLoopAndErrorHandler+0x168>)
 8003194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003196:	4a12      	ldr	r2, [pc, #72]	; (80031e0 <ControllLoopAndErrorHandler+0x160>)
 8003198:	6013      	str	r3, [r2, #0]
		Drivemotor(PWMCHECKER);
 800319a:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <ControllLoopAndErrorHandler+0x160>)
 800319c:	edd3 7a00 	vldr	s15, [r3]
 80031a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031a4:	ee17 0a90 	vmov	r0, s15
 80031a8:	f7ff feec 	bl	8002f84 <Drivemotor>
	  }
}
 80031ac:	bf00      	nop
 80031ae:	bf00      	nop
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	f3af 8000 	nop.w
 80031b8:	33333333 	.word	0x33333333
 80031bc:	3fc33333 	.word	0x3fc33333
 80031c0:	20000638 	.word	0x20000638
 80031c4:	20000630 	.word	0x20000630
 80031c8:	200003b4 	.word	0x200003b4
 80031cc:	20000620 	.word	0x20000620
 80031d0:	20000618 	.word	0x20000618
 80031d4:	20000000 	.word	0x20000000
 80031d8:	20000628 	.word	0x20000628
 80031dc:	42b40000 	.word	0x42b40000
 80031e0:	20000624 	.word	0x20000624
 80031e4:	20000384 	.word	0x20000384
 80031e8:	20000354 	.word	0x20000354

080031ec <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80031ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80031f0:	b082      	sub	sp, #8
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
	if (htim == &htim11) {
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a19      	ldr	r2, [pc, #100]	; (8003260 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d10b      	bne.n	8003216 <HAL_TIM_PeriodElapsedCallback+0x2a>
		_micro += 65535;
 80031fe:	4b19      	ldr	r3, [pc, #100]	; (8003264 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003204:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003208:	eb12 0801 	adds.w	r8, r2, r1
 800320c:	f143 0900 	adc.w	r9, r3, #0
 8003210:	4b14      	ldr	r3, [pc, #80]	; (8003264 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003212:	e9c3 8900 	strd	r8, r9, [r3]
	}
	if (htim == &htim3) {
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a13      	ldr	r2, [pc, #76]	; (8003268 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d11b      	bne.n	8003256 <HAL_TIM_PeriodElapsedCallback+0x6a>
		CheckLoopStartTime = Micros();
 800321e:	f000 f82b 	bl	8003278 <Micros>
 8003222:	4602      	mov	r2, r0
 8003224:	460b      	mov	r3, r1
 8003226:	4911      	ldr	r1, [pc, #68]	; (800326c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003228:	e9c1 2300 	strd	r2, r3, [r1]
		//
		ControllLoopAndErrorHandler();
 800322c:	f7ff ff28 	bl	8003080 <ControllLoopAndErrorHandler>
		CheckLoopStopTime = Micros();
 8003230:	f000 f822 	bl	8003278 <Micros>
 8003234:	4602      	mov	r2, r0
 8003236:	460b      	mov	r3, r1
 8003238:	490d      	ldr	r1, [pc, #52]	; (8003270 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800323a:	e9c1 2300 	strd	r2, r3, [r1]
		CheckLoopDiffTime = CheckLoopStopTime - CheckLoopStartTime;
 800323e:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003240:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003244:	4b09      	ldr	r3, [pc, #36]	; (800326c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324a:	1a84      	subs	r4, r0, r2
 800324c:	eb61 0503 	sbc.w	r5, r1, r3
 8003250:	4b08      	ldr	r3, [pc, #32]	; (8003274 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003252:	e9c3 4500 	strd	r4, r5, [r3]
		}
}
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003260:	20000570 	.word	0x20000570
 8003264:	20000600 	.word	0x20000600
 8003268:	20000528 	.word	0x20000528
 800326c:	20000640 	.word	0x20000640
 8003270:	20000648 	.word	0x20000648
 8003274:	20000650 	.word	0x20000650

08003278 <Micros>:

uint64_t Micros(){
 8003278:	b4b0      	push	{r4, r5, r7}
 800327a:	af00      	add	r7, sp, #0
	return _micro + TIM11->CNT;
 800327c:	4b08      	ldr	r3, [pc, #32]	; (80032a0 <Micros+0x28>)
 800327e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003280:	2200      	movs	r2, #0
 8003282:	4618      	mov	r0, r3
 8003284:	4611      	mov	r1, r2
 8003286:	4b07      	ldr	r3, [pc, #28]	; (80032a4 <Micros+0x2c>)
 8003288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328c:	1884      	adds	r4, r0, r2
 800328e:	eb41 0503 	adc.w	r5, r1, r3
 8003292:	4622      	mov	r2, r4
 8003294:	462b      	mov	r3, r5
}
 8003296:	4610      	mov	r0, r2
 8003298:	4619      	mov	r1, r3
 800329a:	46bd      	mov	sp, r7
 800329c:	bcb0      	pop	{r4, r5, r7}
 800329e:	4770      	bx	lr
 80032a0:	40014800 	.word	0x40014800
 80032a4:	20000600 	.word	0x20000600

080032a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032ac:	b672      	cpsid	i
}
 80032ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80032b0:	e7fe      	b.n	80032b0 <Error_Handler+0x8>
	...

080032b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ba:	2300      	movs	r3, #0
 80032bc:	607b      	str	r3, [r7, #4]
 80032be:	4b10      	ldr	r3, [pc, #64]	; (8003300 <HAL_MspInit+0x4c>)
 80032c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c2:	4a0f      	ldr	r2, [pc, #60]	; (8003300 <HAL_MspInit+0x4c>)
 80032c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032c8:	6453      	str	r3, [r2, #68]	; 0x44
 80032ca:	4b0d      	ldr	r3, [pc, #52]	; (8003300 <HAL_MspInit+0x4c>)
 80032cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032d2:	607b      	str	r3, [r7, #4]
 80032d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032d6:	2300      	movs	r3, #0
 80032d8:	603b      	str	r3, [r7, #0]
 80032da:	4b09      	ldr	r3, [pc, #36]	; (8003300 <HAL_MspInit+0x4c>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	4a08      	ldr	r2, [pc, #32]	; (8003300 <HAL_MspInit+0x4c>)
 80032e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e4:	6413      	str	r3, [r2, #64]	; 0x40
 80032e6:	4b06      	ldr	r3, [pc, #24]	; (8003300 <HAL_MspInit+0x4c>)
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ee:	603b      	str	r3, [r7, #0]
 80032f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80032f2:	2007      	movs	r0, #7
 80032f4:	f000 fafc 	bl	80038f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032f8:	bf00      	nop
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40023800 	.word	0x40023800

08003304 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a0e      	ldr	r2, [pc, #56]	; (800334c <HAL_TIM_PWM_MspInit+0x48>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d115      	bne.n	8003342 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	4b0d      	ldr	r3, [pc, #52]	; (8003350 <HAL_TIM_PWM_MspInit+0x4c>)
 800331c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800331e:	4a0c      	ldr	r2, [pc, #48]	; (8003350 <HAL_TIM_PWM_MspInit+0x4c>)
 8003320:	f043 0301 	orr.w	r3, r3, #1
 8003324:	6453      	str	r3, [r2, #68]	; 0x44
 8003326:	4b0a      	ldr	r3, [pc, #40]	; (8003350 <HAL_TIM_PWM_MspInit+0x4c>)
 8003328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	60fb      	str	r3, [r7, #12]
 8003330:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003332:	2200      	movs	r2, #0
 8003334:	2100      	movs	r1, #0
 8003336:	201a      	movs	r0, #26
 8003338:	f000 fae5 	bl	8003906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800333c:	201a      	movs	r0, #26
 800333e:	f000 fafe 	bl	800393e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003342:	bf00      	nop
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40010000 	.word	0x40010000
 8003350:	40023800 	.word	0x40023800

08003354 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08a      	sub	sp, #40	; 0x28
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800335c:	f107 0314 	add.w	r3, r7, #20
 8003360:	2200      	movs	r2, #0
 8003362:	601a      	str	r2, [r3, #0]
 8003364:	605a      	str	r2, [r3, #4]
 8003366:	609a      	str	r2, [r3, #8]
 8003368:	60da      	str	r2, [r3, #12]
 800336a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003374:	d12b      	bne.n	80033ce <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003376:	2300      	movs	r3, #0
 8003378:	613b      	str	r3, [r7, #16]
 800337a:	4b17      	ldr	r3, [pc, #92]	; (80033d8 <HAL_TIM_Encoder_MspInit+0x84>)
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	4a16      	ldr	r2, [pc, #88]	; (80033d8 <HAL_TIM_Encoder_MspInit+0x84>)
 8003380:	f043 0301 	orr.w	r3, r3, #1
 8003384:	6413      	str	r3, [r2, #64]	; 0x40
 8003386:	4b14      	ldr	r3, [pc, #80]	; (80033d8 <HAL_TIM_Encoder_MspInit+0x84>)
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003392:	2300      	movs	r3, #0
 8003394:	60fb      	str	r3, [r7, #12]
 8003396:	4b10      	ldr	r3, [pc, #64]	; (80033d8 <HAL_TIM_Encoder_MspInit+0x84>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339a:	4a0f      	ldr	r2, [pc, #60]	; (80033d8 <HAL_TIM_Encoder_MspInit+0x84>)
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	6313      	str	r3, [r2, #48]	; 0x30
 80033a2:	4b0d      	ldr	r3, [pc, #52]	; (80033d8 <HAL_TIM_Encoder_MspInit+0x84>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	60fb      	str	r3, [r7, #12]
 80033ac:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80033ae:	2303      	movs	r3, #3
 80033b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033b2:	2302      	movs	r3, #2
 80033b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b6:	2300      	movs	r3, #0
 80033b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ba:	2300      	movs	r3, #0
 80033bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033be:	2301      	movs	r3, #1
 80033c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033c2:	f107 0314 	add.w	r3, r7, #20
 80033c6:	4619      	mov	r1, r3
 80033c8:	4804      	ldr	r0, [pc, #16]	; (80033dc <HAL_TIM_Encoder_MspInit+0x88>)
 80033ca:	f000 fad3 	bl	8003974 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80033ce:	bf00      	nop
 80033d0:	3728      	adds	r7, #40	; 0x28
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	40023800 	.word	0x40023800
 80033dc:	40020000 	.word	0x40020000

080033e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a1c      	ldr	r2, [pc, #112]	; (8003460 <HAL_TIM_Base_MspInit+0x80>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d116      	bne.n	8003420 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	4b1b      	ldr	r3, [pc, #108]	; (8003464 <HAL_TIM_Base_MspInit+0x84>)
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	4a1a      	ldr	r2, [pc, #104]	; (8003464 <HAL_TIM_Base_MspInit+0x84>)
 80033fc:	f043 0302 	orr.w	r3, r3, #2
 8003400:	6413      	str	r3, [r2, #64]	; 0x40
 8003402:	4b18      	ldr	r3, [pc, #96]	; (8003464 <HAL_TIM_Base_MspInit+0x84>)
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800340e:	2200      	movs	r2, #0
 8003410:	2100      	movs	r1, #0
 8003412:	201d      	movs	r0, #29
 8003414:	f000 fa77 	bl	8003906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003418:	201d      	movs	r0, #29
 800341a:	f000 fa90 	bl	800393e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800341e:	e01a      	b.n	8003456 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a10      	ldr	r2, [pc, #64]	; (8003468 <HAL_TIM_Base_MspInit+0x88>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d115      	bne.n	8003456 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	60bb      	str	r3, [r7, #8]
 800342e:	4b0d      	ldr	r3, [pc, #52]	; (8003464 <HAL_TIM_Base_MspInit+0x84>)
 8003430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003432:	4a0c      	ldr	r2, [pc, #48]	; (8003464 <HAL_TIM_Base_MspInit+0x84>)
 8003434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003438:	6453      	str	r3, [r2, #68]	; 0x44
 800343a:	4b0a      	ldr	r3, [pc, #40]	; (8003464 <HAL_TIM_Base_MspInit+0x84>)
 800343c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800343e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003442:	60bb      	str	r3, [r7, #8]
 8003444:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003446:	2200      	movs	r2, #0
 8003448:	2100      	movs	r1, #0
 800344a:	201a      	movs	r0, #26
 800344c:	f000 fa5b 	bl	8003906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003450:	201a      	movs	r0, #26
 8003452:	f000 fa74 	bl	800393e <HAL_NVIC_EnableIRQ>
}
 8003456:	bf00      	nop
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40000400 	.word	0x40000400
 8003464:	40023800 	.word	0x40023800
 8003468:	40014800 	.word	0x40014800

0800346c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b088      	sub	sp, #32
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003474:	f107 030c 	add.w	r3, r7, #12
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a12      	ldr	r2, [pc, #72]	; (80034d4 <HAL_TIM_MspPostInit+0x68>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d11e      	bne.n	80034cc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	4b11      	ldr	r3, [pc, #68]	; (80034d8 <HAL_TIM_MspPostInit+0x6c>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003496:	4a10      	ldr	r2, [pc, #64]	; (80034d8 <HAL_TIM_MspPostInit+0x6c>)
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	6313      	str	r3, [r2, #48]	; 0x30
 800349e:	4b0e      	ldr	r3, [pc, #56]	; (80034d8 <HAL_TIM_MspPostInit+0x6c>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80034aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034ae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b0:	2302      	movs	r3, #2
 80034b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b8:	2300      	movs	r3, #0
 80034ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034bc:	2301      	movs	r3, #1
 80034be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c0:	f107 030c 	add.w	r3, r7, #12
 80034c4:	4619      	mov	r1, r3
 80034c6:	4805      	ldr	r0, [pc, #20]	; (80034dc <HAL_TIM_MspPostInit+0x70>)
 80034c8:	f000 fa54 	bl	8003974 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80034cc:	bf00      	nop
 80034ce:	3720      	adds	r7, #32
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40010000 	.word	0x40010000
 80034d8:	40023800 	.word	0x40023800
 80034dc:	40020000 	.word	0x40020000

080034e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08a      	sub	sp, #40	; 0x28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e8:	f107 0314 	add.w	r3, r7, #20
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	605a      	str	r2, [r3, #4]
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	60da      	str	r2, [r3, #12]
 80034f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a19      	ldr	r2, [pc, #100]	; (8003564 <HAL_UART_MspInit+0x84>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d12b      	bne.n	800355a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003502:	2300      	movs	r3, #0
 8003504:	613b      	str	r3, [r7, #16]
 8003506:	4b18      	ldr	r3, [pc, #96]	; (8003568 <HAL_UART_MspInit+0x88>)
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	4a17      	ldr	r2, [pc, #92]	; (8003568 <HAL_UART_MspInit+0x88>)
 800350c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003510:	6413      	str	r3, [r2, #64]	; 0x40
 8003512:	4b15      	ldr	r3, [pc, #84]	; (8003568 <HAL_UART_MspInit+0x88>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351a:	613b      	str	r3, [r7, #16]
 800351c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	4b11      	ldr	r3, [pc, #68]	; (8003568 <HAL_UART_MspInit+0x88>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	4a10      	ldr	r2, [pc, #64]	; (8003568 <HAL_UART_MspInit+0x88>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	6313      	str	r3, [r2, #48]	; 0x30
 800352e:	4b0e      	ldr	r3, [pc, #56]	; (8003568 <HAL_UART_MspInit+0x88>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800353a:	230c      	movs	r3, #12
 800353c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800353e:	2302      	movs	r3, #2
 8003540:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003542:	2300      	movs	r3, #0
 8003544:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003546:	2303      	movs	r3, #3
 8003548:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800354a:	2307      	movs	r3, #7
 800354c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354e:	f107 0314 	add.w	r3, r7, #20
 8003552:	4619      	mov	r1, r3
 8003554:	4805      	ldr	r0, [pc, #20]	; (800356c <HAL_UART_MspInit+0x8c>)
 8003556:	f000 fa0d 	bl	8003974 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800355a:	bf00      	nop
 800355c:	3728      	adds	r7, #40	; 0x28
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	40004400 	.word	0x40004400
 8003568:	40023800 	.word	0x40023800
 800356c:	40020000 	.word	0x40020000

08003570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003574:	e7fe      	b.n	8003574 <NMI_Handler+0x4>

08003576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003576:	b480      	push	{r7}
 8003578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800357a:	e7fe      	b.n	800357a <HardFault_Handler+0x4>

0800357c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003580:	e7fe      	b.n	8003580 <MemManage_Handler+0x4>

08003582 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003582:	b480      	push	{r7}
 8003584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003586:	e7fe      	b.n	8003586 <BusFault_Handler+0x4>

08003588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800358c:	e7fe      	b.n	800358c <UsageFault_Handler+0x4>

0800358e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800358e:	b480      	push	{r7}
 8003590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003592:	bf00      	nop
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035a0:	bf00      	nop
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035aa:	b480      	push	{r7}
 80035ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035ae:	bf00      	nop
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035bc:	f000 f8a8 	bl	8003710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035c0:	bf00      	nop
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035c8:	4803      	ldr	r0, [pc, #12]	; (80035d8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80035ca:	f001 faef 	bl	8004bac <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80035ce:	4803      	ldr	r0, [pc, #12]	; (80035dc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80035d0:	f001 faec 	bl	8004bac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80035d4:	bf00      	nop
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	20000498 	.word	0x20000498
 80035dc:	20000570 	.word	0x20000570

080035e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035e4:	4802      	ldr	r0, [pc, #8]	; (80035f0 <TIM3_IRQHandler+0x10>)
 80035e6:	f001 fae1 	bl	8004bac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	20000528 	.word	0x20000528

080035f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035f4:	b480      	push	{r7}
 80035f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035f8:	4b06      	ldr	r3, [pc, #24]	; (8003614 <SystemInit+0x20>)
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fe:	4a05      	ldr	r2, [pc, #20]	; (8003614 <SystemInit+0x20>)
 8003600:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003604:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003608:	bf00      	nop
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	e000ed00 	.word	0xe000ed00

08003618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003618:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003650 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800361c:	480d      	ldr	r0, [pc, #52]	; (8003654 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800361e:	490e      	ldr	r1, [pc, #56]	; (8003658 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003620:	4a0e      	ldr	r2, [pc, #56]	; (800365c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003622:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003624:	e002      	b.n	800362c <LoopCopyDataInit>

08003626 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003626:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003628:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800362a:	3304      	adds	r3, #4

0800362c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800362c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800362e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003630:	d3f9      	bcc.n	8003626 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003632:	4a0b      	ldr	r2, [pc, #44]	; (8003660 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003634:	4c0b      	ldr	r4, [pc, #44]	; (8003664 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003636:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003638:	e001      	b.n	800363e <LoopFillZerobss>

0800363a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800363a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800363c:	3204      	adds	r2, #4

0800363e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800363e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003640:	d3fb      	bcc.n	800363a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003642:	f7ff ffd7 	bl	80035f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003646:	f002 fea7 	bl	8006398 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800364a:	f7ff f953 	bl	80028f4 <main>
  bx  lr    
 800364e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003650:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003654:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003658:	20000474 	.word	0x20000474
  ldr r2, =_sidata
 800365c:	08006430 	.word	0x08006430
  ldr r2, =_sbss
 8003660:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 8003664:	2000065c 	.word	0x2000065c

08003668 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003668:	e7fe      	b.n	8003668 <ADC_IRQHandler>
	...

0800366c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003670:	4b0e      	ldr	r3, [pc, #56]	; (80036ac <HAL_Init+0x40>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a0d      	ldr	r2, [pc, #52]	; (80036ac <HAL_Init+0x40>)
 8003676:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800367a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800367c:	4b0b      	ldr	r3, [pc, #44]	; (80036ac <HAL_Init+0x40>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a0a      	ldr	r2, [pc, #40]	; (80036ac <HAL_Init+0x40>)
 8003682:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003686:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003688:	4b08      	ldr	r3, [pc, #32]	; (80036ac <HAL_Init+0x40>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a07      	ldr	r2, [pc, #28]	; (80036ac <HAL_Init+0x40>)
 800368e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003694:	2003      	movs	r0, #3
 8003696:	f000 f92b 	bl	80038f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800369a:	2000      	movs	r0, #0
 800369c:	f000 f808 	bl	80036b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036a0:	f7ff fe08 	bl	80032b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	40023c00 	.word	0x40023c00

080036b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036b8:	4b12      	ldr	r3, [pc, #72]	; (8003704 <HAL_InitTick+0x54>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4b12      	ldr	r3, [pc, #72]	; (8003708 <HAL_InitTick+0x58>)
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	4619      	mov	r1, r3
 80036c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80036ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 f943 	bl	800395a <HAL_SYSTICK_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e00e      	b.n	80036fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b0f      	cmp	r3, #15
 80036e2:	d80a      	bhi.n	80036fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036e4:	2200      	movs	r2, #0
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ec:	f000 f90b 	bl	8003906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036f0:	4a06      	ldr	r2, [pc, #24]	; (800370c <HAL_InitTick+0x5c>)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
 80036f8:	e000      	b.n	80036fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	20000468 	.word	0x20000468
 8003708:	20000470 	.word	0x20000470
 800370c:	2000046c 	.word	0x2000046c

08003710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003714:	4b06      	ldr	r3, [pc, #24]	; (8003730 <HAL_IncTick+0x20>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	461a      	mov	r2, r3
 800371a:	4b06      	ldr	r3, [pc, #24]	; (8003734 <HAL_IncTick+0x24>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4413      	add	r3, r2
 8003720:	4a04      	ldr	r2, [pc, #16]	; (8003734 <HAL_IncTick+0x24>)
 8003722:	6013      	str	r3, [r2, #0]
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20000470 	.word	0x20000470
 8003734:	20000658 	.word	0x20000658

08003738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  return uwTick;
 800373c:	4b03      	ldr	r3, [pc, #12]	; (800374c <HAL_GetTick+0x14>)
 800373e:	681b      	ldr	r3, [r3, #0]
}
 8003740:	4618      	mov	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	20000658 	.word	0x20000658

08003750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f003 0307 	and.w	r3, r3, #7
 800375e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003760:	4b0c      	ldr	r3, [pc, #48]	; (8003794 <__NVIC_SetPriorityGrouping+0x44>)
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800376c:	4013      	ands	r3, r2
 800376e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003778:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800377c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003782:	4a04      	ldr	r2, [pc, #16]	; (8003794 <__NVIC_SetPriorityGrouping+0x44>)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	60d3      	str	r3, [r2, #12]
}
 8003788:	bf00      	nop
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	e000ed00 	.word	0xe000ed00

08003798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800379c:	4b04      	ldr	r3, [pc, #16]	; (80037b0 <__NVIC_GetPriorityGrouping+0x18>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	0a1b      	lsrs	r3, r3, #8
 80037a2:	f003 0307 	and.w	r3, r3, #7
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	db0b      	blt.n	80037de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	f003 021f 	and.w	r2, r3, #31
 80037cc:	4907      	ldr	r1, [pc, #28]	; (80037ec <__NVIC_EnableIRQ+0x38>)
 80037ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d2:	095b      	lsrs	r3, r3, #5
 80037d4:	2001      	movs	r0, #1
 80037d6:	fa00 f202 	lsl.w	r2, r0, r2
 80037da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	e000e100 	.word	0xe000e100

080037f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	6039      	str	r1, [r7, #0]
 80037fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003800:	2b00      	cmp	r3, #0
 8003802:	db0a      	blt.n	800381a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	b2da      	uxtb	r2, r3
 8003808:	490c      	ldr	r1, [pc, #48]	; (800383c <__NVIC_SetPriority+0x4c>)
 800380a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380e:	0112      	lsls	r2, r2, #4
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	440b      	add	r3, r1
 8003814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003818:	e00a      	b.n	8003830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	b2da      	uxtb	r2, r3
 800381e:	4908      	ldr	r1, [pc, #32]	; (8003840 <__NVIC_SetPriority+0x50>)
 8003820:	79fb      	ldrb	r3, [r7, #7]
 8003822:	f003 030f 	and.w	r3, r3, #15
 8003826:	3b04      	subs	r3, #4
 8003828:	0112      	lsls	r2, r2, #4
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	440b      	add	r3, r1
 800382e:	761a      	strb	r2, [r3, #24]
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	e000e100 	.word	0xe000e100
 8003840:	e000ed00 	.word	0xe000ed00

08003844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003844:	b480      	push	{r7}
 8003846:	b089      	sub	sp, #36	; 0x24
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	f1c3 0307 	rsb	r3, r3, #7
 800385e:	2b04      	cmp	r3, #4
 8003860:	bf28      	it	cs
 8003862:	2304      	movcs	r3, #4
 8003864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3304      	adds	r3, #4
 800386a:	2b06      	cmp	r3, #6
 800386c:	d902      	bls.n	8003874 <NVIC_EncodePriority+0x30>
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3b03      	subs	r3, #3
 8003872:	e000      	b.n	8003876 <NVIC_EncodePriority+0x32>
 8003874:	2300      	movs	r3, #0
 8003876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003878:	f04f 32ff 	mov.w	r2, #4294967295
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43da      	mvns	r2, r3
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	401a      	ands	r2, r3
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800388c:	f04f 31ff 	mov.w	r1, #4294967295
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	fa01 f303 	lsl.w	r3, r1, r3
 8003896:	43d9      	mvns	r1, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800389c:	4313      	orrs	r3, r2
         );
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3724      	adds	r7, #36	; 0x24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
	...

080038ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038bc:	d301      	bcc.n	80038c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038be:	2301      	movs	r3, #1
 80038c0:	e00f      	b.n	80038e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038c2:	4a0a      	ldr	r2, [pc, #40]	; (80038ec <SysTick_Config+0x40>)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ca:	210f      	movs	r1, #15
 80038cc:	f04f 30ff 	mov.w	r0, #4294967295
 80038d0:	f7ff ff8e 	bl	80037f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038d4:	4b05      	ldr	r3, [pc, #20]	; (80038ec <SysTick_Config+0x40>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038da:	4b04      	ldr	r3, [pc, #16]	; (80038ec <SysTick_Config+0x40>)
 80038dc:	2207      	movs	r2, #7
 80038de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	e000e010 	.word	0xe000e010

080038f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f7ff ff29 	bl	8003750 <__NVIC_SetPriorityGrouping>
}
 80038fe:	bf00      	nop
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003906:	b580      	push	{r7, lr}
 8003908:	b086      	sub	sp, #24
 800390a:	af00      	add	r7, sp, #0
 800390c:	4603      	mov	r3, r0
 800390e:	60b9      	str	r1, [r7, #8]
 8003910:	607a      	str	r2, [r7, #4]
 8003912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003914:	2300      	movs	r3, #0
 8003916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003918:	f7ff ff3e 	bl	8003798 <__NVIC_GetPriorityGrouping>
 800391c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	68b9      	ldr	r1, [r7, #8]
 8003922:	6978      	ldr	r0, [r7, #20]
 8003924:	f7ff ff8e 	bl	8003844 <NVIC_EncodePriority>
 8003928:	4602      	mov	r2, r0
 800392a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800392e:	4611      	mov	r1, r2
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff ff5d 	bl	80037f0 <__NVIC_SetPriority>
}
 8003936:	bf00      	nop
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b082      	sub	sp, #8
 8003942:	af00      	add	r7, sp, #0
 8003944:	4603      	mov	r3, r0
 8003946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394c:	4618      	mov	r0, r3
 800394e:	f7ff ff31 	bl	80037b4 <__NVIC_EnableIRQ>
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b082      	sub	sp, #8
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7ff ffa2 	bl	80038ac <SysTick_Config>
 8003968:	4603      	mov	r3, r0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
	...

08003974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003974:	b480      	push	{r7}
 8003976:	b089      	sub	sp, #36	; 0x24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800397e:	2300      	movs	r3, #0
 8003980:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003982:	2300      	movs	r3, #0
 8003984:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003986:	2300      	movs	r3, #0
 8003988:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800398a:	2300      	movs	r3, #0
 800398c:	61fb      	str	r3, [r7, #28]
 800398e:	e159      	b.n	8003c44 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003990:	2201      	movs	r2, #1
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	4013      	ands	r3, r2
 80039a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	f040 8148 	bne.w	8003c3e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d005      	beq.n	80039c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d130      	bne.n	8003a28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	2203      	movs	r2, #3
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	43db      	mvns	r3, r3
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	4013      	ands	r3, r2
 80039dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	68da      	ldr	r2, [r3, #12]
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039fc:	2201      	movs	r2, #1
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	43db      	mvns	r3, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	091b      	lsrs	r3, r3, #4
 8003a12:	f003 0201 	and.w	r2, r3, #1
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f003 0303 	and.w	r3, r3, #3
 8003a30:	2b03      	cmp	r3, #3
 8003a32:	d017      	beq.n	8003a64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	2203      	movs	r2, #3
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	43db      	mvns	r3, r3
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	689a      	ldr	r2, [r3, #8]
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f003 0303 	and.w	r3, r3, #3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d123      	bne.n	8003ab8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	08da      	lsrs	r2, r3, #3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3208      	adds	r2, #8
 8003a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	220f      	movs	r2, #15
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4013      	ands	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	691a      	ldr	r2, [r3, #16]
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	08da      	lsrs	r2, r3, #3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3208      	adds	r2, #8
 8003ab2:	69b9      	ldr	r1, [r7, #24]
 8003ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	2203      	movs	r2, #3
 8003ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac8:	43db      	mvns	r3, r3
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	4013      	ands	r3, r2
 8003ace:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 0203 	and.w	r2, r3, #3
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 80a2 	beq.w	8003c3e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	60fb      	str	r3, [r7, #12]
 8003afe:	4b57      	ldr	r3, [pc, #348]	; (8003c5c <HAL_GPIO_Init+0x2e8>)
 8003b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b02:	4a56      	ldr	r2, [pc, #344]	; (8003c5c <HAL_GPIO_Init+0x2e8>)
 8003b04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b08:	6453      	str	r3, [r2, #68]	; 0x44
 8003b0a:	4b54      	ldr	r3, [pc, #336]	; (8003c5c <HAL_GPIO_Init+0x2e8>)
 8003b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b16:	4a52      	ldr	r2, [pc, #328]	; (8003c60 <HAL_GPIO_Init+0x2ec>)
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	089b      	lsrs	r3, r3, #2
 8003b1c:	3302      	adds	r3, #2
 8003b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	220f      	movs	r2, #15
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	43db      	mvns	r3, r3
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	4013      	ands	r3, r2
 8003b38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a49      	ldr	r2, [pc, #292]	; (8003c64 <HAL_GPIO_Init+0x2f0>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d019      	beq.n	8003b76 <HAL_GPIO_Init+0x202>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a48      	ldr	r2, [pc, #288]	; (8003c68 <HAL_GPIO_Init+0x2f4>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d013      	beq.n	8003b72 <HAL_GPIO_Init+0x1fe>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a47      	ldr	r2, [pc, #284]	; (8003c6c <HAL_GPIO_Init+0x2f8>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d00d      	beq.n	8003b6e <HAL_GPIO_Init+0x1fa>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a46      	ldr	r2, [pc, #280]	; (8003c70 <HAL_GPIO_Init+0x2fc>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d007      	beq.n	8003b6a <HAL_GPIO_Init+0x1f6>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a45      	ldr	r2, [pc, #276]	; (8003c74 <HAL_GPIO_Init+0x300>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d101      	bne.n	8003b66 <HAL_GPIO_Init+0x1f2>
 8003b62:	2304      	movs	r3, #4
 8003b64:	e008      	b.n	8003b78 <HAL_GPIO_Init+0x204>
 8003b66:	2307      	movs	r3, #7
 8003b68:	e006      	b.n	8003b78 <HAL_GPIO_Init+0x204>
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e004      	b.n	8003b78 <HAL_GPIO_Init+0x204>
 8003b6e:	2302      	movs	r3, #2
 8003b70:	e002      	b.n	8003b78 <HAL_GPIO_Init+0x204>
 8003b72:	2301      	movs	r3, #1
 8003b74:	e000      	b.n	8003b78 <HAL_GPIO_Init+0x204>
 8003b76:	2300      	movs	r3, #0
 8003b78:	69fa      	ldr	r2, [r7, #28]
 8003b7a:	f002 0203 	and.w	r2, r2, #3
 8003b7e:	0092      	lsls	r2, r2, #2
 8003b80:	4093      	lsls	r3, r2
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b88:	4935      	ldr	r1, [pc, #212]	; (8003c60 <HAL_GPIO_Init+0x2ec>)
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	089b      	lsrs	r3, r3, #2
 8003b8e:	3302      	adds	r3, #2
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b96:	4b38      	ldr	r3, [pc, #224]	; (8003c78 <HAL_GPIO_Init+0x304>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	43db      	mvns	r3, r3
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d003      	beq.n	8003bba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bba:	4a2f      	ldr	r2, [pc, #188]	; (8003c78 <HAL_GPIO_Init+0x304>)
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bc0:	4b2d      	ldr	r3, [pc, #180]	; (8003c78 <HAL_GPIO_Init+0x304>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d003      	beq.n	8003be4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003be4:	4a24      	ldr	r2, [pc, #144]	; (8003c78 <HAL_GPIO_Init+0x304>)
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bea:	4b23      	ldr	r3, [pc, #140]	; (8003c78 <HAL_GPIO_Init+0x304>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d003      	beq.n	8003c0e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c0e:	4a1a      	ldr	r2, [pc, #104]	; (8003c78 <HAL_GPIO_Init+0x304>)
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c14:	4b18      	ldr	r3, [pc, #96]	; (8003c78 <HAL_GPIO_Init+0x304>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	4013      	ands	r3, r2
 8003c22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c38:	4a0f      	ldr	r2, [pc, #60]	; (8003c78 <HAL_GPIO_Init+0x304>)
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	3301      	adds	r3, #1
 8003c42:	61fb      	str	r3, [r7, #28]
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	2b0f      	cmp	r3, #15
 8003c48:	f67f aea2 	bls.w	8003990 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c4c:	bf00      	nop
 8003c4e:	bf00      	nop
 8003c50:	3724      	adds	r7, #36	; 0x24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	40023800 	.word	0x40023800
 8003c60:	40013800 	.word	0x40013800
 8003c64:	40020000 	.word	0x40020000
 8003c68:	40020400 	.word	0x40020400
 8003c6c:	40020800 	.word	0x40020800
 8003c70:	40020c00 	.word	0x40020c00
 8003c74:	40021000 	.word	0x40021000
 8003c78:	40013c00 	.word	0x40013c00

08003c7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	460b      	mov	r3, r1
 8003c86:	807b      	strh	r3, [r7, #2]
 8003c88:	4613      	mov	r3, r2
 8003c8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c8c:	787b      	ldrb	r3, [r7, #1]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c92:	887a      	ldrh	r2, [r7, #2]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c98:	e003      	b.n	8003ca2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c9a:	887b      	ldrh	r3, [r7, #2]
 8003c9c:	041a      	lsls	r2, r3, #16
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	619a      	str	r2, [r3, #24]
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
	...

08003cb0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e267      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d075      	beq.n	8003dba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cce:	4b88      	ldr	r3, [pc, #544]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 030c 	and.w	r3, r3, #12
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	d00c      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cda:	4b85      	ldr	r3, [pc, #532]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ce2:	2b08      	cmp	r3, #8
 8003ce4:	d112      	bne.n	8003d0c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ce6:	4b82      	ldr	r3, [pc, #520]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cf2:	d10b      	bne.n	8003d0c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf4:	4b7e      	ldr	r3, [pc, #504]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d05b      	beq.n	8003db8 <HAL_RCC_OscConfig+0x108>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d157      	bne.n	8003db8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e242      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d14:	d106      	bne.n	8003d24 <HAL_RCC_OscConfig+0x74>
 8003d16:	4b76      	ldr	r3, [pc, #472]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a75      	ldr	r2, [pc, #468]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d20:	6013      	str	r3, [r2, #0]
 8003d22:	e01d      	b.n	8003d60 <HAL_RCC_OscConfig+0xb0>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d2c:	d10c      	bne.n	8003d48 <HAL_RCC_OscConfig+0x98>
 8003d2e:	4b70      	ldr	r3, [pc, #448]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a6f      	ldr	r2, [pc, #444]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d38:	6013      	str	r3, [r2, #0]
 8003d3a:	4b6d      	ldr	r3, [pc, #436]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a6c      	ldr	r2, [pc, #432]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	e00b      	b.n	8003d60 <HAL_RCC_OscConfig+0xb0>
 8003d48:	4b69      	ldr	r3, [pc, #420]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a68      	ldr	r2, [pc, #416]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d52:	6013      	str	r3, [r2, #0]
 8003d54:	4b66      	ldr	r3, [pc, #408]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a65      	ldr	r2, [pc, #404]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d013      	beq.n	8003d90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d68:	f7ff fce6 	bl	8003738 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d70:	f7ff fce2 	bl	8003738 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b64      	cmp	r3, #100	; 0x64
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e207      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d82:	4b5b      	ldr	r3, [pc, #364]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0f0      	beq.n	8003d70 <HAL_RCC_OscConfig+0xc0>
 8003d8e:	e014      	b.n	8003dba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d90:	f7ff fcd2 	bl	8003738 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d98:	f7ff fcce 	bl	8003738 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	; 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e1f3      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003daa:	4b51      	ldr	r3, [pc, #324]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f0      	bne.n	8003d98 <HAL_RCC_OscConfig+0xe8>
 8003db6:	e000      	b.n	8003dba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d063      	beq.n	8003e8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dc6:	4b4a      	ldr	r3, [pc, #296]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 030c 	and.w	r3, r3, #12
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00b      	beq.n	8003dea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dd2:	4b47      	ldr	r3, [pc, #284]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d11c      	bne.n	8003e18 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dde:	4b44      	ldr	r3, [pc, #272]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d116      	bne.n	8003e18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dea:	4b41      	ldr	r3, [pc, #260]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d005      	beq.n	8003e02 <HAL_RCC_OscConfig+0x152>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d001      	beq.n	8003e02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e1c7      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e02:	4b3b      	ldr	r3, [pc, #236]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	4937      	ldr	r1, [pc, #220]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e16:	e03a      	b.n	8003e8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d020      	beq.n	8003e62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e20:	4b34      	ldr	r3, [pc, #208]	; (8003ef4 <HAL_RCC_OscConfig+0x244>)
 8003e22:	2201      	movs	r2, #1
 8003e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e26:	f7ff fc87 	bl	8003738 <HAL_GetTick>
 8003e2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e2c:	e008      	b.n	8003e40 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e2e:	f7ff fc83 	bl	8003738 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e1a8      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e40:	4b2b      	ldr	r3, [pc, #172]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d0f0      	beq.n	8003e2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e4c:	4b28      	ldr	r3, [pc, #160]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	00db      	lsls	r3, r3, #3
 8003e5a:	4925      	ldr	r1, [pc, #148]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	600b      	str	r3, [r1, #0]
 8003e60:	e015      	b.n	8003e8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e62:	4b24      	ldr	r3, [pc, #144]	; (8003ef4 <HAL_RCC_OscConfig+0x244>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e68:	f7ff fc66 	bl	8003738 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e70:	f7ff fc62 	bl	8003738 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e187      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e82:	4b1b      	ldr	r3, [pc, #108]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1f0      	bne.n	8003e70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d036      	beq.n	8003f08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d016      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ea2:	4b15      	ldr	r3, [pc, #84]	; (8003ef8 <HAL_RCC_OscConfig+0x248>)
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea8:	f7ff fc46 	bl	8003738 <HAL_GetTick>
 8003eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eb0:	f7ff fc42 	bl	8003738 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e167      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ec2:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <HAL_RCC_OscConfig+0x240>)
 8003ec4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0f0      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x200>
 8003ece:	e01b      	b.n	8003f08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ed0:	4b09      	ldr	r3, [pc, #36]	; (8003ef8 <HAL_RCC_OscConfig+0x248>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed6:	f7ff fc2f 	bl	8003738 <HAL_GetTick>
 8003eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003edc:	e00e      	b.n	8003efc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ede:	f7ff fc2b 	bl	8003738 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d907      	bls.n	8003efc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e150      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	42470000 	.word	0x42470000
 8003ef8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003efc:	4b88      	ldr	r3, [pc, #544]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003efe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1ea      	bne.n	8003ede <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 8097 	beq.w	8004044 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f16:	2300      	movs	r3, #0
 8003f18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f1a:	4b81      	ldr	r3, [pc, #516]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10f      	bne.n	8003f46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f26:	2300      	movs	r3, #0
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	4b7d      	ldr	r3, [pc, #500]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	4a7c      	ldr	r2, [pc, #496]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f34:	6413      	str	r3, [r2, #64]	; 0x40
 8003f36:	4b7a      	ldr	r3, [pc, #488]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f3e:	60bb      	str	r3, [r7, #8]
 8003f40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f42:	2301      	movs	r3, #1
 8003f44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f46:	4b77      	ldr	r3, [pc, #476]	; (8004124 <HAL_RCC_OscConfig+0x474>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d118      	bne.n	8003f84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f52:	4b74      	ldr	r3, [pc, #464]	; (8004124 <HAL_RCC_OscConfig+0x474>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a73      	ldr	r2, [pc, #460]	; (8004124 <HAL_RCC_OscConfig+0x474>)
 8003f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f5e:	f7ff fbeb 	bl	8003738 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f66:	f7ff fbe7 	bl	8003738 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e10c      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f78:	4b6a      	ldr	r3, [pc, #424]	; (8004124 <HAL_RCC_OscConfig+0x474>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0f0      	beq.n	8003f66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d106      	bne.n	8003f9a <HAL_RCC_OscConfig+0x2ea>
 8003f8c:	4b64      	ldr	r3, [pc, #400]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f90:	4a63      	ldr	r2, [pc, #396]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003f92:	f043 0301 	orr.w	r3, r3, #1
 8003f96:	6713      	str	r3, [r2, #112]	; 0x70
 8003f98:	e01c      	b.n	8003fd4 <HAL_RCC_OscConfig+0x324>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	2b05      	cmp	r3, #5
 8003fa0:	d10c      	bne.n	8003fbc <HAL_RCC_OscConfig+0x30c>
 8003fa2:	4b5f      	ldr	r3, [pc, #380]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa6:	4a5e      	ldr	r2, [pc, #376]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003fa8:	f043 0304 	orr.w	r3, r3, #4
 8003fac:	6713      	str	r3, [r2, #112]	; 0x70
 8003fae:	4b5c      	ldr	r3, [pc, #368]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb2:	4a5b      	ldr	r2, [pc, #364]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003fb4:	f043 0301 	orr.w	r3, r3, #1
 8003fb8:	6713      	str	r3, [r2, #112]	; 0x70
 8003fba:	e00b      	b.n	8003fd4 <HAL_RCC_OscConfig+0x324>
 8003fbc:	4b58      	ldr	r3, [pc, #352]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc0:	4a57      	ldr	r2, [pc, #348]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003fc2:	f023 0301 	bic.w	r3, r3, #1
 8003fc6:	6713      	str	r3, [r2, #112]	; 0x70
 8003fc8:	4b55      	ldr	r3, [pc, #340]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fcc:	4a54      	ldr	r2, [pc, #336]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003fce:	f023 0304 	bic.w	r3, r3, #4
 8003fd2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d015      	beq.n	8004008 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fdc:	f7ff fbac 	bl	8003738 <HAL_GetTick>
 8003fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fe2:	e00a      	b.n	8003ffa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fe4:	f7ff fba8 	bl	8003738 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e0cb      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ffa:	4b49      	ldr	r3, [pc, #292]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8003ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0ee      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x334>
 8004006:	e014      	b.n	8004032 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004008:	f7ff fb96 	bl	8003738 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800400e:	e00a      	b.n	8004026 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004010:	f7ff fb92 	bl	8003738 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	f241 3288 	movw	r2, #5000	; 0x1388
 800401e:	4293      	cmp	r3, r2
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e0b5      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004026:	4b3e      	ldr	r3, [pc, #248]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8004028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1ee      	bne.n	8004010 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004032:	7dfb      	ldrb	r3, [r7, #23]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d105      	bne.n	8004044 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004038:	4b39      	ldr	r3, [pc, #228]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 800403a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403c:	4a38      	ldr	r2, [pc, #224]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 800403e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004042:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	2b00      	cmp	r3, #0
 800404a:	f000 80a1 	beq.w	8004190 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800404e:	4b34      	ldr	r3, [pc, #208]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
 8004056:	2b08      	cmp	r3, #8
 8004058:	d05c      	beq.n	8004114 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	2b02      	cmp	r3, #2
 8004060:	d141      	bne.n	80040e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004062:	4b31      	ldr	r3, [pc, #196]	; (8004128 <HAL_RCC_OscConfig+0x478>)
 8004064:	2200      	movs	r2, #0
 8004066:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004068:	f7ff fb66 	bl	8003738 <HAL_GetTick>
 800406c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004070:	f7ff fb62 	bl	8003738 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e087      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004082:	4b27      	ldr	r3, [pc, #156]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1f0      	bne.n	8004070 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	69da      	ldr	r2, [r3, #28]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	431a      	orrs	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	019b      	lsls	r3, r3, #6
 800409e:	431a      	orrs	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a4:	085b      	lsrs	r3, r3, #1
 80040a6:	3b01      	subs	r3, #1
 80040a8:	041b      	lsls	r3, r3, #16
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b0:	061b      	lsls	r3, r3, #24
 80040b2:	491b      	ldr	r1, [pc, #108]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040b8:	4b1b      	ldr	r3, [pc, #108]	; (8004128 <HAL_RCC_OscConfig+0x478>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040be:	f7ff fb3b 	bl	8003738 <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040c6:	f7ff fb37 	bl	8003738 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e05c      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040d8:	4b11      	ldr	r3, [pc, #68]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0f0      	beq.n	80040c6 <HAL_RCC_OscConfig+0x416>
 80040e4:	e054      	b.n	8004190 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e6:	4b10      	ldr	r3, [pc, #64]	; (8004128 <HAL_RCC_OscConfig+0x478>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ec:	f7ff fb24 	bl	8003738 <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040f4:	f7ff fb20 	bl	8003738 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e045      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004106:	4b06      	ldr	r3, [pc, #24]	; (8004120 <HAL_RCC_OscConfig+0x470>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1f0      	bne.n	80040f4 <HAL_RCC_OscConfig+0x444>
 8004112:	e03d      	b.n	8004190 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d107      	bne.n	800412c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e038      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
 8004120:	40023800 	.word	0x40023800
 8004124:	40007000 	.word	0x40007000
 8004128:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800412c:	4b1b      	ldr	r3, [pc, #108]	; (800419c <HAL_RCC_OscConfig+0x4ec>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d028      	beq.n	800418c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004144:	429a      	cmp	r2, r3
 8004146:	d121      	bne.n	800418c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004152:	429a      	cmp	r2, r3
 8004154:	d11a      	bne.n	800418c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800415c:	4013      	ands	r3, r2
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004162:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004164:	4293      	cmp	r3, r2
 8004166:	d111      	bne.n	800418c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004172:	085b      	lsrs	r3, r3, #1
 8004174:	3b01      	subs	r3, #1
 8004176:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004178:	429a      	cmp	r2, r3
 800417a:	d107      	bne.n	800418c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004186:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004188:	429a      	cmp	r2, r3
 800418a:	d001      	beq.n	8004190 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e000      	b.n	8004192 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3718      	adds	r7, #24
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40023800 	.word	0x40023800

080041a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d101      	bne.n	80041b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e0cc      	b.n	800434e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041b4:	4b68      	ldr	r3, [pc, #416]	; (8004358 <HAL_RCC_ClockConfig+0x1b8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d90c      	bls.n	80041dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c2:	4b65      	ldr	r3, [pc, #404]	; (8004358 <HAL_RCC_ClockConfig+0x1b8>)
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ca:	4b63      	ldr	r3, [pc, #396]	; (8004358 <HAL_RCC_ClockConfig+0x1b8>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d001      	beq.n	80041dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0b8      	b.n	800434e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d020      	beq.n	800422a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0304 	and.w	r3, r3, #4
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d005      	beq.n	8004200 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041f4:	4b59      	ldr	r3, [pc, #356]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	4a58      	ldr	r2, [pc, #352]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80041fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b00      	cmp	r3, #0
 800420a:	d005      	beq.n	8004218 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800420c:	4b53      	ldr	r3, [pc, #332]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	4a52      	ldr	r2, [pc, #328]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004212:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004216:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004218:	4b50      	ldr	r3, [pc, #320]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	494d      	ldr	r1, [pc, #308]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004226:	4313      	orrs	r3, r2
 8004228:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d044      	beq.n	80042c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d107      	bne.n	800424e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800423e:	4b47      	ldr	r3, [pc, #284]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d119      	bne.n	800427e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e07f      	b.n	800434e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	2b02      	cmp	r3, #2
 8004254:	d003      	beq.n	800425e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800425a:	2b03      	cmp	r3, #3
 800425c:	d107      	bne.n	800426e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800425e:	4b3f      	ldr	r3, [pc, #252]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d109      	bne.n	800427e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e06f      	b.n	800434e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800426e:	4b3b      	ldr	r3, [pc, #236]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e067      	b.n	800434e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800427e:	4b37      	ldr	r3, [pc, #220]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f023 0203 	bic.w	r2, r3, #3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	4934      	ldr	r1, [pc, #208]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 800428c:	4313      	orrs	r3, r2
 800428e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004290:	f7ff fa52 	bl	8003738 <HAL_GetTick>
 8004294:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004296:	e00a      	b.n	80042ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004298:	f7ff fa4e 	bl	8003738 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e04f      	b.n	800434e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ae:	4b2b      	ldr	r3, [pc, #172]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 020c 	and.w	r2, r3, #12
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	429a      	cmp	r2, r3
 80042be:	d1eb      	bne.n	8004298 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042c0:	4b25      	ldr	r3, [pc, #148]	; (8004358 <HAL_RCC_ClockConfig+0x1b8>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d20c      	bcs.n	80042e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ce:	4b22      	ldr	r3, [pc, #136]	; (8004358 <HAL_RCC_ClockConfig+0x1b8>)
 80042d0:	683a      	ldr	r2, [r7, #0]
 80042d2:	b2d2      	uxtb	r2, r2
 80042d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042d6:	4b20      	ldr	r3, [pc, #128]	; (8004358 <HAL_RCC_ClockConfig+0x1b8>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0307 	and.w	r3, r3, #7
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d001      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e032      	b.n	800434e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0304 	and.w	r3, r3, #4
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d008      	beq.n	8004306 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042f4:	4b19      	ldr	r3, [pc, #100]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	4916      	ldr	r1, [pc, #88]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004302:	4313      	orrs	r3, r2
 8004304:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b00      	cmp	r3, #0
 8004310:	d009      	beq.n	8004326 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004312:	4b12      	ldr	r3, [pc, #72]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	490e      	ldr	r1, [pc, #56]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 8004322:	4313      	orrs	r3, r2
 8004324:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004326:	f000 f821 	bl	800436c <HAL_RCC_GetSysClockFreq>
 800432a:	4602      	mov	r2, r0
 800432c:	4b0b      	ldr	r3, [pc, #44]	; (800435c <HAL_RCC_ClockConfig+0x1bc>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	091b      	lsrs	r3, r3, #4
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	490a      	ldr	r1, [pc, #40]	; (8004360 <HAL_RCC_ClockConfig+0x1c0>)
 8004338:	5ccb      	ldrb	r3, [r1, r3]
 800433a:	fa22 f303 	lsr.w	r3, r2, r3
 800433e:	4a09      	ldr	r2, [pc, #36]	; (8004364 <HAL_RCC_ClockConfig+0x1c4>)
 8004340:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004342:	4b09      	ldr	r3, [pc, #36]	; (8004368 <HAL_RCC_ClockConfig+0x1c8>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f7ff f9b2 	bl	80036b0 <HAL_InitTick>

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40023c00 	.word	0x40023c00
 800435c:	40023800 	.word	0x40023800
 8004360:	08006408 	.word	0x08006408
 8004364:	20000468 	.word	0x20000468
 8004368:	2000046c 	.word	0x2000046c

0800436c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800436c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004370:	b094      	sub	sp, #80	; 0x50
 8004372:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004374:	2300      	movs	r3, #0
 8004376:	647b      	str	r3, [r7, #68]	; 0x44
 8004378:	2300      	movs	r3, #0
 800437a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800437c:	2300      	movs	r3, #0
 800437e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004380:	2300      	movs	r3, #0
 8004382:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004384:	4b79      	ldr	r3, [pc, #484]	; (800456c <HAL_RCC_GetSysClockFreq+0x200>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 030c 	and.w	r3, r3, #12
 800438c:	2b08      	cmp	r3, #8
 800438e:	d00d      	beq.n	80043ac <HAL_RCC_GetSysClockFreq+0x40>
 8004390:	2b08      	cmp	r3, #8
 8004392:	f200 80e1 	bhi.w	8004558 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <HAL_RCC_GetSysClockFreq+0x34>
 800439a:	2b04      	cmp	r3, #4
 800439c:	d003      	beq.n	80043a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800439e:	e0db      	b.n	8004558 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043a0:	4b73      	ldr	r3, [pc, #460]	; (8004570 <HAL_RCC_GetSysClockFreq+0x204>)
 80043a2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80043a4:	e0db      	b.n	800455e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043a6:	4b73      	ldr	r3, [pc, #460]	; (8004574 <HAL_RCC_GetSysClockFreq+0x208>)
 80043a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043aa:	e0d8      	b.n	800455e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043ac:	4b6f      	ldr	r3, [pc, #444]	; (800456c <HAL_RCC_GetSysClockFreq+0x200>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043b4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043b6:	4b6d      	ldr	r3, [pc, #436]	; (800456c <HAL_RCC_GetSysClockFreq+0x200>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d063      	beq.n	800448a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043c2:	4b6a      	ldr	r3, [pc, #424]	; (800456c <HAL_RCC_GetSysClockFreq+0x200>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	099b      	lsrs	r3, r3, #6
 80043c8:	2200      	movs	r2, #0
 80043ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80043cc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80043ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043d4:	633b      	str	r3, [r7, #48]	; 0x30
 80043d6:	2300      	movs	r3, #0
 80043d8:	637b      	str	r3, [r7, #52]	; 0x34
 80043da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80043de:	4622      	mov	r2, r4
 80043e0:	462b      	mov	r3, r5
 80043e2:	f04f 0000 	mov.w	r0, #0
 80043e6:	f04f 0100 	mov.w	r1, #0
 80043ea:	0159      	lsls	r1, r3, #5
 80043ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043f0:	0150      	lsls	r0, r2, #5
 80043f2:	4602      	mov	r2, r0
 80043f4:	460b      	mov	r3, r1
 80043f6:	4621      	mov	r1, r4
 80043f8:	1a51      	subs	r1, r2, r1
 80043fa:	6139      	str	r1, [r7, #16]
 80043fc:	4629      	mov	r1, r5
 80043fe:	eb63 0301 	sbc.w	r3, r3, r1
 8004402:	617b      	str	r3, [r7, #20]
 8004404:	f04f 0200 	mov.w	r2, #0
 8004408:	f04f 0300 	mov.w	r3, #0
 800440c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004410:	4659      	mov	r1, fp
 8004412:	018b      	lsls	r3, r1, #6
 8004414:	4651      	mov	r1, sl
 8004416:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800441a:	4651      	mov	r1, sl
 800441c:	018a      	lsls	r2, r1, #6
 800441e:	4651      	mov	r1, sl
 8004420:	ebb2 0801 	subs.w	r8, r2, r1
 8004424:	4659      	mov	r1, fp
 8004426:	eb63 0901 	sbc.w	r9, r3, r1
 800442a:	f04f 0200 	mov.w	r2, #0
 800442e:	f04f 0300 	mov.w	r3, #0
 8004432:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004436:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800443a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800443e:	4690      	mov	r8, r2
 8004440:	4699      	mov	r9, r3
 8004442:	4623      	mov	r3, r4
 8004444:	eb18 0303 	adds.w	r3, r8, r3
 8004448:	60bb      	str	r3, [r7, #8]
 800444a:	462b      	mov	r3, r5
 800444c:	eb49 0303 	adc.w	r3, r9, r3
 8004450:	60fb      	str	r3, [r7, #12]
 8004452:	f04f 0200 	mov.w	r2, #0
 8004456:	f04f 0300 	mov.w	r3, #0
 800445a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800445e:	4629      	mov	r1, r5
 8004460:	024b      	lsls	r3, r1, #9
 8004462:	4621      	mov	r1, r4
 8004464:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004468:	4621      	mov	r1, r4
 800446a:	024a      	lsls	r2, r1, #9
 800446c:	4610      	mov	r0, r2
 800446e:	4619      	mov	r1, r3
 8004470:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004472:	2200      	movs	r2, #0
 8004474:	62bb      	str	r3, [r7, #40]	; 0x28
 8004476:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004478:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800447c:	f7fc fb52 	bl	8000b24 <__aeabi_uldivmod>
 8004480:	4602      	mov	r2, r0
 8004482:	460b      	mov	r3, r1
 8004484:	4613      	mov	r3, r2
 8004486:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004488:	e058      	b.n	800453c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800448a:	4b38      	ldr	r3, [pc, #224]	; (800456c <HAL_RCC_GetSysClockFreq+0x200>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	099b      	lsrs	r3, r3, #6
 8004490:	2200      	movs	r2, #0
 8004492:	4618      	mov	r0, r3
 8004494:	4611      	mov	r1, r2
 8004496:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800449a:	623b      	str	r3, [r7, #32]
 800449c:	2300      	movs	r3, #0
 800449e:	627b      	str	r3, [r7, #36]	; 0x24
 80044a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044a4:	4642      	mov	r2, r8
 80044a6:	464b      	mov	r3, r9
 80044a8:	f04f 0000 	mov.w	r0, #0
 80044ac:	f04f 0100 	mov.w	r1, #0
 80044b0:	0159      	lsls	r1, r3, #5
 80044b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044b6:	0150      	lsls	r0, r2, #5
 80044b8:	4602      	mov	r2, r0
 80044ba:	460b      	mov	r3, r1
 80044bc:	4641      	mov	r1, r8
 80044be:	ebb2 0a01 	subs.w	sl, r2, r1
 80044c2:	4649      	mov	r1, r9
 80044c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80044c8:	f04f 0200 	mov.w	r2, #0
 80044cc:	f04f 0300 	mov.w	r3, #0
 80044d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80044d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80044d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80044dc:	ebb2 040a 	subs.w	r4, r2, sl
 80044e0:	eb63 050b 	sbc.w	r5, r3, fp
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	f04f 0300 	mov.w	r3, #0
 80044ec:	00eb      	lsls	r3, r5, #3
 80044ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044f2:	00e2      	lsls	r2, r4, #3
 80044f4:	4614      	mov	r4, r2
 80044f6:	461d      	mov	r5, r3
 80044f8:	4643      	mov	r3, r8
 80044fa:	18e3      	adds	r3, r4, r3
 80044fc:	603b      	str	r3, [r7, #0]
 80044fe:	464b      	mov	r3, r9
 8004500:	eb45 0303 	adc.w	r3, r5, r3
 8004504:	607b      	str	r3, [r7, #4]
 8004506:	f04f 0200 	mov.w	r2, #0
 800450a:	f04f 0300 	mov.w	r3, #0
 800450e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004512:	4629      	mov	r1, r5
 8004514:	028b      	lsls	r3, r1, #10
 8004516:	4621      	mov	r1, r4
 8004518:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800451c:	4621      	mov	r1, r4
 800451e:	028a      	lsls	r2, r1, #10
 8004520:	4610      	mov	r0, r2
 8004522:	4619      	mov	r1, r3
 8004524:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004526:	2200      	movs	r2, #0
 8004528:	61bb      	str	r3, [r7, #24]
 800452a:	61fa      	str	r2, [r7, #28]
 800452c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004530:	f7fc faf8 	bl	8000b24 <__aeabi_uldivmod>
 8004534:	4602      	mov	r2, r0
 8004536:	460b      	mov	r3, r1
 8004538:	4613      	mov	r3, r2
 800453a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800453c:	4b0b      	ldr	r3, [pc, #44]	; (800456c <HAL_RCC_GetSysClockFreq+0x200>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	0c1b      	lsrs	r3, r3, #16
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	3301      	adds	r3, #1
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800454c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800454e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004550:	fbb2 f3f3 	udiv	r3, r2, r3
 8004554:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004556:	e002      	b.n	800455e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004558:	4b05      	ldr	r3, [pc, #20]	; (8004570 <HAL_RCC_GetSysClockFreq+0x204>)
 800455a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800455c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800455e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004560:	4618      	mov	r0, r3
 8004562:	3750      	adds	r7, #80	; 0x50
 8004564:	46bd      	mov	sp, r7
 8004566:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800456a:	bf00      	nop
 800456c:	40023800 	.word	0x40023800
 8004570:	00f42400 	.word	0x00f42400
 8004574:	007a1200 	.word	0x007a1200

08004578 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800457c:	4b03      	ldr	r3, [pc, #12]	; (800458c <HAL_RCC_GetHCLKFreq+0x14>)
 800457e:	681b      	ldr	r3, [r3, #0]
}
 8004580:	4618      	mov	r0, r3
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	20000468 	.word	0x20000468

08004590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004594:	f7ff fff0 	bl	8004578 <HAL_RCC_GetHCLKFreq>
 8004598:	4602      	mov	r2, r0
 800459a:	4b05      	ldr	r3, [pc, #20]	; (80045b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	0a9b      	lsrs	r3, r3, #10
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	4903      	ldr	r1, [pc, #12]	; (80045b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045a6:	5ccb      	ldrb	r3, [r1, r3]
 80045a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40023800 	.word	0x40023800
 80045b4:	08006418 	.word	0x08006418

080045b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045bc:	f7ff ffdc 	bl	8004578 <HAL_RCC_GetHCLKFreq>
 80045c0:	4602      	mov	r2, r0
 80045c2:	4b05      	ldr	r3, [pc, #20]	; (80045d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	0b5b      	lsrs	r3, r3, #13
 80045c8:	f003 0307 	and.w	r3, r3, #7
 80045cc:	4903      	ldr	r1, [pc, #12]	; (80045dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80045ce:	5ccb      	ldrb	r3, [r1, r3]
 80045d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40023800 	.word	0x40023800
 80045dc:	08006418 	.word	0x08006418

080045e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e041      	b.n	8004676 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d106      	bne.n	800460c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f7fe feea 	bl	80033e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2202      	movs	r2, #2
 8004610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	3304      	adds	r3, #4
 800461c:	4619      	mov	r1, r3
 800461e:	4610      	mov	r0, r2
 8004620:	f000 fd7e 	bl	8005120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
	...

08004680 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b01      	cmp	r3, #1
 8004692:	d001      	beq.n	8004698 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e044      	b.n	8004722 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2202      	movs	r2, #2
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f042 0201 	orr.w	r2, r2, #1
 80046ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a1e      	ldr	r2, [pc, #120]	; (8004730 <HAL_TIM_Base_Start_IT+0xb0>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d018      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x6c>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c2:	d013      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x6c>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a1a      	ldr	r2, [pc, #104]	; (8004734 <HAL_TIM_Base_Start_IT+0xb4>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d00e      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x6c>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a19      	ldr	r2, [pc, #100]	; (8004738 <HAL_TIM_Base_Start_IT+0xb8>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d009      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x6c>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a17      	ldr	r2, [pc, #92]	; (800473c <HAL_TIM_Base_Start_IT+0xbc>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d004      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x6c>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a16      	ldr	r2, [pc, #88]	; (8004740 <HAL_TIM_Base_Start_IT+0xc0>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d111      	bne.n	8004710 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b06      	cmp	r3, #6
 80046fc:	d010      	beq.n	8004720 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f042 0201 	orr.w	r2, r2, #1
 800470c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800470e:	e007      	b.n	8004720 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3714      	adds	r7, #20
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	40010000 	.word	0x40010000
 8004734:	40000400 	.word	0x40000400
 8004738:	40000800 	.word	0x40000800
 800473c:	40000c00 	.word	0x40000c00
 8004740:	40014000 	.word	0x40014000

08004744 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e041      	b.n	80047da <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d106      	bne.n	8004770 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f7fe fdca 	bl	8003304 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2202      	movs	r2, #2
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	3304      	adds	r3, #4
 8004780:	4619      	mov	r1, r3
 8004782:	4610      	mov	r0, r2
 8004784:	f000 fccc 	bl	8005120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d109      	bne.n	8004808 <HAL_TIM_PWM_Start+0x24>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	bf14      	ite	ne
 8004800:	2301      	movne	r3, #1
 8004802:	2300      	moveq	r3, #0
 8004804:	b2db      	uxtb	r3, r3
 8004806:	e022      	b.n	800484e <HAL_TIM_PWM_Start+0x6a>
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	2b04      	cmp	r3, #4
 800480c:	d109      	bne.n	8004822 <HAL_TIM_PWM_Start+0x3e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b01      	cmp	r3, #1
 8004818:	bf14      	ite	ne
 800481a:	2301      	movne	r3, #1
 800481c:	2300      	moveq	r3, #0
 800481e:	b2db      	uxtb	r3, r3
 8004820:	e015      	b.n	800484e <HAL_TIM_PWM_Start+0x6a>
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	2b08      	cmp	r3, #8
 8004826:	d109      	bne.n	800483c <HAL_TIM_PWM_Start+0x58>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b01      	cmp	r3, #1
 8004832:	bf14      	ite	ne
 8004834:	2301      	movne	r3, #1
 8004836:	2300      	moveq	r3, #0
 8004838:	b2db      	uxtb	r3, r3
 800483a:	e008      	b.n	800484e <HAL_TIM_PWM_Start+0x6a>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b01      	cmp	r3, #1
 8004846:	bf14      	ite	ne
 8004848:	2301      	movne	r3, #1
 800484a:	2300      	moveq	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e068      	b.n	8004928 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d104      	bne.n	8004866 <HAL_TIM_PWM_Start+0x82>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004864:	e013      	b.n	800488e <HAL_TIM_PWM_Start+0xaa>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b04      	cmp	r3, #4
 800486a:	d104      	bne.n	8004876 <HAL_TIM_PWM_Start+0x92>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004874:	e00b      	b.n	800488e <HAL_TIM_PWM_Start+0xaa>
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	2b08      	cmp	r3, #8
 800487a:	d104      	bne.n	8004886 <HAL_TIM_PWM_Start+0xa2>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004884:	e003      	b.n	800488e <HAL_TIM_PWM_Start+0xaa>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2202      	movs	r2, #2
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2201      	movs	r2, #1
 8004894:	6839      	ldr	r1, [r7, #0]
 8004896:	4618      	mov	r0, r3
 8004898:	f000 fee8 	bl	800566c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a23      	ldr	r2, [pc, #140]	; (8004930 <HAL_TIM_PWM_Start+0x14c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d107      	bne.n	80048b6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a1d      	ldr	r2, [pc, #116]	; (8004930 <HAL_TIM_PWM_Start+0x14c>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d018      	beq.n	80048f2 <HAL_TIM_PWM_Start+0x10e>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c8:	d013      	beq.n	80048f2 <HAL_TIM_PWM_Start+0x10e>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a19      	ldr	r2, [pc, #100]	; (8004934 <HAL_TIM_PWM_Start+0x150>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d00e      	beq.n	80048f2 <HAL_TIM_PWM_Start+0x10e>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a17      	ldr	r2, [pc, #92]	; (8004938 <HAL_TIM_PWM_Start+0x154>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d009      	beq.n	80048f2 <HAL_TIM_PWM_Start+0x10e>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a16      	ldr	r2, [pc, #88]	; (800493c <HAL_TIM_PWM_Start+0x158>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d004      	beq.n	80048f2 <HAL_TIM_PWM_Start+0x10e>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a14      	ldr	r2, [pc, #80]	; (8004940 <HAL_TIM_PWM_Start+0x15c>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d111      	bne.n	8004916 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f003 0307 	and.w	r3, r3, #7
 80048fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2b06      	cmp	r3, #6
 8004902:	d010      	beq.n	8004926 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f042 0201 	orr.w	r2, r2, #1
 8004912:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004914:	e007      	b.n	8004926 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f042 0201 	orr.w	r2, r2, #1
 8004924:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	3710      	adds	r7, #16
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	40010000 	.word	0x40010000
 8004934:	40000400 	.word	0x40000400
 8004938:	40000800 	.word	0x40000800
 800493c:	40000c00 	.word	0x40000c00
 8004940:	40014000 	.word	0x40014000

08004944 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d101      	bne.n	8004958 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e097      	b.n	8004a88 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	d106      	bne.n	8004972 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f7fe fcf1 	bl	8003354 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2202      	movs	r2, #2
 8004976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	6812      	ldr	r2, [r2, #0]
 8004984:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004988:	f023 0307 	bic.w	r3, r3, #7
 800498c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	3304      	adds	r3, #4
 8004996:	4619      	mov	r1, r3
 8004998:	4610      	mov	r0, r2
 800499a:	f000 fbc1 	bl	8005120 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6a1b      	ldr	r3, [r3, #32]
 80049b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	4313      	orrs	r3, r2
 80049be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049c6:	f023 0303 	bic.w	r3, r3, #3
 80049ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	689a      	ldr	r2, [r3, #8]
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	021b      	lsls	r3, r3, #8
 80049d6:	4313      	orrs	r3, r2
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	4313      	orrs	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80049e4:	f023 030c 	bic.w	r3, r3, #12
 80049e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	021b      	lsls	r3, r3, #8
 8004a00:	4313      	orrs	r3, r2
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	011a      	lsls	r2, r3, #4
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	031b      	lsls	r3, r3, #12
 8004a14:	4313      	orrs	r3, r2
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004a22:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004a2a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685a      	ldr	r2, [r3, #4]
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	4313      	orrs	r3, r2
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3718      	adds	r7, #24
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004aa0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004aa8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ab0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ab8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d110      	bne.n	8004ae2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ac0:	7bfb      	ldrb	r3, [r7, #15]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d102      	bne.n	8004acc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ac6:	7b7b      	ldrb	r3, [r7, #13]
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d001      	beq.n	8004ad0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e069      	b.n	8004ba4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2202      	movs	r2, #2
 8004adc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ae0:	e031      	b.n	8004b46 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	d110      	bne.n	8004b0a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ae8:	7bbb      	ldrb	r3, [r7, #14]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d102      	bne.n	8004af4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004aee:	7b3b      	ldrb	r3, [r7, #12]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d001      	beq.n	8004af8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e055      	b.n	8004ba4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2202      	movs	r2, #2
 8004afc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b08:	e01d      	b.n	8004b46 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b0a:	7bfb      	ldrb	r3, [r7, #15]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d108      	bne.n	8004b22 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b10:	7bbb      	ldrb	r3, [r7, #14]
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d105      	bne.n	8004b22 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b16:	7b7b      	ldrb	r3, [r7, #13]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d102      	bne.n	8004b22 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b1c:	7b3b      	ldrb	r3, [r7, #12]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d001      	beq.n	8004b26 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e03e      	b.n	8004ba4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2202      	movs	r2, #2
 8004b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2202      	movs	r2, #2
 8004b32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2202      	movs	r2, #2
 8004b3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2202      	movs	r2, #2
 8004b42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_TIM_Encoder_Start+0xc4>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	2b04      	cmp	r3, #4
 8004b50:	d008      	beq.n	8004b64 <HAL_TIM_Encoder_Start+0xd4>
 8004b52:	e00f      	b.n	8004b74 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f000 fd85 	bl	800566c <TIM_CCxChannelCmd>
      break;
 8004b62:	e016      	b.n	8004b92 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	2104      	movs	r1, #4
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f000 fd7d 	bl	800566c <TIM_CCxChannelCmd>
      break;
 8004b72:	e00e      	b.n	8004b92 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	2100      	movs	r1, #0
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f000 fd75 	bl	800566c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2201      	movs	r2, #1
 8004b88:	2104      	movs	r1, #4
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f000 fd6e 	bl	800566c <TIM_CCxChannelCmd>
      break;
 8004b90:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f042 0201 	orr.w	r2, r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d122      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d11b      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f06f 0202 	mvn.w	r2, #2
 8004bd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	f003 0303 	and.w	r3, r3, #3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 fa77 	bl	80050e2 <HAL_TIM_IC_CaptureCallback>
 8004bf4:	e005      	b.n	8004c02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 fa69 	bl	80050ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 fa7a 	bl	80050f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	f003 0304 	and.w	r3, r3, #4
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	d122      	bne.n	8004c5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f003 0304 	and.w	r3, r3, #4
 8004c20:	2b04      	cmp	r3, #4
 8004c22:	d11b      	bne.n	8004c5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f06f 0204 	mvn.w	r2, #4
 8004c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2202      	movs	r2, #2
 8004c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 fa4d 	bl	80050e2 <HAL_TIM_IC_CaptureCallback>
 8004c48:	e005      	b.n	8004c56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 fa3f 	bl	80050ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 fa50 	bl	80050f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f003 0308 	and.w	r3, r3, #8
 8004c66:	2b08      	cmp	r3, #8
 8004c68:	d122      	bne.n	8004cb0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f003 0308 	and.w	r3, r3, #8
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d11b      	bne.n	8004cb0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0208 	mvn.w	r2, #8
 8004c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2204      	movs	r2, #4
 8004c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	f003 0303 	and.w	r3, r3, #3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d003      	beq.n	8004c9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 fa23 	bl	80050e2 <HAL_TIM_IC_CaptureCallback>
 8004c9c:	e005      	b.n	8004caa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 fa15 	bl	80050ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 fa26 	bl	80050f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	f003 0310 	and.w	r3, r3, #16
 8004cba:	2b10      	cmp	r3, #16
 8004cbc:	d122      	bne.n	8004d04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	2b10      	cmp	r3, #16
 8004cca:	d11b      	bne.n	8004d04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f06f 0210 	mvn.w	r2, #16
 8004cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2208      	movs	r2, #8
 8004cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	69db      	ldr	r3, [r3, #28]
 8004ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f9f9 	bl	80050e2 <HAL_TIM_IC_CaptureCallback>
 8004cf0:	e005      	b.n	8004cfe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f9eb 	bl	80050ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f9fc 	bl	80050f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d10e      	bne.n	8004d30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f003 0301 	and.w	r3, r3, #1
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d107      	bne.n	8004d30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f06f 0201 	mvn.w	r2, #1
 8004d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f7fe fa5e 	bl	80031ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d3a:	2b80      	cmp	r3, #128	; 0x80
 8004d3c:	d10e      	bne.n	8004d5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d48:	2b80      	cmp	r3, #128	; 0x80
 8004d4a:	d107      	bne.n	8004d5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 fd78 	bl	800584c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d66:	2b40      	cmp	r3, #64	; 0x40
 8004d68:	d10e      	bne.n	8004d88 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d74:	2b40      	cmp	r3, #64	; 0x40
 8004d76:	d107      	bne.n	8004d88 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 f9c1 	bl	800510a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	f003 0320 	and.w	r3, r3, #32
 8004d92:	2b20      	cmp	r3, #32
 8004d94:	d10e      	bne.n	8004db4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f003 0320 	and.w	r3, r3, #32
 8004da0:	2b20      	cmp	r3, #32
 8004da2:	d107      	bne.n	8004db4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f06f 0220 	mvn.w	r2, #32
 8004dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 fd42 	bl	8005838 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004db4:	bf00      	nop
 8004db6:	3708      	adds	r7, #8
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b086      	sub	sp, #24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d101      	bne.n	8004dda <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	e0ae      	b.n	8004f38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b0c      	cmp	r3, #12
 8004de6:	f200 809f 	bhi.w	8004f28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004dea:	a201      	add	r2, pc, #4	; (adr r2, 8004df0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df0:	08004e25 	.word	0x08004e25
 8004df4:	08004f29 	.word	0x08004f29
 8004df8:	08004f29 	.word	0x08004f29
 8004dfc:	08004f29 	.word	0x08004f29
 8004e00:	08004e65 	.word	0x08004e65
 8004e04:	08004f29 	.word	0x08004f29
 8004e08:	08004f29 	.word	0x08004f29
 8004e0c:	08004f29 	.word	0x08004f29
 8004e10:	08004ea7 	.word	0x08004ea7
 8004e14:	08004f29 	.word	0x08004f29
 8004e18:	08004f29 	.word	0x08004f29
 8004e1c:	08004f29 	.word	0x08004f29
 8004e20:	08004ee7 	.word	0x08004ee7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68b9      	ldr	r1, [r7, #8]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 f9f8 	bl	8005220 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699a      	ldr	r2, [r3, #24]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0208 	orr.w	r2, r2, #8
 8004e3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699a      	ldr	r2, [r3, #24]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 0204 	bic.w	r2, r2, #4
 8004e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6999      	ldr	r1, [r3, #24]
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	691a      	ldr	r2, [r3, #16]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	619a      	str	r2, [r3, #24]
      break;
 8004e62:	e064      	b.n	8004f2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68b9      	ldr	r1, [r7, #8]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fa3e 	bl	80052ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699a      	ldr	r2, [r3, #24]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	699a      	ldr	r2, [r3, #24]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6999      	ldr	r1, [r3, #24]
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	021a      	lsls	r2, r3, #8
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	619a      	str	r2, [r3, #24]
      break;
 8004ea4:	e043      	b.n	8004f2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68b9      	ldr	r1, [r7, #8]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 fa89 	bl	80053c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	69da      	ldr	r2, [r3, #28]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f042 0208 	orr.w	r2, r2, #8
 8004ec0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	69da      	ldr	r2, [r3, #28]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 0204 	bic.w	r2, r2, #4
 8004ed0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69d9      	ldr	r1, [r3, #28]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	691a      	ldr	r2, [r3, #16]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	61da      	str	r2, [r3, #28]
      break;
 8004ee4:	e023      	b.n	8004f2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68b9      	ldr	r1, [r7, #8]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f000 fad3 	bl	8005498 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	69da      	ldr	r2, [r3, #28]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	69da      	ldr	r2, [r3, #28]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	69d9      	ldr	r1, [r3, #28]
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	021a      	lsls	r2, r3, #8
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	61da      	str	r2, [r3, #28]
      break;
 8004f26:	e002      	b.n	8004f2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	75fb      	strb	r3, [r7, #23]
      break;
 8004f2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3718      	adds	r7, #24
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d101      	bne.n	8004f5c <HAL_TIM_ConfigClockSource+0x1c>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	e0b4      	b.n	80050c6 <HAL_TIM_ConfigClockSource+0x186>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2202      	movs	r2, #2
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f94:	d03e      	beq.n	8005014 <HAL_TIM_ConfigClockSource+0xd4>
 8004f96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f9a:	f200 8087 	bhi.w	80050ac <HAL_TIM_ConfigClockSource+0x16c>
 8004f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fa2:	f000 8086 	beq.w	80050b2 <HAL_TIM_ConfigClockSource+0x172>
 8004fa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004faa:	d87f      	bhi.n	80050ac <HAL_TIM_ConfigClockSource+0x16c>
 8004fac:	2b70      	cmp	r3, #112	; 0x70
 8004fae:	d01a      	beq.n	8004fe6 <HAL_TIM_ConfigClockSource+0xa6>
 8004fb0:	2b70      	cmp	r3, #112	; 0x70
 8004fb2:	d87b      	bhi.n	80050ac <HAL_TIM_ConfigClockSource+0x16c>
 8004fb4:	2b60      	cmp	r3, #96	; 0x60
 8004fb6:	d050      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x11a>
 8004fb8:	2b60      	cmp	r3, #96	; 0x60
 8004fba:	d877      	bhi.n	80050ac <HAL_TIM_ConfigClockSource+0x16c>
 8004fbc:	2b50      	cmp	r3, #80	; 0x50
 8004fbe:	d03c      	beq.n	800503a <HAL_TIM_ConfigClockSource+0xfa>
 8004fc0:	2b50      	cmp	r3, #80	; 0x50
 8004fc2:	d873      	bhi.n	80050ac <HAL_TIM_ConfigClockSource+0x16c>
 8004fc4:	2b40      	cmp	r3, #64	; 0x40
 8004fc6:	d058      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x13a>
 8004fc8:	2b40      	cmp	r3, #64	; 0x40
 8004fca:	d86f      	bhi.n	80050ac <HAL_TIM_ConfigClockSource+0x16c>
 8004fcc:	2b30      	cmp	r3, #48	; 0x30
 8004fce:	d064      	beq.n	800509a <HAL_TIM_ConfigClockSource+0x15a>
 8004fd0:	2b30      	cmp	r3, #48	; 0x30
 8004fd2:	d86b      	bhi.n	80050ac <HAL_TIM_ConfigClockSource+0x16c>
 8004fd4:	2b20      	cmp	r3, #32
 8004fd6:	d060      	beq.n	800509a <HAL_TIM_ConfigClockSource+0x15a>
 8004fd8:	2b20      	cmp	r3, #32
 8004fda:	d867      	bhi.n	80050ac <HAL_TIM_ConfigClockSource+0x16c>
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d05c      	beq.n	800509a <HAL_TIM_ConfigClockSource+0x15a>
 8004fe0:	2b10      	cmp	r3, #16
 8004fe2:	d05a      	beq.n	800509a <HAL_TIM_ConfigClockSource+0x15a>
 8004fe4:	e062      	b.n	80050ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6818      	ldr	r0, [r3, #0]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	6899      	ldr	r1, [r3, #8]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f000 fb19 	bl	800562c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005008:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	609a      	str	r2, [r3, #8]
      break;
 8005012:	e04f      	b.n	80050b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6818      	ldr	r0, [r3, #0]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	6899      	ldr	r1, [r3, #8]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	f000 fb02 	bl	800562c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689a      	ldr	r2, [r3, #8]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005036:	609a      	str	r2, [r3, #8]
      break;
 8005038:	e03c      	b.n	80050b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6818      	ldr	r0, [r3, #0]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6859      	ldr	r1, [r3, #4]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	461a      	mov	r2, r3
 8005048:	f000 fa76 	bl	8005538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2150      	movs	r1, #80	; 0x50
 8005052:	4618      	mov	r0, r3
 8005054:	f000 facf 	bl	80055f6 <TIM_ITRx_SetConfig>
      break;
 8005058:	e02c      	b.n	80050b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6818      	ldr	r0, [r3, #0]
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	6859      	ldr	r1, [r3, #4]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	461a      	mov	r2, r3
 8005068:	f000 fa95 	bl	8005596 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2160      	movs	r1, #96	; 0x60
 8005072:	4618      	mov	r0, r3
 8005074:	f000 fabf 	bl	80055f6 <TIM_ITRx_SetConfig>
      break;
 8005078:	e01c      	b.n	80050b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6818      	ldr	r0, [r3, #0]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	6859      	ldr	r1, [r3, #4]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	461a      	mov	r2, r3
 8005088:	f000 fa56 	bl	8005538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2140      	movs	r1, #64	; 0x40
 8005092:	4618      	mov	r0, r3
 8005094:	f000 faaf 	bl	80055f6 <TIM_ITRx_SetConfig>
      break;
 8005098:	e00c      	b.n	80050b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4619      	mov	r1, r3
 80050a4:	4610      	mov	r0, r2
 80050a6:	f000 faa6 	bl	80055f6 <TIM_ITRx_SetConfig>
      break;
 80050aa:	e003      	b.n	80050b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	73fb      	strb	r3, [r7, #15]
      break;
 80050b0:	e000      	b.n	80050b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b083      	sub	sp, #12
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050d6:	bf00      	nop
 80050d8:	370c      	adds	r7, #12
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr

080050e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050e2:	b480      	push	{r7}
 80050e4:	b083      	sub	sp, #12
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b083      	sub	sp, #12
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050fe:	bf00      	nop
 8005100:	370c      	adds	r7, #12
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr

0800510a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800510a:	b480      	push	{r7}
 800510c:	b083      	sub	sp, #12
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005112:	bf00      	nop
 8005114:	370c      	adds	r7, #12
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
	...

08005120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a34      	ldr	r2, [pc, #208]	; (8005204 <TIM_Base_SetConfig+0xe4>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d00f      	beq.n	8005158 <TIM_Base_SetConfig+0x38>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800513e:	d00b      	beq.n	8005158 <TIM_Base_SetConfig+0x38>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a31      	ldr	r2, [pc, #196]	; (8005208 <TIM_Base_SetConfig+0xe8>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d007      	beq.n	8005158 <TIM_Base_SetConfig+0x38>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a30      	ldr	r2, [pc, #192]	; (800520c <TIM_Base_SetConfig+0xec>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d003      	beq.n	8005158 <TIM_Base_SetConfig+0x38>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a2f      	ldr	r2, [pc, #188]	; (8005210 <TIM_Base_SetConfig+0xf0>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d108      	bne.n	800516a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800515e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	4313      	orrs	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a25      	ldr	r2, [pc, #148]	; (8005204 <TIM_Base_SetConfig+0xe4>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d01b      	beq.n	80051aa <TIM_Base_SetConfig+0x8a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005178:	d017      	beq.n	80051aa <TIM_Base_SetConfig+0x8a>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a22      	ldr	r2, [pc, #136]	; (8005208 <TIM_Base_SetConfig+0xe8>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d013      	beq.n	80051aa <TIM_Base_SetConfig+0x8a>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a21      	ldr	r2, [pc, #132]	; (800520c <TIM_Base_SetConfig+0xec>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d00f      	beq.n	80051aa <TIM_Base_SetConfig+0x8a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a20      	ldr	r2, [pc, #128]	; (8005210 <TIM_Base_SetConfig+0xf0>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d00b      	beq.n	80051aa <TIM_Base_SetConfig+0x8a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a1f      	ldr	r2, [pc, #124]	; (8005214 <TIM_Base_SetConfig+0xf4>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d007      	beq.n	80051aa <TIM_Base_SetConfig+0x8a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a1e      	ldr	r2, [pc, #120]	; (8005218 <TIM_Base_SetConfig+0xf8>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d003      	beq.n	80051aa <TIM_Base_SetConfig+0x8a>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a1d      	ldr	r2, [pc, #116]	; (800521c <TIM_Base_SetConfig+0xfc>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d108      	bne.n	80051bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a08      	ldr	r2, [pc, #32]	; (8005204 <TIM_Base_SetConfig+0xe4>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d103      	bne.n	80051f0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	691a      	ldr	r2, [r3, #16]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	615a      	str	r2, [r3, #20]
}
 80051f6:	bf00      	nop
 80051f8:	3714      	adds	r7, #20
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	40010000 	.word	0x40010000
 8005208:	40000400 	.word	0x40000400
 800520c:	40000800 	.word	0x40000800
 8005210:	40000c00 	.word	0x40000c00
 8005214:	40014000 	.word	0x40014000
 8005218:	40014400 	.word	0x40014400
 800521c:	40014800 	.word	0x40014800

08005220 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	f023 0201 	bic.w	r2, r3, #1
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800524e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f023 0303 	bic.w	r3, r3, #3
 8005256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	4313      	orrs	r3, r2
 8005260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	f023 0302 	bic.w	r3, r3, #2
 8005268:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	4313      	orrs	r3, r2
 8005272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a1c      	ldr	r2, [pc, #112]	; (80052e8 <TIM_OC1_SetConfig+0xc8>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d10c      	bne.n	8005296 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f023 0308 	bic.w	r3, r3, #8
 8005282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	f023 0304 	bic.w	r3, r3, #4
 8005294:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a13      	ldr	r2, [pc, #76]	; (80052e8 <TIM_OC1_SetConfig+0xc8>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d111      	bne.n	80052c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	4313      	orrs	r3, r2
 80052c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	621a      	str	r2, [r3, #32]
}
 80052dc:	bf00      	nop
 80052de:	371c      	adds	r7, #28
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr
 80052e8:	40010000 	.word	0x40010000

080052ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	f023 0210 	bic.w	r2, r3, #16
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800531a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005322:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	021b      	lsls	r3, r3, #8
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	4313      	orrs	r3, r2
 800532e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	f023 0320 	bic.w	r3, r3, #32
 8005336:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	011b      	lsls	r3, r3, #4
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	4313      	orrs	r3, r2
 8005342:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a1e      	ldr	r2, [pc, #120]	; (80053c0 <TIM_OC2_SetConfig+0xd4>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d10d      	bne.n	8005368 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005352:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	011b      	lsls	r3, r3, #4
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	4313      	orrs	r3, r2
 800535e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005366:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a15      	ldr	r2, [pc, #84]	; (80053c0 <TIM_OC2_SetConfig+0xd4>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d113      	bne.n	8005398 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800537e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	4313      	orrs	r3, r2
 800538a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	4313      	orrs	r3, r2
 8005396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	621a      	str	r2, [r3, #32]
}
 80053b2:	bf00      	nop
 80053b4:	371c      	adds	r7, #28
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	40010000 	.word	0x40010000

080053c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b087      	sub	sp, #28
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f023 0303 	bic.w	r3, r3, #3
 80053fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68fa      	ldr	r2, [r7, #12]
 8005402:	4313      	orrs	r3, r2
 8005404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800540c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	021b      	lsls	r3, r3, #8
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	4313      	orrs	r3, r2
 8005418:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a1d      	ldr	r2, [pc, #116]	; (8005494 <TIM_OC3_SetConfig+0xd0>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d10d      	bne.n	800543e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005428:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	021b      	lsls	r3, r3, #8
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	4313      	orrs	r3, r2
 8005434:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800543c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a14      	ldr	r2, [pc, #80]	; (8005494 <TIM_OC3_SetConfig+0xd0>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d113      	bne.n	800546e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800544c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005454:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	695b      	ldr	r3, [r3, #20]
 800545a:	011b      	lsls	r3, r3, #4
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	4313      	orrs	r3, r2
 8005460:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	011b      	lsls	r3, r3, #4
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	697a      	ldr	r2, [r7, #20]
 8005486:	621a      	str	r2, [r3, #32]
}
 8005488:	bf00      	nop
 800548a:	371c      	adds	r7, #28
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	40010000 	.word	0x40010000

08005498 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005498:	b480      	push	{r7}
 800549a:	b087      	sub	sp, #28
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	021b      	lsls	r3, r3, #8
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	4313      	orrs	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	031b      	lsls	r3, r3, #12
 80054ea:	693a      	ldr	r2, [r7, #16]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a10      	ldr	r2, [pc, #64]	; (8005534 <TIM_OC4_SetConfig+0x9c>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d109      	bne.n	800550c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	019b      	lsls	r3, r3, #6
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	4313      	orrs	r3, r2
 800550a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	621a      	str	r2, [r3, #32]
}
 8005526:	bf00      	nop
 8005528:	371c      	adds	r7, #28
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	40010000 	.word	0x40010000

08005538 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005538:	b480      	push	{r7}
 800553a:	b087      	sub	sp, #28
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6a1b      	ldr	r3, [r3, #32]
 8005548:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	f023 0201 	bic.w	r2, r3, #1
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005562:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	011b      	lsls	r3, r3, #4
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	4313      	orrs	r3, r2
 800556c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f023 030a 	bic.w	r3, r3, #10
 8005574:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	4313      	orrs	r3, r2
 800557c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	621a      	str	r2, [r3, #32]
}
 800558a:	bf00      	nop
 800558c:	371c      	adds	r7, #28
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr

08005596 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005596:	b480      	push	{r7}
 8005598:	b087      	sub	sp, #28
 800559a:	af00      	add	r7, sp, #0
 800559c:	60f8      	str	r0, [r7, #12]
 800559e:	60b9      	str	r1, [r7, #8]
 80055a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	f023 0210 	bic.w	r2, r3, #16
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	031b      	lsls	r3, r3, #12
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	011b      	lsls	r3, r3, #4
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	4313      	orrs	r3, r2
 80055dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	621a      	str	r2, [r3, #32]
}
 80055ea:	bf00      	nop
 80055ec:	371c      	adds	r7, #28
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055f6:	b480      	push	{r7}
 80055f8:	b085      	sub	sp, #20
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
 80055fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800560c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800560e:	683a      	ldr	r2, [r7, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	4313      	orrs	r3, r2
 8005614:	f043 0307 	orr.w	r3, r3, #7
 8005618:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	609a      	str	r2, [r3, #8]
}
 8005620:	bf00      	nop
 8005622:	3714      	adds	r7, #20
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800562c:	b480      	push	{r7}
 800562e:	b087      	sub	sp, #28
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
 8005638:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005646:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	021a      	lsls	r2, r3, #8
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	431a      	orrs	r2, r3
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	4313      	orrs	r3, r2
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	4313      	orrs	r3, r2
 8005658:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	609a      	str	r2, [r3, #8]
}
 8005660:	bf00      	nop
 8005662:	371c      	adds	r7, #28
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	f003 031f 	and.w	r3, r3, #31
 800567e:	2201      	movs	r2, #1
 8005680:	fa02 f303 	lsl.w	r3, r2, r3
 8005684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6a1a      	ldr	r2, [r3, #32]
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	43db      	mvns	r3, r3
 800568e:	401a      	ands	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a1a      	ldr	r2, [r3, #32]
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f003 031f 	and.w	r3, r3, #31
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	fa01 f303 	lsl.w	r3, r1, r3
 80056a4:	431a      	orrs	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	621a      	str	r2, [r3, #32]
}
 80056aa:	bf00      	nop
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
	...

080056b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d101      	bne.n	80056d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056cc:	2302      	movs	r3, #2
 80056ce:	e050      	b.n	8005772 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2202      	movs	r2, #2
 80056dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	4313      	orrs	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68fa      	ldr	r2, [r7, #12]
 8005708:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a1c      	ldr	r2, [pc, #112]	; (8005780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d018      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800571c:	d013      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a18      	ldr	r2, [pc, #96]	; (8005784 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d00e      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a16      	ldr	r2, [pc, #88]	; (8005788 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d009      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a15      	ldr	r2, [pc, #84]	; (800578c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d004      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a13      	ldr	r2, [pc, #76]	; (8005790 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d10c      	bne.n	8005760 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800574c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	4313      	orrs	r3, r2
 8005756:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	40010000 	.word	0x40010000
 8005784:	40000400 	.word	0x40000400
 8005788:	40000800 	.word	0x40000800
 800578c:	40000c00 	.word	0x40000c00
 8005790:	40014000 	.word	0x40014000

08005794 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800579e:	2300      	movs	r3, #0
 80057a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d101      	bne.n	80057b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80057ac:	2302      	movs	r3, #2
 80057ae:	e03d      	b.n	800582c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	4313      	orrs	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	4313      	orrs	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	69db      	ldr	r3, [r3, #28]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3714      	adds	r7, #20
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800584c:	b480      	push	{r7}
 800584e:	b083      	sub	sp, #12
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005854:	bf00      	nop
 8005856:	370c      	adds	r7, #12
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr

08005860 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d101      	bne.n	8005872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e03f      	b.n	80058f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d106      	bne.n	800588c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fd fe2a 	bl	80034e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2224      	movs	r2, #36	; 0x24
 8005890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68da      	ldr	r2, [r3, #12]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f829 	bl	80058fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	691a      	ldr	r2, [r3, #16]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	695a      	ldr	r2, [r3, #20]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2220      	movs	r2, #32
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3708      	adds	r7, #8
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
	...

080058fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005900:	b0c0      	sub	sp, #256	; 0x100
 8005902:	af00      	add	r7, sp, #0
 8005904:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	691b      	ldr	r3, [r3, #16]
 8005910:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005918:	68d9      	ldr	r1, [r3, #12]
 800591a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	ea40 0301 	orr.w	r3, r0, r1
 8005924:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800592a:	689a      	ldr	r2, [r3, #8]
 800592c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	431a      	orrs	r2, r3
 8005934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	431a      	orrs	r2, r3
 800593c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005940:	69db      	ldr	r3, [r3, #28]
 8005942:	4313      	orrs	r3, r2
 8005944:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005954:	f021 010c 	bic.w	r1, r1, #12
 8005958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005962:	430b      	orrs	r3, r1
 8005964:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005976:	6999      	ldr	r1, [r3, #24]
 8005978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	ea40 0301 	orr.w	r3, r0, r1
 8005982:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	4b8f      	ldr	r3, [pc, #572]	; (8005bc8 <UART_SetConfig+0x2cc>)
 800598c:	429a      	cmp	r2, r3
 800598e:	d005      	beq.n	800599c <UART_SetConfig+0xa0>
 8005990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	4b8d      	ldr	r3, [pc, #564]	; (8005bcc <UART_SetConfig+0x2d0>)
 8005998:	429a      	cmp	r2, r3
 800599a:	d104      	bne.n	80059a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800599c:	f7fe fe0c 	bl	80045b8 <HAL_RCC_GetPCLK2Freq>
 80059a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80059a4:	e003      	b.n	80059ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80059a6:	f7fe fdf3 	bl	8004590 <HAL_RCC_GetPCLK1Freq>
 80059aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059b2:	69db      	ldr	r3, [r3, #28]
 80059b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059b8:	f040 810c 	bne.w	8005bd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80059bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059c0:	2200      	movs	r2, #0
 80059c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80059c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80059ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80059ce:	4622      	mov	r2, r4
 80059d0:	462b      	mov	r3, r5
 80059d2:	1891      	adds	r1, r2, r2
 80059d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80059d6:	415b      	adcs	r3, r3
 80059d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80059de:	4621      	mov	r1, r4
 80059e0:	eb12 0801 	adds.w	r8, r2, r1
 80059e4:	4629      	mov	r1, r5
 80059e6:	eb43 0901 	adc.w	r9, r3, r1
 80059ea:	f04f 0200 	mov.w	r2, #0
 80059ee:	f04f 0300 	mov.w	r3, #0
 80059f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80059fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80059fe:	4690      	mov	r8, r2
 8005a00:	4699      	mov	r9, r3
 8005a02:	4623      	mov	r3, r4
 8005a04:	eb18 0303 	adds.w	r3, r8, r3
 8005a08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005a0c:	462b      	mov	r3, r5
 8005a0e:	eb49 0303 	adc.w	r3, r9, r3
 8005a12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005a26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	18db      	adds	r3, r3, r3
 8005a2e:	653b      	str	r3, [r7, #80]	; 0x50
 8005a30:	4613      	mov	r3, r2
 8005a32:	eb42 0303 	adc.w	r3, r2, r3
 8005a36:	657b      	str	r3, [r7, #84]	; 0x54
 8005a38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005a3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005a40:	f7fb f870 	bl	8000b24 <__aeabi_uldivmod>
 8005a44:	4602      	mov	r2, r0
 8005a46:	460b      	mov	r3, r1
 8005a48:	4b61      	ldr	r3, [pc, #388]	; (8005bd0 <UART_SetConfig+0x2d4>)
 8005a4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a4e:	095b      	lsrs	r3, r3, #5
 8005a50:	011c      	lsls	r4, r3, #4
 8005a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a56:	2200      	movs	r2, #0
 8005a58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005a60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005a64:	4642      	mov	r2, r8
 8005a66:	464b      	mov	r3, r9
 8005a68:	1891      	adds	r1, r2, r2
 8005a6a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005a6c:	415b      	adcs	r3, r3
 8005a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005a74:	4641      	mov	r1, r8
 8005a76:	eb12 0a01 	adds.w	sl, r2, r1
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	eb43 0b01 	adc.w	fp, r3, r1
 8005a80:	f04f 0200 	mov.w	r2, #0
 8005a84:	f04f 0300 	mov.w	r3, #0
 8005a88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a94:	4692      	mov	sl, r2
 8005a96:	469b      	mov	fp, r3
 8005a98:	4643      	mov	r3, r8
 8005a9a:	eb1a 0303 	adds.w	r3, sl, r3
 8005a9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005aa2:	464b      	mov	r3, r9
 8005aa4:	eb4b 0303 	adc.w	r3, fp, r3
 8005aa8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ab8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005abc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	18db      	adds	r3, r3, r3
 8005ac4:	643b      	str	r3, [r7, #64]	; 0x40
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	eb42 0303 	adc.w	r3, r2, r3
 8005acc:	647b      	str	r3, [r7, #68]	; 0x44
 8005ace:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005ad2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ad6:	f7fb f825 	bl	8000b24 <__aeabi_uldivmod>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	4611      	mov	r1, r2
 8005ae0:	4b3b      	ldr	r3, [pc, #236]	; (8005bd0 <UART_SetConfig+0x2d4>)
 8005ae2:	fba3 2301 	umull	r2, r3, r3, r1
 8005ae6:	095b      	lsrs	r3, r3, #5
 8005ae8:	2264      	movs	r2, #100	; 0x64
 8005aea:	fb02 f303 	mul.w	r3, r2, r3
 8005aee:	1acb      	subs	r3, r1, r3
 8005af0:	00db      	lsls	r3, r3, #3
 8005af2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005af6:	4b36      	ldr	r3, [pc, #216]	; (8005bd0 <UART_SetConfig+0x2d4>)
 8005af8:	fba3 2302 	umull	r2, r3, r3, r2
 8005afc:	095b      	lsrs	r3, r3, #5
 8005afe:	005b      	lsls	r3, r3, #1
 8005b00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b04:	441c      	add	r4, r3
 8005b06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005b10:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005b14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005b18:	4642      	mov	r2, r8
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	1891      	adds	r1, r2, r2
 8005b1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005b20:	415b      	adcs	r3, r3
 8005b22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b28:	4641      	mov	r1, r8
 8005b2a:	1851      	adds	r1, r2, r1
 8005b2c:	6339      	str	r1, [r7, #48]	; 0x30
 8005b2e:	4649      	mov	r1, r9
 8005b30:	414b      	adcs	r3, r1
 8005b32:	637b      	str	r3, [r7, #52]	; 0x34
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005b40:	4659      	mov	r1, fp
 8005b42:	00cb      	lsls	r3, r1, #3
 8005b44:	4651      	mov	r1, sl
 8005b46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b4a:	4651      	mov	r1, sl
 8005b4c:	00ca      	lsls	r2, r1, #3
 8005b4e:	4610      	mov	r0, r2
 8005b50:	4619      	mov	r1, r3
 8005b52:	4603      	mov	r3, r0
 8005b54:	4642      	mov	r2, r8
 8005b56:	189b      	adds	r3, r3, r2
 8005b58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b5c:	464b      	mov	r3, r9
 8005b5e:	460a      	mov	r2, r1
 8005b60:	eb42 0303 	adc.w	r3, r2, r3
 8005b64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005b74:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005b78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	18db      	adds	r3, r3, r3
 8005b80:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b82:	4613      	mov	r3, r2
 8005b84:	eb42 0303 	adc.w	r3, r2, r3
 8005b88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005b92:	f7fa ffc7 	bl	8000b24 <__aeabi_uldivmod>
 8005b96:	4602      	mov	r2, r0
 8005b98:	460b      	mov	r3, r1
 8005b9a:	4b0d      	ldr	r3, [pc, #52]	; (8005bd0 <UART_SetConfig+0x2d4>)
 8005b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8005ba0:	095b      	lsrs	r3, r3, #5
 8005ba2:	2164      	movs	r1, #100	; 0x64
 8005ba4:	fb01 f303 	mul.w	r3, r1, r3
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	00db      	lsls	r3, r3, #3
 8005bac:	3332      	adds	r3, #50	; 0x32
 8005bae:	4a08      	ldr	r2, [pc, #32]	; (8005bd0 <UART_SetConfig+0x2d4>)
 8005bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb4:	095b      	lsrs	r3, r3, #5
 8005bb6:	f003 0207 	and.w	r2, r3, #7
 8005bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4422      	add	r2, r4
 8005bc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005bc4:	e105      	b.n	8005dd2 <UART_SetConfig+0x4d6>
 8005bc6:	bf00      	nop
 8005bc8:	40011000 	.word	0x40011000
 8005bcc:	40011400 	.word	0x40011400
 8005bd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005bde:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005be2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005be6:	4642      	mov	r2, r8
 8005be8:	464b      	mov	r3, r9
 8005bea:	1891      	adds	r1, r2, r2
 8005bec:	6239      	str	r1, [r7, #32]
 8005bee:	415b      	adcs	r3, r3
 8005bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8005bf2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005bf6:	4641      	mov	r1, r8
 8005bf8:	1854      	adds	r4, r2, r1
 8005bfa:	4649      	mov	r1, r9
 8005bfc:	eb43 0501 	adc.w	r5, r3, r1
 8005c00:	f04f 0200 	mov.w	r2, #0
 8005c04:	f04f 0300 	mov.w	r3, #0
 8005c08:	00eb      	lsls	r3, r5, #3
 8005c0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c0e:	00e2      	lsls	r2, r4, #3
 8005c10:	4614      	mov	r4, r2
 8005c12:	461d      	mov	r5, r3
 8005c14:	4643      	mov	r3, r8
 8005c16:	18e3      	adds	r3, r4, r3
 8005c18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005c1c:	464b      	mov	r3, r9
 8005c1e:	eb45 0303 	adc.w	r3, r5, r3
 8005c22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005c32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c36:	f04f 0200 	mov.w	r2, #0
 8005c3a:	f04f 0300 	mov.w	r3, #0
 8005c3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005c42:	4629      	mov	r1, r5
 8005c44:	008b      	lsls	r3, r1, #2
 8005c46:	4621      	mov	r1, r4
 8005c48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c4c:	4621      	mov	r1, r4
 8005c4e:	008a      	lsls	r2, r1, #2
 8005c50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005c54:	f7fa ff66 	bl	8000b24 <__aeabi_uldivmod>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	4b60      	ldr	r3, [pc, #384]	; (8005de0 <UART_SetConfig+0x4e4>)
 8005c5e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c62:	095b      	lsrs	r3, r3, #5
 8005c64:	011c      	lsls	r4, r3, #4
 8005c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005c70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005c74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005c78:	4642      	mov	r2, r8
 8005c7a:	464b      	mov	r3, r9
 8005c7c:	1891      	adds	r1, r2, r2
 8005c7e:	61b9      	str	r1, [r7, #24]
 8005c80:	415b      	adcs	r3, r3
 8005c82:	61fb      	str	r3, [r7, #28]
 8005c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c88:	4641      	mov	r1, r8
 8005c8a:	1851      	adds	r1, r2, r1
 8005c8c:	6139      	str	r1, [r7, #16]
 8005c8e:	4649      	mov	r1, r9
 8005c90:	414b      	adcs	r3, r1
 8005c92:	617b      	str	r3, [r7, #20]
 8005c94:	f04f 0200 	mov.w	r2, #0
 8005c98:	f04f 0300 	mov.w	r3, #0
 8005c9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ca0:	4659      	mov	r1, fp
 8005ca2:	00cb      	lsls	r3, r1, #3
 8005ca4:	4651      	mov	r1, sl
 8005ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005caa:	4651      	mov	r1, sl
 8005cac:	00ca      	lsls	r2, r1, #3
 8005cae:	4610      	mov	r0, r2
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	4642      	mov	r2, r8
 8005cb6:	189b      	adds	r3, r3, r2
 8005cb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005cbc:	464b      	mov	r3, r9
 8005cbe:	460a      	mov	r2, r1
 8005cc0:	eb42 0303 	adc.w	r3, r2, r3
 8005cc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005cd2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005cd4:	f04f 0200 	mov.w	r2, #0
 8005cd8:	f04f 0300 	mov.w	r3, #0
 8005cdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005ce0:	4649      	mov	r1, r9
 8005ce2:	008b      	lsls	r3, r1, #2
 8005ce4:	4641      	mov	r1, r8
 8005ce6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cea:	4641      	mov	r1, r8
 8005cec:	008a      	lsls	r2, r1, #2
 8005cee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005cf2:	f7fa ff17 	bl	8000b24 <__aeabi_uldivmod>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	4b39      	ldr	r3, [pc, #228]	; (8005de0 <UART_SetConfig+0x4e4>)
 8005cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	2164      	movs	r1, #100	; 0x64
 8005d04:	fb01 f303 	mul.w	r3, r1, r3
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	011b      	lsls	r3, r3, #4
 8005d0c:	3332      	adds	r3, #50	; 0x32
 8005d0e:	4a34      	ldr	r2, [pc, #208]	; (8005de0 <UART_SetConfig+0x4e4>)
 8005d10:	fba2 2303 	umull	r2, r3, r2, r3
 8005d14:	095b      	lsrs	r3, r3, #5
 8005d16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d1a:	441c      	add	r4, r3
 8005d1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d20:	2200      	movs	r2, #0
 8005d22:	673b      	str	r3, [r7, #112]	; 0x70
 8005d24:	677a      	str	r2, [r7, #116]	; 0x74
 8005d26:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005d2a:	4642      	mov	r2, r8
 8005d2c:	464b      	mov	r3, r9
 8005d2e:	1891      	adds	r1, r2, r2
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	415b      	adcs	r3, r3
 8005d34:	60fb      	str	r3, [r7, #12]
 8005d36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d3a:	4641      	mov	r1, r8
 8005d3c:	1851      	adds	r1, r2, r1
 8005d3e:	6039      	str	r1, [r7, #0]
 8005d40:	4649      	mov	r1, r9
 8005d42:	414b      	adcs	r3, r1
 8005d44:	607b      	str	r3, [r7, #4]
 8005d46:	f04f 0200 	mov.w	r2, #0
 8005d4a:	f04f 0300 	mov.w	r3, #0
 8005d4e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d52:	4659      	mov	r1, fp
 8005d54:	00cb      	lsls	r3, r1, #3
 8005d56:	4651      	mov	r1, sl
 8005d58:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d5c:	4651      	mov	r1, sl
 8005d5e:	00ca      	lsls	r2, r1, #3
 8005d60:	4610      	mov	r0, r2
 8005d62:	4619      	mov	r1, r3
 8005d64:	4603      	mov	r3, r0
 8005d66:	4642      	mov	r2, r8
 8005d68:	189b      	adds	r3, r3, r2
 8005d6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d6c:	464b      	mov	r3, r9
 8005d6e:	460a      	mov	r2, r1
 8005d70:	eb42 0303 	adc.w	r3, r2, r3
 8005d74:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	663b      	str	r3, [r7, #96]	; 0x60
 8005d80:	667a      	str	r2, [r7, #100]	; 0x64
 8005d82:	f04f 0200 	mov.w	r2, #0
 8005d86:	f04f 0300 	mov.w	r3, #0
 8005d8a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005d8e:	4649      	mov	r1, r9
 8005d90:	008b      	lsls	r3, r1, #2
 8005d92:	4641      	mov	r1, r8
 8005d94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d98:	4641      	mov	r1, r8
 8005d9a:	008a      	lsls	r2, r1, #2
 8005d9c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005da0:	f7fa fec0 	bl	8000b24 <__aeabi_uldivmod>
 8005da4:	4602      	mov	r2, r0
 8005da6:	460b      	mov	r3, r1
 8005da8:	4b0d      	ldr	r3, [pc, #52]	; (8005de0 <UART_SetConfig+0x4e4>)
 8005daa:	fba3 1302 	umull	r1, r3, r3, r2
 8005dae:	095b      	lsrs	r3, r3, #5
 8005db0:	2164      	movs	r1, #100	; 0x64
 8005db2:	fb01 f303 	mul.w	r3, r1, r3
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	011b      	lsls	r3, r3, #4
 8005dba:	3332      	adds	r3, #50	; 0x32
 8005dbc:	4a08      	ldr	r2, [pc, #32]	; (8005de0 <UART_SetConfig+0x4e4>)
 8005dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc2:	095b      	lsrs	r3, r3, #5
 8005dc4:	f003 020f 	and.w	r2, r3, #15
 8005dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4422      	add	r2, r4
 8005dd0:	609a      	str	r2, [r3, #8]
}
 8005dd2:	bf00      	nop
 8005dd4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dde:	bf00      	nop
 8005de0:	51eb851f 	.word	0x51eb851f

08005de4 <arm_mat_trans_f32>:
 8005de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de8:	8802      	ldrh	r2, [r0, #0]
 8005dea:	884b      	ldrh	r3, [r1, #2]
 8005dec:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8005df0:	684f      	ldr	r7, [r1, #4]
 8005df2:	8840      	ldrh	r0, [r0, #2]
 8005df4:	4293      	cmp	r3, r2
 8005df6:	b083      	sub	sp, #12
 8005df8:	d14c      	bne.n	8005e94 <arm_mat_trans_f32+0xb0>
 8005dfa:	f8b1 e000 	ldrh.w	lr, [r1]
 8005dfe:	4586      	cmp	lr, r0
 8005e00:	d148      	bne.n	8005e94 <arm_mat_trans_f32+0xb0>
 8005e02:	ea4f 089e 	mov.w	r8, lr, lsr #2
 8005e06:	009c      	lsls	r4, r3, #2
 8005e08:	f00e 0e03 	and.w	lr, lr, #3
 8005e0c:	fb08 f904 	mul.w	r9, r8, r4
 8005e10:	ea4f 028e 	mov.w	r2, lr, lsl #2
 8005e14:	011d      	lsls	r5, r3, #4
 8005e16:	00db      	lsls	r3, r3, #3
 8005e18:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8005e1c:	eb07 0a04 	add.w	sl, r7, r4
 8005e20:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 8005e24:	9201      	str	r2, [sp, #4]
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	463b      	mov	r3, r7
 8005e2a:	f1b8 0f00 	cmp.w	r8, #0
 8005e2e:	d01d      	beq.n	8005e6c <arm_mat_trans_f32+0x88>
 8005e30:	9900      	ldr	r1, [sp, #0]
 8005e32:	f10c 0210 	add.w	r2, ip, #16
 8005e36:	4439      	add	r1, r7
 8005e38:	4640      	mov	r0, r8
 8005e3a:	f852 6c10 	ldr.w	r6, [r2, #-16]
 8005e3e:	601e      	str	r6, [r3, #0]
 8005e40:	ed52 7a03 	vldr	s15, [r2, #-12]
 8005e44:	191e      	adds	r6, r3, r4
 8005e46:	edc6 7a00 	vstr	s15, [r6]
 8005e4a:	f852 6c08 	ldr.w	r6, [r2, #-8]
 8005e4e:	600e      	str	r6, [r1, #0]
 8005e50:	ed52 7a01 	vldr	s15, [r2, #-4]
 8005e54:	190e      	adds	r6, r1, r4
 8005e56:	3801      	subs	r0, #1
 8005e58:	442b      	add	r3, r5
 8005e5a:	f102 0210 	add.w	r2, r2, #16
 8005e5e:	edc6 7a00 	vstr	s15, [r6]
 8005e62:	4429      	add	r1, r5
 8005e64:	d1e9      	bne.n	8005e3a <arm_mat_trans_f32+0x56>
 8005e66:	44dc      	add	ip, fp
 8005e68:	eb09 0307 	add.w	r3, r9, r7
 8005e6c:	f1be 0f00 	cmp.w	lr, #0
 8005e70:	d009      	beq.n	8005e86 <arm_mat_trans_f32+0xa2>
 8005e72:	4672      	mov	r2, lr
 8005e74:	4661      	mov	r1, ip
 8005e76:	f851 0b04 	ldr.w	r0, [r1], #4
 8005e7a:	6018      	str	r0, [r3, #0]
 8005e7c:	3a01      	subs	r2, #1
 8005e7e:	4423      	add	r3, r4
 8005e80:	d1f9      	bne.n	8005e76 <arm_mat_trans_f32+0x92>
 8005e82:	9b01      	ldr	r3, [sp, #4]
 8005e84:	449c      	add	ip, r3
 8005e86:	3704      	adds	r7, #4
 8005e88:	4557      	cmp	r7, sl
 8005e8a:	d1cd      	bne.n	8005e28 <arm_mat_trans_f32+0x44>
 8005e8c:	2000      	movs	r0, #0
 8005e8e:	b003      	add	sp, #12
 8005e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e94:	f06f 0002 	mvn.w	r0, #2
 8005e98:	e7f9      	b.n	8005e8e <arm_mat_trans_f32+0xaa>
 8005e9a:	bf00      	nop

08005e9c <arm_mat_sub_f32>:
 8005e9c:	b4f0      	push	{r4, r5, r6, r7}
 8005e9e:	e9d1 4700 	ldrd	r4, r7, [r1]
 8005ea2:	6803      	ldr	r3, [r0, #0]
 8005ea4:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8005ea8:	6856      	ldr	r6, [r2, #4]
 8005eaa:	42a3      	cmp	r3, r4
 8005eac:	d15d      	bne.n	8005f6a <arm_mat_sub_f32+0xce>
 8005eae:	6812      	ldr	r2, [r2, #0]
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d15a      	bne.n	8005f6a <arm_mat_sub_f32+0xce>
 8005eb4:	8803      	ldrh	r3, [r0, #0]
 8005eb6:	8844      	ldrh	r4, [r0, #2]
 8005eb8:	fb04 f403 	mul.w	r4, r4, r3
 8005ebc:	08a5      	lsrs	r5, r4, #2
 8005ebe:	d032      	beq.n	8005f26 <arm_mat_sub_f32+0x8a>
 8005ec0:	f10c 0110 	add.w	r1, ip, #16
 8005ec4:	f107 0210 	add.w	r2, r7, #16
 8005ec8:	f106 0310 	add.w	r3, r6, #16
 8005ecc:	4628      	mov	r0, r5
 8005ece:	ed12 7a04 	vldr	s14, [r2, #-16]
 8005ed2:	ed51 7a04 	vldr	s15, [r1, #-16]
 8005ed6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005eda:	3801      	subs	r0, #1
 8005edc:	ed43 7a04 	vstr	s15, [r3, #-16]
 8005ee0:	ed12 7a03 	vldr	s14, [r2, #-12]
 8005ee4:	ed51 7a03 	vldr	s15, [r1, #-12]
 8005ee8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005eec:	f101 0110 	add.w	r1, r1, #16
 8005ef0:	ed43 7a03 	vstr	s15, [r3, #-12]
 8005ef4:	ed12 7a02 	vldr	s14, [r2, #-8]
 8005ef8:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 8005efc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f00:	f102 0210 	add.w	r2, r2, #16
 8005f04:	ed43 7a02 	vstr	s15, [r3, #-8]
 8005f08:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 8005f0c:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 8005f10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f14:	f103 0310 	add.w	r3, r3, #16
 8005f18:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8005f1c:	d1d7      	bne.n	8005ece <arm_mat_sub_f32+0x32>
 8005f1e:	012b      	lsls	r3, r5, #4
 8005f20:	449c      	add	ip, r3
 8005f22:	441f      	add	r7, r3
 8005f24:	441e      	add	r6, r3
 8005f26:	f014 0403 	ands.w	r4, r4, #3
 8005f2a:	d01b      	beq.n	8005f64 <arm_mat_sub_f32+0xc8>
 8005f2c:	eddc 7a00 	vldr	s15, [ip]
 8005f30:	ed97 7a00 	vldr	s14, [r7]
 8005f34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f38:	3c01      	subs	r4, #1
 8005f3a:	edc6 7a00 	vstr	s15, [r6]
 8005f3e:	d011      	beq.n	8005f64 <arm_mat_sub_f32+0xc8>
 8005f40:	eddc 7a01 	vldr	s15, [ip, #4]
 8005f44:	ed97 7a01 	vldr	s14, [r7, #4]
 8005f48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f4c:	2c01      	cmp	r4, #1
 8005f4e:	edc6 7a01 	vstr	s15, [r6, #4]
 8005f52:	d007      	beq.n	8005f64 <arm_mat_sub_f32+0xc8>
 8005f54:	eddc 7a02 	vldr	s15, [ip, #8]
 8005f58:	ed97 7a02 	vldr	s14, [r7, #8]
 8005f5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f60:	edc6 7a02 	vstr	s15, [r6, #8]
 8005f64:	2000      	movs	r0, #0
 8005f66:	bcf0      	pop	{r4, r5, r6, r7}
 8005f68:	4770      	bx	lr
 8005f6a:	f06f 0002 	mvn.w	r0, #2
 8005f6e:	e7fa      	b.n	8005f66 <arm_mat_sub_f32+0xca>

08005f70 <arm_mat_mult_f32>:
 8005f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f74:	8845      	ldrh	r5, [r0, #2]
 8005f76:	880b      	ldrh	r3, [r1, #0]
 8005f78:	8806      	ldrh	r6, [r0, #0]
 8005f7a:	6847      	ldr	r7, [r0, #4]
 8005f7c:	6854      	ldr	r4, [r2, #4]
 8005f7e:	6848      	ldr	r0, [r1, #4]
 8005f80:	b08b      	sub	sp, #44	; 0x2c
 8005f82:	42ab      	cmp	r3, r5
 8005f84:	9109      	str	r1, [sp, #36]	; 0x24
 8005f86:	9604      	str	r6, [sp, #16]
 8005f88:	8849      	ldrh	r1, [r1, #2]
 8005f8a:	f040 808a 	bne.w	80060a2 <arm_mat_mult_f32+0x132>
 8005f8e:	8815      	ldrh	r5, [r2, #0]
 8005f90:	42b5      	cmp	r5, r6
 8005f92:	f040 8086 	bne.w	80060a2 <arm_mat_mult_f32+0x132>
 8005f96:	8852      	ldrh	r2, [r2, #2]
 8005f98:	428a      	cmp	r2, r1
 8005f9a:	f040 8082 	bne.w	80060a2 <arm_mat_mult_f32+0x132>
 8005f9e:	ea4f 0893 	mov.w	r8, r3, lsr #2
 8005fa2:	1d01      	adds	r1, r0, #4
 8005fa4:	0116      	lsls	r6, r2, #4
 8005fa6:	9108      	str	r1, [sp, #32]
 8005fa8:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 8005fac:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 8005fb0:	9101      	str	r1, [sp, #4]
 8005fb2:	fb06 f108 	mul.w	r1, r6, r8
 8005fb6:	0095      	lsls	r5, r2, #2
 8005fb8:	9103      	str	r1, [sp, #12]
 8005fba:	00d2      	lsls	r2, r2, #3
 8005fbc:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8005fc0:	f003 0903 	and.w	r9, r3, #3
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	f107 0b10 	add.w	fp, r7, #16
 8005fca:	eb04 0a05 	add.w	sl, r4, r5
 8005fce:	9107      	str	r1, [sp, #28]
 8005fd0:	9202      	str	r2, [sp, #8]
 8005fd2:	9306      	str	r3, [sp, #24]
 8005fd4:	f1ab 0310 	sub.w	r3, fp, #16
 8005fd8:	9305      	str	r3, [sp, #20]
 8005fda:	9b07      	ldr	r3, [sp, #28]
 8005fdc:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005fe0:	eb03 0c0a 	add.w	ip, r3, sl
 8005fe4:	eddf 7a31 	vldr	s15, [pc, #196]	; 80060ac <arm_mat_mult_f32+0x13c>
 8005fe8:	f1b8 0f00 	cmp.w	r8, #0
 8005fec:	d053      	beq.n	8006096 <arm_mat_mult_f32+0x126>
 8005fee:	9b02      	ldr	r3, [sp, #8]
 8005ff0:	4644      	mov	r4, r8
 8005ff2:	18c1      	adds	r1, r0, r3
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	465b      	mov	r3, fp
 8005ff8:	ed92 6a00 	vldr	s12, [r2]
 8005ffc:	ed13 7a04 	vldr	s14, [r3, #-16]
 8006000:	ed53 4a03 	vldr	s9, [r3, #-12]
 8006004:	ed53 6a02 	vldr	s13, [r3, #-8]
 8006008:	ed91 5a00 	vldr	s10, [r1]
 800600c:	ed53 5a01 	vldr	s11, [r3, #-4]
 8006010:	1957      	adds	r7, r2, r5
 8006012:	ee27 7a06 	vmul.f32	s14, s14, s12
 8006016:	ed97 6a00 	vldr	s12, [r7]
 800601a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800601e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006022:	194f      	adds	r7, r1, r5
 8006024:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006028:	ee26 7a85 	vmul.f32	s14, s13, s10
 800602c:	edd7 7a00 	vldr	s15, [r7]
 8006030:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006034:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006038:	3c01      	subs	r4, #1
 800603a:	4432      	add	r2, r6
 800603c:	4431      	add	r1, r6
 800603e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006042:	f103 0310 	add.w	r3, r3, #16
 8006046:	d1d7      	bne.n	8005ff8 <arm_mat_mult_f32+0x88>
 8006048:	9b03      	ldr	r3, [sp, #12]
 800604a:	9a01      	ldr	r2, [sp, #4]
 800604c:	4418      	add	r0, r3
 800604e:	f1b9 0f00 	cmp.w	r9, #0
 8006052:	d00b      	beq.n	800606c <arm_mat_mult_f32+0xfc>
 8006054:	464b      	mov	r3, r9
 8006056:	edd0 6a00 	vldr	s13, [r0]
 800605a:	ecb2 7a01 	vldmia	r2!, {s14}
 800605e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006062:	3b01      	subs	r3, #1
 8006064:	4428      	add	r0, r5
 8006066:	ee77 7a87 	vadd.f32	s15, s15, s14
 800606a:	d1f4      	bne.n	8006056 <arm_mat_mult_f32+0xe6>
 800606c:	ecec 7a01 	vstmia	ip!, {s15}
 8006070:	45d4      	cmp	ip, sl
 8006072:	4670      	mov	r0, lr
 8006074:	f10e 0e04 	add.w	lr, lr, #4
 8006078:	d1b4      	bne.n	8005fe4 <arm_mat_mult_f32+0x74>
 800607a:	9a01      	ldr	r2, [sp, #4]
 800607c:	9b06      	ldr	r3, [sp, #24]
 800607e:	4611      	mov	r1, r2
 8006080:	4419      	add	r1, r3
 8006082:	449b      	add	fp, r3
 8006084:	9b04      	ldr	r3, [sp, #16]
 8006086:	9101      	str	r1, [sp, #4]
 8006088:	3b01      	subs	r3, #1
 800608a:	44aa      	add	sl, r5
 800608c:	9304      	str	r3, [sp, #16]
 800608e:	d004      	beq.n	800609a <arm_mat_mult_f32+0x12a>
 8006090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006092:	6858      	ldr	r0, [r3, #4]
 8006094:	e79e      	b.n	8005fd4 <arm_mat_mult_f32+0x64>
 8006096:	9a05      	ldr	r2, [sp, #20]
 8006098:	e7d9      	b.n	800604e <arm_mat_mult_f32+0xde>
 800609a:	4618      	mov	r0, r3
 800609c:	b00b      	add	sp, #44	; 0x2c
 800609e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a2:	f06f 0002 	mvn.w	r0, #2
 80060a6:	b00b      	add	sp, #44	; 0x2c
 80060a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ac:	00000000 	.word	0x00000000

080060b0 <arm_mat_inverse_f32>:
 80060b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060b4:	8843      	ldrh	r3, [r0, #2]
 80060b6:	8804      	ldrh	r4, [r0, #0]
 80060b8:	684e      	ldr	r6, [r1, #4]
 80060ba:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80060be:	b087      	sub	sp, #28
 80060c0:	429c      	cmp	r4, r3
 80060c2:	9301      	str	r3, [sp, #4]
 80060c4:	9603      	str	r6, [sp, #12]
 80060c6:	f040 80ea 	bne.w	800629e <arm_mat_inverse_f32+0x1ee>
 80060ca:	880a      	ldrh	r2, [r1, #0]
 80060cc:	884b      	ldrh	r3, [r1, #2]
 80060ce:	4293      	cmp	r3, r2
 80060d0:	f040 80e5 	bne.w	800629e <arm_mat_inverse_f32+0x1ee>
 80060d4:	429c      	cmp	r4, r3
 80060d6:	f040 80e2 	bne.w	800629e <arm_mat_inverse_f32+0x1ee>
 80060da:	9005      	str	r0, [sp, #20]
 80060dc:	b30c      	cbz	r4, 8006122 <arm_mat_inverse_f32+0x72>
 80060de:	f04f 5b7e 	mov.w	fp, #1065353216	; 0x3f800000
 80060e2:	1e67      	subs	r7, r4, #1
 80060e4:	f846 bb04 	str.w	fp, [r6], #4
 80060e8:	d01b      	beq.n	8006122 <arm_mat_inverse_f32+0x72>
 80060ea:	f04f 0801 	mov.w	r8, #1
 80060ee:	00ba      	lsls	r2, r7, #2
 80060f0:	eb06 0a02 	add.w	sl, r6, r2
 80060f4:	ea4f 0588 	mov.w	r5, r8, lsl #2
 80060f8:	4630      	mov	r0, r6
 80060fa:	2100      	movs	r1, #0
 80060fc:	f000 f970 	bl	80063e0 <memset>
 8006100:	eb0a 0605 	add.w	r6, sl, r5
 8006104:	462a      	mov	r2, r5
 8006106:	2100      	movs	r1, #0
 8006108:	4650      	mov	r0, sl
 800610a:	f1b8 0f00 	cmp.w	r8, #0
 800610e:	f000 80cb 	beq.w	80062a8 <arm_mat_inverse_f32+0x1f8>
 8006112:	f000 f965 	bl	80063e0 <memset>
 8006116:	3f01      	subs	r7, #1
 8006118:	f108 0801 	add.w	r8, r8, #1
 800611c:	f846 bb04 	str.w	fp, [r6], #4
 8006120:	d1e5      	bne.n	80060ee <arm_mat_inverse_f32+0x3e>
 8006122:	9b01      	ldr	r3, [sp, #4]
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 80b5 	beq.w	8006294 <arm_mat_inverse_f32+0x1e4>
 800612a:	009d      	lsls	r5, r3, #2
 800612c:	eb09 0205 	add.w	r2, r9, r5
 8006130:	46cc      	mov	ip, r9
 8006132:	9202      	str	r2, [sp, #8]
 8006134:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006138:	1d2a      	adds	r2, r5, #4
 800613a:	9204      	str	r2, [sp, #16]
 800613c:	462f      	mov	r7, r5
 800613e:	469e      	mov	lr, r3
 8006140:	2600      	movs	r6, #0
 8006142:	9b02      	ldr	r3, [sp, #8]
 8006144:	eddc 6a00 	vldr	s13, [ip]
 8006148:	42b4      	cmp	r4, r6
 800614a:	eba3 0b07 	sub.w	fp, r3, r7
 800614e:	f000 80a1 	beq.w	8006294 <arm_mat_inverse_f32+0x1e4>
 8006152:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80062b8 <arm_mat_inverse_f32+0x208>
 8006156:	4632      	mov	r2, r6
 8006158:	4663      	mov	r3, ip
 800615a:	e00b      	b.n	8006174 <arm_mat_inverse_f32+0xc4>
 800615c:	eef4 7a47 	vcmp.f32	s15, s14
 8006160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006164:	f102 0201 	add.w	r2, r2, #1
 8006168:	bfc8      	it	gt
 800616a:	eeb0 7a67 	vmovgt.f32	s14, s15
 800616e:	42a2      	cmp	r2, r4
 8006170:	442b      	add	r3, r5
 8006172:	d014      	beq.n	800619e <arm_mat_inverse_f32+0xee>
 8006174:	edd3 7a00 	vldr	s15, [r3]
 8006178:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800617c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006180:	eeb1 6a67 	vneg.f32	s12, s15
 8006184:	dcea      	bgt.n	800615c <arm_mat_inverse_f32+0xac>
 8006186:	eeb4 6a47 	vcmp.f32	s12, s14
 800618a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800618e:	f102 0201 	add.w	r2, r2, #1
 8006192:	bfc8      	it	gt
 8006194:	eeb0 7a46 	vmovgt.f32	s14, s12
 8006198:	42a2      	cmp	r2, r4
 800619a:	442b      	add	r3, r5
 800619c:	d1ea      	bne.n	8006174 <arm_mat_inverse_f32+0xc4>
 800619e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80061a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061a6:	d075      	beq.n	8006294 <arm_mat_inverse_f32+0x1e4>
 80061a8:	eef5 6a40 	vcmp.f32	s13, #0.0
 80061ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061b0:	d070      	beq.n	8006294 <arm_mat_inverse_f32+0x1e4>
 80061b2:	4672      	mov	r2, lr
 80061b4:	4663      	mov	r3, ip
 80061b6:	ed93 7a00 	vldr	s14, [r3]
 80061ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80061be:	3a01      	subs	r2, #1
 80061c0:	ece3 7a01 	vstmia	r3!, {s15}
 80061c4:	d1f7      	bne.n	80061b6 <arm_mat_inverse_f32+0x106>
 80061c6:	9901      	ldr	r1, [sp, #4]
 80061c8:	464b      	mov	r3, r9
 80061ca:	ed93 7a00 	vldr	s14, [r3]
 80061ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80061d2:	3901      	subs	r1, #1
 80061d4:	ece3 7a01 	vstmia	r3!, {s15}
 80061d8:	d1f7      	bne.n	80061ca <arm_mat_inverse_f32+0x11a>
 80061da:	9803      	ldr	r0, [sp, #12]
 80061dc:	ea4f 0886 	mov.w	r8, r6, lsl #2
 80061e0:	42b1      	cmp	r1, r6
 80061e2:	d039      	beq.n	8006258 <arm_mat_inverse_f32+0x1a8>
 80061e4:	eddb 6a00 	vldr	s13, [fp]
 80061e8:	465a      	mov	r2, fp
 80061ea:	4673      	mov	r3, lr
 80061ec:	46e2      	mov	sl, ip
 80061ee:	ecba 7a01 	vldmia	sl!, {s14}
 80061f2:	edd2 7a00 	vldr	s15, [r2]
 80061f6:	ee26 7a87 	vmul.f32	s14, s13, s14
 80061fa:	3b01      	subs	r3, #1
 80061fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006200:	ece2 7a01 	vstmia	r2!, {s15}
 8006204:	d1f3      	bne.n	80061ee <arm_mat_inverse_f32+0x13e>
 8006206:	9b01      	ldr	r3, [sp, #4]
 8006208:	44bb      	add	fp, r7
 800620a:	4602      	mov	r2, r0
 800620c:	46ca      	mov	sl, r9
 800620e:	ecba 7a01 	vldmia	sl!, {s14}
 8006212:	edd2 7a00 	vldr	s15, [r2]
 8006216:	ee26 7a87 	vmul.f32	s14, s13, s14
 800621a:	3b01      	subs	r3, #1
 800621c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006220:	ece2 7a01 	vstmia	r2!, {s15}
 8006224:	d1f3      	bne.n	800620e <arm_mat_inverse_f32+0x15e>
 8006226:	4428      	add	r0, r5
 8006228:	3101      	adds	r1, #1
 800622a:	428c      	cmp	r4, r1
 800622c:	44c3      	add	fp, r8
 800622e:	d1d7      	bne.n	80061e0 <arm_mat_inverse_f32+0x130>
 8006230:	9b04      	ldr	r3, [sp, #16]
 8006232:	f1be 0e01 	subs.w	lr, lr, #1
 8006236:	f106 0601 	add.w	r6, r6, #1
 800623a:	449c      	add	ip, r3
 800623c:	f1a7 0704 	sub.w	r7, r7, #4
 8006240:	44a9      	add	r9, r5
 8006242:	f47f af7e 	bne.w	8006142 <arm_mat_inverse_f32+0x92>
 8006246:	eef5 6a40 	vcmp.f32	s13, #0.0
 800624a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800624e:	d006      	beq.n	800625e <arm_mat_inverse_f32+0x1ae>
 8006250:	2000      	movs	r0, #0
 8006252:	b007      	add	sp, #28
 8006254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006258:	44bb      	add	fp, r7
 800625a:	4428      	add	r0, r5
 800625c:	e7e4      	b.n	8006228 <arm_mat_inverse_f32+0x178>
 800625e:	9b05      	ldr	r3, [sp, #20]
 8006260:	9a01      	ldr	r2, [sp, #4]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	edd3 7a00 	vldr	s15, [r3]
 8006268:	eef5 7a40 	vcmp.f32	s15, #0.0
 800626c:	fb02 f204 	mul.w	r2, r2, r4
 8006270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006274:	4614      	mov	r4, r2
 8006276:	bf08      	it	eq
 8006278:	3304      	addeq	r3, #4
 800627a:	d007      	beq.n	800628c <arm_mat_inverse_f32+0x1dc>
 800627c:	e7e8      	b.n	8006250 <arm_mat_inverse_f32+0x1a0>
 800627e:	ecf3 7a01 	vldmia	r3!, {s15}
 8006282:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800628a:	d1e1      	bne.n	8006250 <arm_mat_inverse_f32+0x1a0>
 800628c:	f10e 0e01 	add.w	lr, lr, #1
 8006290:	4574      	cmp	r4, lr
 8006292:	d1f4      	bne.n	800627e <arm_mat_inverse_f32+0x1ce>
 8006294:	f06f 0004 	mvn.w	r0, #4
 8006298:	b007      	add	sp, #28
 800629a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800629e:	f06f 0002 	mvn.w	r0, #2
 80062a2:	b007      	add	sp, #28
 80062a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a8:	4656      	mov	r6, sl
 80062aa:	3f01      	subs	r7, #1
 80062ac:	f846 bb04 	str.w	fp, [r6], #4
 80062b0:	f47f af1b 	bne.w	80060ea <arm_mat_inverse_f32+0x3a>
 80062b4:	e735      	b.n	8006122 <arm_mat_inverse_f32+0x72>
 80062b6:	bf00      	nop
 80062b8:	00000000 	.word	0x00000000

080062bc <arm_mat_init_f32>:
 80062bc:	8001      	strh	r1, [r0, #0]
 80062be:	8042      	strh	r2, [r0, #2]
 80062c0:	6043      	str	r3, [r0, #4]
 80062c2:	4770      	bx	lr

080062c4 <arm_mat_add_f32>:
 80062c4:	b4f0      	push	{r4, r5, r6, r7}
 80062c6:	e9d1 4700 	ldrd	r4, r7, [r1]
 80062ca:	6803      	ldr	r3, [r0, #0]
 80062cc:	f8d0 c004 	ldr.w	ip, [r0, #4]
 80062d0:	6856      	ldr	r6, [r2, #4]
 80062d2:	42a3      	cmp	r3, r4
 80062d4:	d15d      	bne.n	8006392 <arm_mat_add_f32+0xce>
 80062d6:	6812      	ldr	r2, [r2, #0]
 80062d8:	4293      	cmp	r3, r2
 80062da:	d15a      	bne.n	8006392 <arm_mat_add_f32+0xce>
 80062dc:	8803      	ldrh	r3, [r0, #0]
 80062de:	8844      	ldrh	r4, [r0, #2]
 80062e0:	fb04 f403 	mul.w	r4, r4, r3
 80062e4:	08a5      	lsrs	r5, r4, #2
 80062e6:	d032      	beq.n	800634e <arm_mat_add_f32+0x8a>
 80062e8:	f10c 0110 	add.w	r1, ip, #16
 80062ec:	f107 0210 	add.w	r2, r7, #16
 80062f0:	f106 0310 	add.w	r3, r6, #16
 80062f4:	4628      	mov	r0, r5
 80062f6:	ed12 7a04 	vldr	s14, [r2, #-16]
 80062fa:	ed51 7a04 	vldr	s15, [r1, #-16]
 80062fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006302:	3801      	subs	r0, #1
 8006304:	ed43 7a04 	vstr	s15, [r3, #-16]
 8006308:	ed12 7a03 	vldr	s14, [r2, #-12]
 800630c:	ed51 7a03 	vldr	s15, [r1, #-12]
 8006310:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006314:	f101 0110 	add.w	r1, r1, #16
 8006318:	ed43 7a03 	vstr	s15, [r3, #-12]
 800631c:	ed12 7a02 	vldr	s14, [r2, #-8]
 8006320:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 8006324:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006328:	f102 0210 	add.w	r2, r2, #16
 800632c:	ed43 7a02 	vstr	s15, [r3, #-8]
 8006330:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 8006334:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 8006338:	ee77 7a87 	vadd.f32	s15, s15, s14
 800633c:	f103 0310 	add.w	r3, r3, #16
 8006340:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8006344:	d1d7      	bne.n	80062f6 <arm_mat_add_f32+0x32>
 8006346:	012b      	lsls	r3, r5, #4
 8006348:	449c      	add	ip, r3
 800634a:	441f      	add	r7, r3
 800634c:	441e      	add	r6, r3
 800634e:	f014 0403 	ands.w	r4, r4, #3
 8006352:	d01b      	beq.n	800638c <arm_mat_add_f32+0xc8>
 8006354:	edd7 7a00 	vldr	s15, [r7]
 8006358:	ed9c 7a00 	vldr	s14, [ip]
 800635c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006360:	3c01      	subs	r4, #1
 8006362:	edc6 7a00 	vstr	s15, [r6]
 8006366:	d011      	beq.n	800638c <arm_mat_add_f32+0xc8>
 8006368:	eddc 7a01 	vldr	s15, [ip, #4]
 800636c:	ed97 7a01 	vldr	s14, [r7, #4]
 8006370:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006374:	2c01      	cmp	r4, #1
 8006376:	edc6 7a01 	vstr	s15, [r6, #4]
 800637a:	d007      	beq.n	800638c <arm_mat_add_f32+0xc8>
 800637c:	eddc 7a02 	vldr	s15, [ip, #8]
 8006380:	ed97 7a02 	vldr	s14, [r7, #8]
 8006384:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006388:	edc6 7a02 	vstr	s15, [r6, #8]
 800638c:	2000      	movs	r0, #0
 800638e:	bcf0      	pop	{r4, r5, r6, r7}
 8006390:	4770      	bx	lr
 8006392:	f06f 0002 	mvn.w	r0, #2
 8006396:	e7fa      	b.n	800638e <arm_mat_add_f32+0xca>

08006398 <__libc_init_array>:
 8006398:	b570      	push	{r4, r5, r6, lr}
 800639a:	4d0d      	ldr	r5, [pc, #52]	; (80063d0 <__libc_init_array+0x38>)
 800639c:	4c0d      	ldr	r4, [pc, #52]	; (80063d4 <__libc_init_array+0x3c>)
 800639e:	1b64      	subs	r4, r4, r5
 80063a0:	10a4      	asrs	r4, r4, #2
 80063a2:	2600      	movs	r6, #0
 80063a4:	42a6      	cmp	r6, r4
 80063a6:	d109      	bne.n	80063bc <__libc_init_array+0x24>
 80063a8:	4d0b      	ldr	r5, [pc, #44]	; (80063d8 <__libc_init_array+0x40>)
 80063aa:	4c0c      	ldr	r4, [pc, #48]	; (80063dc <__libc_init_array+0x44>)
 80063ac:	f000 f820 	bl	80063f0 <_init>
 80063b0:	1b64      	subs	r4, r4, r5
 80063b2:	10a4      	asrs	r4, r4, #2
 80063b4:	2600      	movs	r6, #0
 80063b6:	42a6      	cmp	r6, r4
 80063b8:	d105      	bne.n	80063c6 <__libc_init_array+0x2e>
 80063ba:	bd70      	pop	{r4, r5, r6, pc}
 80063bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80063c0:	4798      	blx	r3
 80063c2:	3601      	adds	r6, #1
 80063c4:	e7ee      	b.n	80063a4 <__libc_init_array+0xc>
 80063c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ca:	4798      	blx	r3
 80063cc:	3601      	adds	r6, #1
 80063ce:	e7f2      	b.n	80063b6 <__libc_init_array+0x1e>
 80063d0:	08006428 	.word	0x08006428
 80063d4:	08006428 	.word	0x08006428
 80063d8:	08006428 	.word	0x08006428
 80063dc:	0800642c 	.word	0x0800642c

080063e0 <memset>:
 80063e0:	4402      	add	r2, r0
 80063e2:	4603      	mov	r3, r0
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d100      	bne.n	80063ea <memset+0xa>
 80063e8:	4770      	bx	lr
 80063ea:	f803 1b01 	strb.w	r1, [r3], #1
 80063ee:	e7f9      	b.n	80063e4 <memset+0x4>

080063f0 <_init>:
 80063f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063f2:	bf00      	nop
 80063f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063f6:	bc08      	pop	{r3}
 80063f8:	469e      	mov	lr, r3
 80063fa:	4770      	bx	lr

080063fc <_fini>:
 80063fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063fe:	bf00      	nop
 8006400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006402:	bc08      	pop	{r3}
 8006404:	469e      	mov	lr, r3
 8006406:	4770      	bx	lr
