$date
	Sun Oct 23 02:59:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#305312
b11010 !
1"
#305314
b11010 &
b11010 %
1$
#305315
0"
#305318
b1101 &
b1101 %
#305322
b101000 &
b101000 %
#305326
b10100 &
b10100 %
#305330
b1010 &
b1010 %
#305334
b101 &
b101 %
#305338
b10000 &
b10000 %
#305342
b1000 &
b1000 %
#305346
b100 &
b100 %
#305350
b10 &
b10 %
#305354
b1 &
b1 %
1#
#305358
b0 &
0#
b0 %
0$
#1272133
b10101 !
1"
#1272134
b10101 &
b10101 %
1$
#1272135
0"
#1272138
b1000000 &
b1000000 %
#1272142
b100000 &
b100000 %
#1272146
b10000 &
b10000 %
#1272150
b1000 &
b1000 %
#1272154
b100 &
b100 %
#1272158
b10 &
b10 %
#1272162
b1 &
b1 %
1#
#1272166
b0 &
0#
b0 %
0$
#2260042
b1 &
b1 %
1$
b1 !
1"
#2260043
0"
#2260046
1#
#2260050
b0 &
b0 %
0#
0$
#4500012
