<profile>

<section name = "Vivado HLS Report for 'LS_estimator'" level="0">
<item name = "Date">Fri Jul 22 17:47:01 2022
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">least_squares</item>
<item name = "Solution">1__non_optimized</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.256, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1876, 1876, 1876, 1876, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">51, 51, 1, -, -, 52, no</column>
<column name="- Loop 2">51, 51, 1, -, -, 52, no</column>
<column name="- Loop 3">51, 51, 1, -, -, 52, no</column>
<column name="- preamble_in">52, 52, 1, -, -, 52, no</column>
<column name="- LTS_in">52, 52, 1, -, -, 52, no</column>
<column name="- LS_estimation">1456, 1456, 28, -, -, 52, no</column>
<column name="- out_stream_write">156, 156, 3, -, -, 52, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 235, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 24, 2995, 5084, -</column>
<column name="Memory">6, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 553, -</column>
<column name="Register">-, -, 850, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 10, 3, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="LS_estimator_faddhbi_U1">LS_estimator_faddhbi, 0, 2, 205, 390, 0</column>
<column name="LS_estimator_faddhbi_U2">LS_estimator_faddhbi, 0, 2, 205, 390, 0</column>
<column name="LS_estimator_fdivkbM_U10">LS_estimator_fdivkbM, 0, 0, 761, 994, 0</column>
<column name="LS_estimator_fdivkbM_U11">LS_estimator_fdivkbM, 0, 0, 761, 994, 0</column>
<column name="LS_estimator_fmuljbC_U4">LS_estimator_fmuljbC, 0, 3, 143, 321, 0</column>
<column name="LS_estimator_fmuljbC_U5">LS_estimator_fmuljbC, 0, 3, 143, 321, 0</column>
<column name="LS_estimator_fmuljbC_U6">LS_estimator_fmuljbC, 0, 3, 143, 321, 0</column>
<column name="LS_estimator_fmuljbC_U7">LS_estimator_fmuljbC, 0, 3, 143, 321, 0</column>
<column name="LS_estimator_fmuljbC_U8">LS_estimator_fmuljbC, 0, 3, 143, 321, 0</column>
<column name="LS_estimator_fmuljbC_U9">LS_estimator_fmuljbC, 0, 3, 143, 321, 0</column>
<column name="LS_estimator_fsubibs_U3">LS_estimator_fsubibs, 0, 2, 205, 390, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="preamble_M_real_U">LS_estimator_preabkb, 1, 0, 0, 0, 52, 32, 1, 1664</column>
<column name="preamble_M_imag_U">LS_estimator_preabkb, 1, 0, 0, 0, 52, 32, 1, 1664</column>
<column name="training_sym_M_real_U">LS_estimator_preabkb, 1, 0, 0, 0, 52, 32, 1, 1664</column>
<column name="training_sym_M_imag_U">LS_estimator_preabkb, 1, 0, 0, 0, 52, 32, 1, 1664</column>
<column name="LS_out_M_real_U">LS_estimator_preabkb, 1, 0, 0, 0, 52, 32, 1, 1664</column>
<column name="LS_out_M_imag_U">LS_estimator_preabkb, 1, 0, 0, 0, 52, 32, 1, 1664</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln10_1_fu_425_p2">+, 0, 0, 15, 6, 1</column>
<column name="add_ln10_fu_407_p2">+, 0, 0, 15, 6, 1</column>
<column name="add_ln12_fu_443_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_1_fu_499_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_2_fu_531_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_3_fu_551_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_fu_467_p2">+, 0, 0, 15, 6, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_V_data_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_V_data_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_data_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_data_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln10_1_fu_437_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln10_fu_419_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln12_fu_455_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln15_fu_461_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln21_fu_493_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln28_fu_525_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln33_fu_545_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="in_stream_V_data_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_data_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_last_V_fu_563_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="ap_block_state35">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="LS_out_M_imag_address0">21, 4, 6, 24</column>
<column name="LS_out_M_imag_d0">15, 3, 32, 96</column>
<column name="LS_out_M_real_address0">21, 4, 6, 24</column>
<column name="LS_out_M_real_d0">15, 3, 32, 96</column>
<column name="ap_NS_fsm">169, 38, 1, 38</column>
<column name="i3_0_reg_316">9, 2, 6, 12</column>
<column name="i5_0_reg_327">9, 2, 6, 12</column>
<column name="i6_0_reg_338">9, 2, 6, 12</column>
<column name="i_0_reg_305">9, 2, 6, 12</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream_V_data_0_data_out">9, 2, 64, 128</column>
<column name="in_stream_V_data_0_state">15, 3, 2, 6</column>
<column name="in_stream_V_last_V_0_state">15, 3, 2, 6</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_V_data_1_data_out">9, 2, 64, 128</column>
<column name="out_stream_V_data_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="out_stream_V_last_V_1_state">15, 3, 2, 6</column>
<column name="phi_ln10_1_reg_283">9, 2, 6, 12</column>
<column name="phi_ln10_reg_272">9, 2, 6, 12</column>
<column name="phi_ln12_reg_294">9, 2, 6, 12</column>
<column name="preamble_M_imag_address0">21, 4, 6, 24</column>
<column name="preamble_M_imag_d0">15, 3, 32, 96</column>
<column name="preamble_M_real_address0">21, 4, 6, 24</column>
<column name="preamble_M_real_d0">15, 3, 32, 96</column>
<column name="training_sym_M_imag_address0">21, 4, 6, 24</column>
<column name="training_sym_M_imag_d0">15, 3, 32, 96</column>
<column name="training_sym_M_real_address0">21, 4, 6, 24</column>
<column name="training_sym_M_real_d0">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">37, 0, 37, 0</column>
<column name="complex_M_imag_writ_reg_739">32, 0, 32, 0</column>
<column name="complex_M_real_writ_reg_734">32, 0, 32, 0</column>
<column name="i3_0_reg_316">6, 0, 6, 0</column>
<column name="i5_0_reg_327">6, 0, 6, 0</column>
<column name="i6_0_reg_338">6, 0, 6, 0</column>
<column name="i_0_reg_305">6, 0, 6, 0</column>
<column name="i_2_reg_629">6, 0, 6, 0</column>
<column name="i_3_reg_747">6, 0, 6, 0</column>
<column name="in_stream_V_data_0_payload_A">64, 0, 64, 0</column>
<column name="in_stream_V_data_0_payload_B">64, 0, 64, 0</column>
<column name="in_stream_V_data_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream_V_data_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream_V_data_0_state">2, 0, 2, 0</column>
<column name="in_stream_V_last_V_0_state">2, 0, 2, 0</column>
<column name="out_stream_V_data_1_payload_A">64, 0, 64, 0</column>
<column name="out_stream_V_data_1_payload_B">64, 0, 64, 0</column>
<column name="out_stream_V_data_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_data_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_data_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_state">2, 0, 2, 0</column>
<column name="p_r_M_imag_reg_666">32, 0, 32, 0</column>
<column name="p_r_M_real_reg_660">32, 0, 32, 0</column>
<column name="p_t_imag_reg_680">32, 0, 32, 0</column>
<column name="p_t_real_reg_672">32, 0, 32, 0</column>
<column name="phi_ln10_1_reg_283">6, 0, 6, 0</column>
<column name="phi_ln10_reg_272">6, 0, 6, 0</column>
<column name="phi_ln12_reg_294">6, 0, 6, 0</column>
<column name="tmp_1_i_i_reg_693">32, 0, 32, 0</column>
<column name="tmp_2_i_i_reg_718">32, 0, 32, 0</column>
<column name="tmp_3_i_i_reg_698">32, 0, 32, 0</column>
<column name="tmp_4_i_i_reg_703">32, 0, 32, 0</column>
<column name="tmp_5_i_i_reg_723">32, 0, 32, 0</column>
<column name="tmp_6_i_i_reg_708">32, 0, 32, 0</column>
<column name="tmp_7_i_i_reg_713">32, 0, 32, 0</column>
<column name="tmp_8_i_i_reg_729">32, 0, 32, 0</column>
<column name="tmp_i_i_reg_688">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_762">1, 0, 1, 0</column>
<column name="zext_ln29_reg_634">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, LS_estimator, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, LS_estimator, return value</column>
<column name="in_stream_TDATA">in, 64, axis, in_stream_V_data, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream_V_data, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_data, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
