
*** Running vivado
    with args -log Subsystem_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Subsystem_bd_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Subsystem_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.914 ; gain = 117.250
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top Subsystem_bd_wrapper -part xc7k160tfbg676-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg676-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20796
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1849.863 ; gain = 408.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Subsystem_bd_wrapper' [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/imports/hdl/Subsystem_bd_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'Subsystem_bd' declared at 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd:14' bound to instance 'Subsystem_bd_i' of component 'Subsystem_bd' [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/imports/hdl/Subsystem_bd_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Subsystem_bd' [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_bd_Subsystem_1_0' declared at 'C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/.Xil/Vivado-9336-LIVM0001000201/realtime/Subsystem_bd_Subsystem_1_0_stub.vhdl:5' bound to instance 'Subsystem_1' of component 'Subsystem_bd_Subsystem_1_0' [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Subsystem_bd_Subsystem_1_0' [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/.Xil/Vivado-9336-LIVM0001000201/realtime/Subsystem_bd_Subsystem_1_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_bd' (0#1) [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_bd_wrapper' (0#1) [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/imports/hdl/Subsystem_bd_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1945.508 ; gain = 504.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1945.508 ; gain = 504.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1945.508 ; gain = 504.316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1945.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/ip/Subsystem_bd_Subsystem_1_0/Subsystem_bd_Subsystem_1_0/Subsystem_bd_Subsystem_1_0_in_context.xdc] for cell 'Subsystem_bd_i/Subsystem_1'
Finished Parsing XDC File [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/ip/Subsystem_bd_Subsystem_1_0/Subsystem_bd_Subsystem_1_0/Subsystem_bd_Subsystem_1_0_in_context.xdc] for cell 'Subsystem_bd_i/Subsystem_1'
Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/constrs_1/imports/sysgen/subsystem_clock.xdc]
Finished Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/constrs_1/imports/sysgen/subsystem_clock.xdc]
Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/constrs_1/imports/sysgen/subsystem.xdc]
Finished Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/constrs_1/imports/sysgen/subsystem.xdc]
Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1951.723 ; gain = 0.070
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1951.723 ; gain = 510.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1951.723 ; gain = 510.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Subsystem_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Subsystem_bd_i/Subsystem_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1951.723 ; gain = 510.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1951.723 ; gain = 510.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1951.723 ; gain = 510.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1951.723 ; gain = 510.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1951.723 ; gain = 510.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1951.723 ; gain = 510.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1955.148 ; gain = 513.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1955.148 ; gain = 513.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1955.148 ; gain = 513.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1955.148 ; gain = 513.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1955.148 ; gain = 513.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1955.148 ; gain = 513.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |Subsystem_bd_Subsystem_1_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |Subsystem_bd_Subsystem_1_0_bbox |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1955.148 ; gain = 513.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 1955.148 ; gain = 507.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1955.148 ; gain = 513.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1955.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1973.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6063c300
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1973.766 ; gain = 941.984
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/Subsystem_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Subsystem_bd_wrapper_utilization_synth.rpt -pb Subsystem_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 07:58:28 2025...
