$date
	Mon Aug 29 05:23:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module question1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module q1 $end
$var wire 1 " a $end
$var wire 1 & a3 $end
$var wire 1 ' ab1 $end
$var wire 1 ( ab2 $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 ) n1 $end
$var wire 1 * o1 $end
$var wire 1 + o2 $end
$var wire 1 , o3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1&
1,
1%
#40
0!
0)
0&
1*
1+
0%
1$
#60
1%
#80
1)
0,
0*
0+
0%
0$
1#
#100
1!
1&
1,
1%
#120
0!
0)
0&
1*
1+
0%
1$
#140
1%
#160
1)
0,
0*
0+
0%
0$
0#
1"
#180
1!
1&
1,
1%
#200
0!
0)
0&
1*
1+
0%
1$
#220
1%
#240
1'
1(
0%
0$
1#
#260
1%
#280
0%
1$
#300
1%
#320
