module clock(
	
	input 	wire		   	clk,
	input		wire           reset,
	output   reg   [6:0]		num

);
	integer     i    =    29'b0; 

	initial begin
		num <= 0;
		
	end

	always @(posedge clk) begin
		if (reset) begin
			num   <=   0;
			i     <=   0;
		else begin
			i     <=   i + 1;
			case (i)
			 50000000:  num <= 7'b0110000;
			100000000:  num <= 7'b1101101;
			150000000:  num <= 7'b1111001;
			200000000:  num <= 7'b0110011;
			250000000:  num <= 7'b1011011;
			300000000:  num <= 7'b1011111;
			350000000:  num <= 7'b1110000;
			400000000:  num <= 7'b1111111;
			450000000:  begin 
						   num <= 7'b1111011;
						   i   <= 0;
							end
			default                    ;
		end	
endmodule			
		