set ::env(PROJECT_NAME) pid_controler
set ::env(DESIGN_TOP) pid_controller
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/pid_controler/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/pid_controler/rtl/pid_controller.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
