\hypertarget{group___u_a_r_t___state}{}\section{U\+A\+RT State}
\label{group___u_a_r_t___state}\index{U\+A\+R\+T State@{U\+A\+R\+T State}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t___state_gaf32492459be708981ebc5615194cdae9}{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___state_gab6b470dccef2a518a45554b171acff5b}{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___state_gaf32492459be708981ebc5615194cdae9}\label{group___u_a_r_t___state_gaf32492459be708981ebc5615194cdae9}} 
\index{U\+A\+R\+T State@{U\+A\+R\+T State}!U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}!U\+A\+R\+T State@{U\+A\+R\+T State}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}{UART\_STATE\_DISABLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE~(0x00000000\+U)}

U\+A\+RT disabled \mbox{\Hypertarget{group___u_a_r_t___state_gab6b470dccef2a518a45554b171acff5b}\label{group___u_a_r_t___state_gab6b470dccef2a518a45554b171acff5b}} 
\index{U\+A\+R\+T State@{U\+A\+R\+T State}!U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}}
\index{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}!U\+A\+R\+T State@{U\+A\+R\+T State}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}{UART\_STATE\_ENABLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})}

U\+A\+RT enabled 