	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 06692445"
	.compiler_invocation	"ctc -f cc00208a --dep-file=Aurix_MC-ISAR\\tricore_general\\ssc\\src\\.Mcal.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc27xc -D__CPU_TC27XC__ --core=tc1.6.x --fp-model=+float -D_TASKING_C_TRICORE_ -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\.settings -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Asw -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\compiler -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC\\SupportDocuments -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\lib -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\obj -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Asw -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\dio_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\dio_infineon_tricore\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\integration_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\integration_general\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Hal_Sensor -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output\\generated -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output\\generated\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\PWM3Ph -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Qspi -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Adc_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Adc3ph_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Can_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TLE_9180_Drive -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\UART_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Hal_Sensor -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\Demo_Aurix -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\mak -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\PWM3Ph -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Qspi -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Adc_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Adc3ph_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Can_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TLE_9180_Drive -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\UART_Test -g2 --make-target=Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.src ..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c"
	.compiler_name		"ctc"
	;source	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c'

	
$TC16X
	.sdecl	'.zrodata.Mcal..1.cnt',data,rom
	.sect	'.zrodata.Mcal..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	-134209516
	
	.sdecl	'.text.libc.reset',code,cluster('_START')
	.sect	'.text.libc.reset'
	.align	2
	
	.global	_START

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     1  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     2  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     3  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     4  ** Copyright (C) Infineon Technologies (2015)                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     5  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     6  ** All rights reserved.                                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     7  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     8  ** This document contains proprietary information belonging to Infineon       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	     9  ** Technologies. Passing on and copying of this document, and communication   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    10  ** of its contents is not permitted without prior written authorization.      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    11  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    12  ********************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    13  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    14  **   $FILENAME   : Mcal.c $                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    15  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    16  **   $CC VERSION : \main\77 $                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    17  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    18  **   $DATE       : 2016-10-06 $                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    19  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    20  **   AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    21  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    22  **   VENDOR      : Infineon Technologies                                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    23  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    24  **   DESCRIPTION : This file contains the startup code, endinit protection    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    25  **                 functions                                                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    26  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    27  **   SPECIFICATION(S) :  NA                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    28  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    29  **   MAY BE CHANGED BY USER [yes/no]: yes                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    30  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    31  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    32  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    33  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    34  **                      Includes                                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    35  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    36  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    37  /* Inclusion of Std_Types.h */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    38  #include "Std_Types.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    39  #include "IfxCpu_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    40  #include "IfxScu_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    41  #include "IfxFlash_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    42  /* Inclusion of Mcal.h */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    43  #include "Mcal.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    44  #include "Mcal_Options.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    45  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    46  /* Inclusion of EcuM.h */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    47  #include "EcuM.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    48  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    49  /* Inclusion of Test_Print.h */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    50  #include "Test_Print.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    51  /* Inclusion of Irq.h */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    52  #include "Irq.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    53  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    54  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    55  #include "DemoApp_Cfg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    56  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    57  #if 0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    58  #if (GPT_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    59  #include "Gpt.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    60  #include "Gpt_Demo.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    61  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    62  #if (DIO_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    63  #include "Dio_Demo.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    64  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    65  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    66  #if (WDG_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    67  #include "Wdg_17_Scu_Demo.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    68  #include "Wdg_17_Scu.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    69  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    70  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    71  /* #if (GPT_DELIVERY == STD_ON) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    72  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    73  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    74  **                      Private Macro Definitions                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    75  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    76  #define TRICORE_VERSION    (16U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    77  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    78  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    79  #define CPU_PSW_USER_MODE_MASK (0xFFFFF3FFU)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    80  #define SET_USER_MODE_MASK ((1U  <<  10U))
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    81  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    82  #if (TRICORE_VERSION == 16U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    83  #define PCON0_PCBYP        (0x02U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    84  #define PCON0_NOPCBYP      (0x00U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    85  #define PCON1_PCINV        (0x01U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    86  #define PCON2_PCACHE_SIZE   (0x0008U)     /* Size = 8KB */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    87  #define PCON2_PSCRATCH_SIZE (0x080000U)   /* Size = 8KB */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    88  #define DCON2_DCACHE_SIZE   (0x0000U)     /* Size = 0KB */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    89  #define DCON2_DSCRATCH_SIZE (0x700000U)   /* Size = 112KB */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    90  #endif /* #if (TRICORE_VERSION == 16U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    91  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    92  #define STACK_ALIGN (0xfffffff8U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    93  #define MCAL_CORE_ID_MASK   (0x7U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    94  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    95  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    96  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    97  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    98  #define DEBUG()  __debug()
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	    99  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   100  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   101  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   102  #ifdef _GNU_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   103  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   104  #define DEBUG() __asm__ volatile ("debug")
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   105  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   106  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   107  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   108  #ifdef _DIABDATA_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   109  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   110  #define DEBUG() __debug()
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   111  #define __debug _debug
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   112  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   113  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   114  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   115  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   116  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   117  Preprocessor definations for the Start Up Routine.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   118    - if defined the Option is Enabled
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   119    - if not defined the Option is Disabled
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   120  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   121  #define MCAL_CALL_DEMOAPP
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   122  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   123  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   124  **                      Private Constant Definitions                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   125  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   126  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   127  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   128  **                      Global Variable Definitions                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   129  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   130  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   131  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   132  **                      Global Functon Definitions                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   133  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   134  #if (IFX_SAFETLIB_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   135  extern void SafeTlib_main(uint8 CoreId);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   136  extern void SAFET_core1_RunTimeTest(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   137  extern void SAFET_core2_RunTimeTest(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   138  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   139  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   140  #if (OS_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   141  extern void Ifx_OSTask_ApplicationInit(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   142  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   143  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   144  #ifdef MCAL_CALL_DEMOAPP
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   145  extern __indirect void DemoApp(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   146  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   147  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   148  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   149  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   150  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   151   With the following preprocessor definations, the code gets Enabled
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   152  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   153  /* For CrossView utilty function */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   154  /*#define _SYNC_ON_HALT*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   155  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   156  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   157  With the following preprocessor definations, the code gets disabled
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   158  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   159  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   160  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   161   Re-enable and reset the call depth counter and  make A0,A1,A8,A9
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   162   write-able. It is required for CrossView that these RESET values are
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   163   restored for each time the startup code is executed.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   164  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   165  /*#define _NO_PSW_RESET*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   166  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   167  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   168   user stack initialisation
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   169  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   170  /*#define _NO_USP_INIT*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   171  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   172  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   173   Clear Previous Context Pointer Segment Address and Offset Field.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   174   It is required for CrossView stack trace that these RESET values
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   175   are restored for each time the startup code is executed.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   176  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   177  /*#define _NO_PCX_RESET*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   178  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   179  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   180   Context Switch Area initialisation
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   181  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   182  /*#define _NO_CSA_INIT*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   183  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   184  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   185   disable watchdog
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   186  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   187  /*#define NO_WATCHDOG_DISABLE*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   188  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   189  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   190   Load Base Address of Trap Vector Table
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   191   Disable this if not started from RESET vector. (E.g.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   192   ROM monitors require to keep in control of vectors)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   193  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   194  /*#define _NO_BTV_INIT*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   195  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   196  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   197   Load Base Address of Interrupt Vector Table
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   198   Disable this if not started from RESET vector. (E.g.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   199   ROM monitors require to keep in control of vectors)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   200  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   201  /*#define _NO_BIV_INIT*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   202  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   203  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   204   Load interupt stack pointer
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   205   Disable this if not started from RESET vector. (E.g.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   206   ROM monitors require to keep in control of vectors)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   207  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   208  /*#define _NO_ISP_INIT*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   209  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   210  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   211   Wait States for read access to PFlash is 6
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   212   Wait states for Pflash access with wordline hit should be same as WSPFlash
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   213   Wait States for read access to DFlash is 6
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   214  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   215  /*#define _NO_FLASH_CONF*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   216  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   217  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   218   Inititialize global address registers a0/a1 to support
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   219   __a0/__a1 storage qualifiers of the C compiler.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   220  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   221  /*#define _NO_A0A1_ADDRESSING*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   222  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   223  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   224   Inititialize global address registers a8/a9 to support
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   225   __a8/__a9 storage qualifiers of the C compiler. A8 and A9
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   226   are reserved for OS use, or for application use in cases
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   227   where the application ans OS are tightly coupled.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   228  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   229  #define _NO_A8A9_ADDRESSING
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   230  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   231  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   232   Initialize Bus configuration registers
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   233  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   234  /*#define _NO_BUS_CONF*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   235  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   236  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   237   Initialize and clear C variables
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   238  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   239  /*#define _NO_C_INIT*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   240  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   241  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   242   Enable ICACHE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   243  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   244  #define _ENABLE_ICACHE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   245  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   246  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   247   Enable DCACHE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   248  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   249  /* #define _ENABLE_DCACHE */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   250  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   251  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   252  **                      Private Type Definitions                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   253  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   254  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   255  typedef struct {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   256    uint32 StackEndAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   257    uint32 CsaStartAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   258    uint32 CsaEndAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   259    uint32 *TrapFn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   260    uint32 IStackAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   261    uint32 SmallData0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   262    uint32 SmallData2;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   263    uint32 CopyTable;  /* Start Address in case of Diab */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   264    uint32 ClearTable; /* End Address in case of Diab */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   265    void (*CoreFn)(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   266  }Mcal_CoreInit_t;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   267  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   268  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   269  /* BMI Header to be placed at location 0xA0000000 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   270  typedef struct 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   271  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   272    uint32 stadabm;       /*User Code Start Address                             */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   273    uint16 bmi;           /*Boot Mode Index (BMI)                               */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   274    uint16 bmhdid;        /*Boot Mode Header ID B359H                           */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   275    uint32 chkstart;      /*Memory Range to be checked - Start Address          */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   276    uint32 chkend;        /*Memory Range to be checked - End Address            */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   277    uint32 crcrange;      /*Check Result for the Memory Range                   */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   278    uint32 crcrangeinv;   /*Inverted Check Result for the Memory Range          */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   279    uint32 crchead;       /*Check Result for the ABM Header (offset 00H..17H)   */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   280    uint32 crcheadinv;    /*Inverted Check Result for the ABM Header            */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   281  }BMD_HDR;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   282  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   283  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   284  **                      Imported Function Declarations                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   285  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   286  #ifdef _SYNC_ON_HALT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   287  void _sync_on_halt(void);    /* CrossView utilty function */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   288  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   289  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   290  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   291  **                      Private Function Declarations                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   292  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   293  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   294  /* Mcal specific startup code */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   295  #ifdef _DIABDATA_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   296  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   297  __attribute__((use_frame_pointer)) void _Mcal_Start(void) ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   298  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   299  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   300  void _Mcal_Start(void) ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   301  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   302  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   303  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   304  void _START(void) ;          /* app init start address */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   305  void _Exit(void) ;           /* exit return address */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   306  /* C initialization function */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   307  void _c_init(uint32 CoreNumber, uint32 Copytable) ;         
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   308  #ifdef _DEFINE_CALL_ENDINIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   309  void  _CALL_ENDINIT(void) ;  /* User definition function */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   310  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   311  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   312  #ifdef _DEFINE_CALL_INIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   313  void   _CALL_INIT(void) ;    /* User definition function */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   314  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   315  #endif /*(_TASKING_C_TRICORE_ == 1U)*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   316  #endif /* _TASKING_C_TRICORE_ */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   317  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   318  #ifdef _GNU_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   319  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   320  void _Gnu_CopyTable(uint32 Cleartable, uint32 CopyTable);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   321  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   322  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   323  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   324  void Mcal_Core0Container(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   325  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   326  void Mcal_Core1Container(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   327  #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   328  void Mcal_Core2Container(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   329  #endif /* ( MCAL_NO_OF_CORES == 3U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   330  #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   331  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   332  extern __indirect void Test_InitTime(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   333  extern void DemoApp_CallMenuFctCpu1 (void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   334  extern void DemoApp_CallMenuFctCpu2 (void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   335  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   336  /* interface to set/reset endinit of CPU/Safety watchdog */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   337  static void safety_endinit_reset(void); 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   338  static void safety_endinit_set  (void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   339  static void endinit_reset  (void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   340  static void endinit_set  (void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   341  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   342  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   343  **                      Global Constant Definitions                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   344  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   345  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   346  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   347  **                      Global Variable Definitions                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   348  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   349  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   350  #define BMD_HDR_START_SEC_CONST_UNSPECIFIED
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   351  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   352  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   353  #define IFX_BMD_HDR_START_SEC_CONST_UNSPECIFIED_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   354  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   355  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   356  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   357  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   358  const BMD_HDR Bmiheader = 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   359  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   360    0x80000020,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   361    0x0370,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   362    0xB359,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   363    0x00000000,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   364    0x00000000,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   365    0x00000000,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   366    0x00000000,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   367    0x49E9B5B4,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   368    0xB6164A4B 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   369  };
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   370  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   371  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   372  #define BMD_HDR_STOP_SEC_CONST_UNSPECIFIED
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   373  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   374  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   375  #define IFX_BMD_HDR_STOP_SEC_CONST_UNSPECIFIED_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   376  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   377  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   378  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   379  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   380  #define MCAL_START_SEC_VAR_FAST_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   381  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   382  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   383  #define IFX_MCAL_START_SEC_VAR_FAST_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   384  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   385  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   386  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   387  #if defined (_GNU_C_TRICORE_) || defined (_DIABDATA_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   388  #if (_GNU_C_TRICORE_ == 1U) || (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   389  static uint32 Mcal_SmallDataAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   390  static uint32 Mcal_LiteralDataAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   391  static uint32* Mcal_StackEndAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   392  #endif /* #if (_GNU_C_TRICORE_ == 1U) || (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   393  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   394  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   395  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   396  /* Semaphore to signal the completed of Init sequence of different Cores */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   397  /* Element 0 signifies CPU0 -> This signifies if EcuM Init is completed by CPU0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   398     Element 1 signifies CPU1 -> This signifies if CPU1 startup code is executed
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   399     Element 1 signifies CPU1 -> This signifies if CPU1 startup code is executed
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   400     This is implemented as an array to prevent parallel updation by seperate
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   401     cores
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   402  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   403  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   404  volatile uint32  Mcal_CpuInitCompletedSem[MCAL_NO_OF_CORES] __at(0x60000000);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   405  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   406  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   407  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   408  #define MCAL_STOP_SEC_VAR_FAST_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   409  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   410  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   411  #define IFX_MCAL_STOP_SEC_VAR_FAST_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   412  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   413  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   414  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   415  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   416  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   417  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   418  extern void cpu0_trap_0 (void); /* trap table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   419  extern void inttab (void);      /* interrupt table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   420  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   421  extern uint8 * _SMALL_DATA_ ;       /* centre of A0 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   422  extern uint8 * _SMALL_DATA_TC1;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   423  extern uint8 * _SMALL_DATA_TC2;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   424  extern uint8 * _LITERAL_DATA_ ;     /* centre of A1 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   425  extern uint8 * _LITERAL_DATA_TC1;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   426  extern uint8 * _LITERAL_DATA_TC2;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   427  extern uint8 * _A8_DATA_ ;          /* centre of A8 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   428  extern uint8 * _A9_DATA_ ;          /* centre of A9 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   429  extern uint8 * _lc_ub_table ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   430  extern uint8 * _lc_ub_table_tc1 ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   431  extern uint8 * _lc_ub_table_tc2 ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   432  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   433  extern uint8 __far * _lc_ue_ustack_tc0 ; /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   434  extern uint8 __far * _lc_ue_ustack_tc1 ; /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   435  extern uint8 __far * _lc_ue_ustack_tc2 ; /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   436  extern uint8 __far * _lc_ub_csa_01 ;       /* context save area begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   437  extern uint8 __far * _lc_ue_csa_01 ;       /* context save area end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   438  extern uint8 __far * _lc_ue_csa_tc0 ;       /* context save area end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   439  extern uint8 __far * _lc_ue_csa_tc1 ;       /* context save area end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   440  extern uint8 __far * _lc_ue_csa_tc2 ;       /* context save area end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   441  extern uint8 __far * _lc_ub_csa_tc0 ;       /* context save area end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   442  extern uint8 __far * _lc_ub_csa_tc1 ;       /* context save area end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   443  extern uint8 __far * _lc_ub_csa_tc2 ;       /* context save area end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   444  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   445  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   446  extern uint8 __far * _lc_u_trap_tab_tc0; /* trap table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   447  extern uint8 __far * _lc_u_trap_tab_tc1; /* trap table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   448  extern uint8 __far * _lc_u_trap_tab_tc2; /* trap table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   449  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   450  extern uint8 __far * _lc_u_int_tab ; /* interrupt table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   451  extern uint8 __far * _lc_ue_istack_tc0 ; /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   452  extern uint8 __far * _lc_ue_istack_tc1 ; /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   453  extern uint8 __far * _lc_ue_istack_tc2 ; /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   454  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   455  extern uint32 __far  *_lc_cp ;       /* copy table (cinit) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   456  #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_LOADABLE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   457  extern uint32 __far *_lc_gb_FLS_STATE_VAR ; /* FLS state variable */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   458  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   459  #define __INTTAB _lc_u_int_tab
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   460  #define __TRAPTAB cpu0_trap_0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   461  #define __CPU0_ISTACK (&_lc_ue_istack_tc0)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   462  #define __CPU1_ISTACK (&_lc_ue_istack_tc1)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   463  #define __CPU2_ISTACK (&_lc_ue_istack_tc2)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   464  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   465  #define __CPU0_TRAPTAB (&_lc_u_trap_tab_tc0)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   466  #define __CPU1_TRAPTAB (&_lc_u_trap_tab_tc1)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   467  #define __CPU2_TRAPTAB (&_lc_u_trap_tab_tc2)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   468  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   469  #define __CPU0_USTACK (&_lc_ue_ustack_tc0)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   470  #define __CPU1_USTACK (&_lc_ue_ustack_tc1)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   471  #define __CPU2_USTACK (&_lc_ue_ustack_tc2)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   472  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   473  #define CPU0_BASE_MEM_ADRRESS     (0x70000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   474  #define CPU1_BASE_MEM_ADRRESS     (0x60000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   475  #define CPU2_BASE_MEM_ADRRESS     (0x50000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   476  #define CPUX_BASE_MEM_ADDR_MASK   (0xF0000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   477  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   478  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   479  #elif defined(_GNU_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   480  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   481  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   482  extern void cpu0_trap_0 (void); /* trap table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   483  extern void cpu1_trap_0 (void); /* trap table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   484  extern void cpu2_trap_0 (void); /* trap table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   485  extern void inttab (void);      /* interrupt table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   486  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   487  extern void *__CPU0_USTACK;          /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   488  extern void *__CPU1_USTACK;          /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   489  extern void *__CPU2_USTACK;          /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   490  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   491  extern void *__INTTAB_CPU0;          /* interrupt vector table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   492  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   493  extern uint32 __CPU0_ISTACK[];       /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   494  extern uint32 __CPU1_ISTACK[];       /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   495  extern uint32 __CPU2_ISTACK[];       /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   496  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   497  extern void *__CPU0_SMALL_DATA;      /* centre of A0 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   498  extern void *__CPU1_SMALL_DATA;      /* centre of A0 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   499  extern void *__CPU2_SMALL_DATA;      /* centre of A0 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   500  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   501  extern void *__CPU0_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   502  extern void *__CPU1_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   503  extern void *__CPU2_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   504  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   505  extern void *_SMALL_DATA3_;     /* centre of A8 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   506  extern void *_SMALL_DATA4_;     /* centre of A9 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   507  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   508  extern uint32 __shared_clear_table[];  /* clear table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   509  extern uint32 __cpu0_clear_table[];  /* clear table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   510  extern uint32 __cpu1_clear_table[];  /* clear table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   511  extern uint32 __cpu2_clear_table[];  /* clear table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   512  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   513  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   514  extern uint32 __shared_copy_table[];   /* copy table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   515  extern uint32 __cpu0_copy_table[];   /* copy table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   516  extern uint32 __cpu1_copy_table[];   /* copy table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   517  extern uint32 __cpu2_copy_table[];   /* copy table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   518  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   519  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   520  extern uint32 __CPU0_CSA_BEGIN[];    /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   521  extern uint32 __CPU0_CSA_END[];      /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   522  extern uint32 __CPU1_CSA_BEGIN[];    /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   523  extern uint32 __CPU1_CSA_END[];      /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   524  extern uint32 __CPU2_CSA_BEGIN[];    /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   525  extern uint32 __CPU2_CSA_END[];      /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   526  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   527  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   528  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   529  #define __INTTAB __INTTAB_CPU0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   530  #define __CPU0_TRAPTAB (uint32*)cpu0_trap_0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   531  #define __CPU1_TRAPTAB (uint32*)cpu1_trap_0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   532  #define __CPU2_TRAPTAB (uint32*)cpu2_trap_0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   533  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   534  #define __setareg(areg,val) \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   535  { \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   536    __asm volatile (" movh.a\t %%"#areg",hi:"#val"\n\tlea\t %%"#areg",\ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   537                                          [%%"#areg"]lo:"#val"" : : : "memory"); \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   538  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   539  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   540  #define __setreg(areg,val) \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   541  { \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   542    __asm volatile ("mov.aa %%"#areg", %0" :: "a" (val)); \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   543  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   544  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   545  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   546  __asm ("\t .weak _SMALL_DATA3_,_SMALL_DATA4_");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   547  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   548  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   549  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   550  #elif defined(_DIABDATA_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   551  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   552  /* first trap table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   553  extern void cpu0_trap_0 (void) __attribute__ ((section (".cpu0_trap_0")));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   554  extern void cpu1_trap_0 (void) __attribute__ ((section (".cpu1_trap_0")));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   555  extern void cpu2_trap_0 (void) __attribute__ ((section (".cpu2_trap_0")));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   556  /* interrupt table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   557  extern void inttab (void) __attribute__ ((section (".inttab")));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   558  void _init_main(uint32 CoreNumber, uint32 Copytable);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   559  void copy_to_ram(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   560  extern uint32 __INTTAB_CPU0;          /* interrupt vector table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   561  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   562  extern char __COPY_TABLE_BEGIN__[], __COPY_TABLE_END__[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   563  extern char _cpu0_copytable[], _cpu0_copytable__END__[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   564  extern char _cpu1_copytable[], _cpu1_copytable__END__[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   565  extern char _cpu2_copytable[], _cpu2_copytable__END__[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   566  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   567  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   568  __asm ("\t .weak __COPY_TABLE_BEGIN__, __COPY_TABLE_END__");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   569  __asm ("\t .weak _cpu0_copytable, _cpu0_copytable__END__");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   570  __asm ("\t .weak _cpu1_copytable, _cpu1_copytable__END__");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   571  __asm ("\t .weak _cpu2_copytable, _cpu2_copytable__END__");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   572  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   573  extern void __init(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   574  char **environ;    /* used by getenv(), putenv()    */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   575  extern char     *__argv[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   576  extern char     *__env[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   577  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   578  #define __INTTAB __INTTAB_CPU0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   579  #define __CPU0_TRAPTAB (uint32*)cpu0_trap_0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   580  #define __CPU1_TRAPTAB (uint32*)cpu1_trap_0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   581  #define __CPU2_TRAPTAB (uint32*)cpu2_trap_0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   582  #define _SMALL_DATA3_ __SDA8_BASE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   583  #define _SMALL_DATA4_ __SDA9_BASE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   584  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   585  extern uint32 __CPU0_CSA_BEGIN[];    /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   586  extern uint32 __CPU0_CSA_END[];      /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   587  extern uint32 __CPU1_CSA_BEGIN[];    /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   588  extern uint32 __CPU1_CSA_END[];      /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   589  extern uint32 __CPU2_CSA_BEGIN[];    /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   590  extern uint32 __CPU2_CSA_END[];      /* context save area 1 begin */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   591  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   592  extern uint32 const __CPU0_USTACK;          /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   593  extern uint32 const __CPU1_USTACK;          /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   594  extern uint32 const __CPU2_USTACK;          /* user stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   595  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   596  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   597  extern uint32 __CPU0_ISTACK[];       /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   598  extern uint32 __CPU1_ISTACK[];       /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   599  extern uint32 __CPU2_ISTACK[];       /* interrupt stack end */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   600  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   601  extern uint32 __CPU0_SMALL_DATA;      /* centre of A0 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   602  extern uint32 __CPU1_SMALL_DATA;      /* centre of A0 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   603  extern uint32 __CPU2_SMALL_DATA;      /* centre of A0 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   604  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   605  extern uint32 __CPU0_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   606  extern uint32 __CPU1_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   607  extern uint32 __CPU2_SMALL_DATA2;     /* centre of A1 addressable area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   608  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   609  extern uint32 __SOURCE[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   610  extern uint32 __END_SOURCE[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   611  extern uint32 __DESTINATION[];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   612  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   613  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   614  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   615  __asm ("\t .weak __SDA8_BASE, __SDA9_BASE");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   616  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   617  #define __setareg(areg,val) ___setareg(areg,val)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   618  /* we need to use a15 for the address register and not direct that the compiler
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   619      this will not remove */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   620  #define ___setareg(areg,val) \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   621    { __asm("#$$bp");                \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   622            __asm ("  movh.a\t %a15,"#val"@ha\n"); \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   623      __asm ("  lea\t %a15,[%a15]"#val"@l\n"); \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   624      __asm ("  mov.aa %"#areg", %a15\n"); \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   625      __asm ("#$$ep"); }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   626  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   627  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   628  #define __setreg(areg,val) \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   629  { __asm("#$$bp"); \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   630    __asm ("ld.w %d0, "#val"@abs"); \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   631    __asm ("mov.a %"#areg", %d0"); \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   632    __asm ("#$$ep"); }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   633  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   634  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   635  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   636  #pragma error "No Compiler specified."
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   637  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   638  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   639  /* Semaphore Operations */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   640  #define MCAL_SET_SEMAPHORE(Sem)   (Sem = 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   641  #define MCAL_CLEAR_SEMAPHORE(Sem) (Sem = 0U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   642  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   643  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   644  **                      Private Constant Definitions                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   645  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   646  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   647  #define MCAL_START_SEC_CONST_UNSPECIFIED
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   648  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   649  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   650  #define IFX_MCAL_START_SEC_CONST_UNSPECIFIED_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   651  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   652  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   653  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   654  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   655  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   656  const Mcal_CoreInit_t Mcal_CoreInit[MCAL_NO_OF_CORES] = {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   657    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   658      (uint32)__CPU0_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   659      (uint32)&_lc_ub_csa_tc0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   660      (uint32)&_lc_ue_csa_tc0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   661      (uint32*)__CPU0_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   662      (uint32)__CPU0_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   663      (uint32)&_SMALL_DATA_,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   664      (uint32)&_LITERAL_DATA_,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   665      (uint32)&_lc_ub_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   666      0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   667      &Mcal_Core0Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   668  #if ( MCAL_NO_OF_CORES > 1U )      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   669    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   670    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   671      (uint32)__CPU1_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   672      (uint32)&_lc_ub_csa_tc1,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   673      (uint32)&_lc_ue_csa_tc1,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   674      (uint32*)__CPU1_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   675      (uint32)__CPU1_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   676      (uint32)&_SMALL_DATA_TC1,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   677      (uint32)&_LITERAL_DATA_TC1,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   678      (uint32)&_lc_ub_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   679      0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   680      &Mcal_Core1Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   681  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   682    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   683    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   684      (uint32)__CPU2_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   685      (uint32)&_lc_ub_csa_tc2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   686      (uint32)&_lc_ue_csa_tc2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   687      (uint32*)__CPU2_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   688      (uint32)__CPU2_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   689      (uint32)&_SMALL_DATA_TC2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   690      (uint32)&_LITERAL_DATA_TC2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   691      (uint32)&_lc_ub_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   692      0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   693      &Mcal_Core2Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   694  #endif /* ( MCAL_NO_OF_CORES == 3U )  */ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   695  #endif /* ( MCAL_NO_OF_CORES > 1U )  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   696    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   697  };
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   698  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   699  #elif defined(_GNU_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   700  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   701  Mcal_CoreInit_t const Mcal_CoreInit[MCAL_NO_OF_CORES] = {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   702    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   703      (uint32)&__CPU0_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   704      (uint32)__CPU0_CSA_BEGIN,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   705      (uint32)__CPU0_CSA_END,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   706      __CPU0_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   707      (uint32)__CPU0_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   708      (uint32)&__CPU0_SMALL_DATA,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   709      (uint32)&__CPU0_SMALL_DATA2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   710      (uint32)__cpu0_copy_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   711      (uint32)__cpu0_clear_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   712      &Mcal_Core0Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   713  #if ( MCAL_NO_OF_CORES > 1U )    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   714    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   715    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   716      (uint32)&__CPU1_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   717      (uint32)__CPU1_CSA_BEGIN,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   718      (uint32)__CPU1_CSA_END,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   719      __CPU1_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   720      (uint32)__CPU1_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   721      (uint32)&__CPU1_SMALL_DATA,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   722      (uint32)&__CPU1_SMALL_DATA2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   723      (uint32)__cpu1_copy_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   724      (uint32)__cpu1_clear_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   725      &Mcal_Core1Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   726  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   727    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   728    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   729      (uint32)&__CPU2_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   730      (uint32)__CPU2_CSA_BEGIN,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   731      (uint32)__CPU2_CSA_END,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   732      __CPU2_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   733      (uint32)__CPU2_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   734      (uint32)&__CPU2_SMALL_DATA,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   735      (uint32)&__CPU2_SMALL_DATA2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   736      (uint32)__cpu2_copy_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   737      (uint32)__cpu2_clear_table,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   738      &Mcal_Core2Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   739  #endif /* ( MCAL_NO_OF_CORES == 3U )   */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   740  #endif /* ( MCAL_NO_OF_CORES > 1U )  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   741    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   742  };
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   743  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   744  #elif defined(_DIABDATA_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   745  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   746  const Mcal_CoreInit_t Mcal_CoreInit[MCAL_NO_OF_CORES] = {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   747    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   748      (uint32)&__CPU0_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   749      (uint32)__CPU0_CSA_BEGIN,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   750      (uint32)__CPU0_CSA_END,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   751      __CPU0_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   752      (uint32)__CPU0_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   753      (uint32)&__CPU0_SMALL_DATA,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   754      (uint32)&__CPU0_SMALL_DATA2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   755      (uint32)_cpu0_copytable,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   756      (uint32)_cpu0_copytable__END__,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   757      &Mcal_Core0Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   758  #if ( MCAL_NO_OF_CORES > 1U )      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   759    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   760    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   761      (uint32)&__CPU1_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   762      (uint32)__CPU1_CSA_BEGIN,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   763      (uint32)__CPU1_CSA_END,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   764      __CPU1_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   765      (uint32)__CPU1_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   766      (uint32)&__CPU1_SMALL_DATA,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   767      (uint32)&__CPU1_SMALL_DATA2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   768      (uint32)_cpu1_copytable,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   769      (uint32)_cpu1_copytable__END__,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   770      &Mcal_Core1Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   771  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   772    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   773    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   774      (uint32)&__CPU2_USTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   775      (uint32)__CPU2_CSA_BEGIN,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   776      (uint32)__CPU2_CSA_END,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   777      __CPU2_TRAPTAB,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   778      (uint32)__CPU2_ISTACK,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   779      (uint32)&__CPU2_SMALL_DATA,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   780      (uint32)&__CPU2_SMALL_DATA2,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   781      (uint32)_cpu2_copytable,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   782      (uint32)_cpu2_copytable__END__,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   783      &Mcal_Core2Container
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   784  #endif /* ( MCAL_NO_OF_CORES == 3U )   */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   785  #endif /* ( MCAL_NO_OF_CORES > 1U )  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   786    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   787  };
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   788  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   789  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   790  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   791  #define MCAL_STOP_SEC_CONST_UNSPECIFIED
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   792  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   793  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   794  #define IFX_MCAL_STOP_SEC_CONST_UNSPECIFIED_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   795  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   796  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   797  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   798  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   799  **                      Private Variable Definitions                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   800  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   801  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   802  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   803  **                      Private Function Definitions                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   804  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   805  #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   806  uint8 Mcal_lGetEcumCfgSelector(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   807  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   808  /* Semaphore to halt the processing of other cores until CORE0 completes
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   809     initialization */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   810  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   811  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   812  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   813  void Mcal_Core1Functionality(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   814  void Mcal_Core2Functionality(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   815  void Mcal_EcuMInit(void);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   816  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   817  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   818  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   819  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   820  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   821  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   822  ** Syntax : void _START(void)                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   823  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   824  ** Service ID:  0                                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   825  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   826  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   827  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   828  ** Reentrancy:  Non reentrant                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   829  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   830  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   831  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   832  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   833  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   834  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   835  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   836  ** Description : Reset vector address                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   837  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   838  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   839  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   840  #pragma section code "libc.reset"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   841  #pragma align 4
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   842  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   843  void _START(void)
; Function _START
.L82:
	.align	4
_START:	.type	func
.L38:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   844  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   845    __asm("j _Mcal_Start");      /* jump to reset start address */
	j _Mcal_Start
.L324:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   846  }
	ret
.L183:
	
___START_function_end:
	.size	_START,___START_function_end-_START
.L83:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('_Mcal_Start')
	.sect	'.text.libc'
	.align	2
	
	.global	_Mcal_Start

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   847  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   848  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   849  #pragma section code "libc"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   850  #pragma align 4
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   851  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   852  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   853  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   854  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   855  #ifdef _GNU_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   856  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   857  #pragma section ".startup_code" awx
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   858  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   859  #elif defined(_DIABDATA_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   860  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   861  #pragma section CODE ".startup_code" X
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   862  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   863  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   864  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   865  ** Syntax : int _RESET(void)                                                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   866  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   867  ** Service ID:  0                                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   868  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   869  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   870  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   871  ** Reentrancy:  Non reentrant                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   872  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   873  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   874  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   875  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   876  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   877  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   878  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   879  ** Description : Reset vector address                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   880  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   881  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   882  void _RESET (void)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   883  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   884    __asm (".global _START");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   885    /* we must make a jump to cached segment, why trap_tab follow */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   886  #ifdef _GNU_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   887  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   888    __asm ("_START: ja _Mcal_Start");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   889  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   890  #elif defined(_DIABDATA_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   891  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   892    __asm ("_START: movh.a %a15,_Mcal_Start@ha");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   893    __asm ("  lea  %a15,[%a15]_Mcal_Start@l");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   894    __asm ("  ji %a15");
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   895  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   896  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   897  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   898  #ifdef _GNU_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   899  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   900  #pragma section
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   901  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   902  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   903  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   904  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   905  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   906  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   907  #ifdef _DIABDATA_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   908  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   909  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   910  ** Syntax : int main(void)                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   911  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   912  ** Service ID:  0                                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   913  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   914  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   915  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   916  ** Reentrancy:  Non reentrant                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   917  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   918  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   919  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   920  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   921  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   922  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   923  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   924  ** Description : Reset vector address                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   925  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   926  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   927  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   928  /* we switch to normal region to habe cpu0 traptab on 0x80000100 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   929  #pragma section CODE X
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   930  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   931  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   932  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   933  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   934  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   935  ** Syntax : void _Mcal_Start(void)                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   936  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   937  ** Service ID:  0                                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   938  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   939  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   940  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   941  ** Reentrancy:  Non reentrant                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   942  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   943  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   944  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   945  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   946  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   947  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   948  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   949  ** Description :  MCAL Specific Start up code (Sample Test Code)              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   950  **                CrossView Requirement: Re-enable and reset the call depth   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   951  **                counter and  make A0,A1,A8,A9 accessible. User Stack        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   952  **                Pointer Initialization. PCX Reset: Clear Previous Context   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   953  **                Pointer Segment Address and Offset Field. CSA               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   954  **                initialization followed by clearing endinit bit.            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   955  **                Disable Watchdog.                                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   956  **                Trap vector base address initialization.                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   957  **                ISP - initlaization                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   958  **                Base Interrupt vector table initalization.                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   959  **                Flash waitstates configuration followed by endinit set      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   960  **                A0,A1 addressing.                                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   961  **                A8,A9 addressing.                                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   962  **                Bus and LMB configuration                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   963  **                Initialization of RAM variables.                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   964  **                Call to Mcal_Main                                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   965  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   966  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   967  #ifdef _DIABDATA_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   968  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   969  __attribute__((use_frame_pointer)) void _Mcal_Start(void)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   970  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   971  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   972  void _Mcal_Start(void)
; Function _Mcal_Start
.L76:
	.align	4
_Mcal_Start:	.type	func
.L40:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   973  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   974  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   975  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   976  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   977    const Mcal_CoreInit_t * CoreTable;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   978    #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   979    #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   980    uint32 sp;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   981    #ifndef _NO_A0A1_ADDRESSING
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   982      void *a0 ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   983      void *a1;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   984    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   985    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   986    #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   987    uint8 CoreNumber;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   988  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   989  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   990    CoreNumber = MFCR(CPU_CORE_ID);
	mfcr	d15,#65052
	extr.u	d8,d15,#0,#8
.L212:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   991  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   992    CoreTable = &(Mcal_CoreInit[CoreNumber]);
	mul	d15,d8,#40
	movh.a	a15,#@his(Mcal_CoreInit)
	lea	a15,[a15]@los(Mcal_CoreInit)
.L267:
	addsc.a	a15,a15,d15,#0
.L213:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   993  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   994  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   995  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   996    /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   997     Re-enable and reset the call depth counter and  make A0,A1,A8,A9
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   998     write-able. It is required for CrossView that these RESET values are
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	   999     restored for each time the startup code is executed.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1000    */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1001    #ifndef _NO_PSW_RESET
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1002       MTCR(CPU_PSW, 0x00000980);        /* clear PSW.IS and set to User Stack*/
	dsync
	mov	d0,#2432
	mtcr	#65028,d0
	isync
.L268:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1003    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1004  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1005    /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1006     user stack init
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1007    */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1008    #ifndef _NO_USP_INIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1009      sp = (uint32)(CoreTable->StackEndAddress) & STACK_ALIGN;
	ld.w	d0,[a15]
.L269:
	insert	d0,d0,#0,#0,#3
.L270:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1010      __asm("mov.a\tsp,%0"::"d"(sp));
	mov.a	sp,d0
.L170:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1011    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1012  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1013  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1014    /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1015     Clear Previous Context Pointer Segment Address and Offset Field.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1016     It is required for CrossView stack trace that these RESET values
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1017     are restored for each time the startup code is executed.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1018    */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1019  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1020    #ifndef _NO_PCX_RESET
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1021    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1022        sint32 PCXValue ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1023        PCXValue = __mfcr(CPU_PCXI) ;
	mfcr	d0,#65024
.L215:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1024        MTCR(CPU_PCXI, (sint32)((uint32)PCXValue & 0xfff00000UL)) ;
	dsync
	insert	d0,d0,#0,#0,#20
.L216:
	mtcr	#65024,d0
	isync
.L271:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1025        __isync() ;
	isync
.L171:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1026    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1027    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1028  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1029    #ifndef _NO_CSA_INIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1030    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1031        uint32 loopCount ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1032        uint32 x ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1033        uint32 _csa_index;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1034        uint32 _lcx_index;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1035        uint32 * _prev_csa;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1036  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1037    /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1038     The total no of CSA's is computed between the difference of CSA boundary
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1039     address.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1040     The logic goes like this , assume the CSA starts as 0xd0004000 and ends at
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1041     0xd0005000. 64 CSA's and each CSA occupying 64 bytes ( total 0x1000 bytes)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1042     At the address 0xd0004000 ZERO is written, to indicate last CSA.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1043     At 0xd0004040 - link to the 0th CSA is written as 0x000D0100. ( D stands for 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1044     segment number)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1045     At 0xd0004080 - link to the 1st CSA is written as 0x000D0101. 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1046     The list continues finally 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1047     At 0xd0004fc0 , link to the 62nd CSA is written as 0x000D013E
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1048    */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1049        _prev_csa = (uint32 *)(CoreTable->CsaStartAddress) ;
	ld.w	d0,[a15]4
.L272:
	mov.a	a2,d0
.L217:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1050        /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1051         Load the count with the value of total CSA
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1052        */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1053        loopCount = (((uint32)(\ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1054            CoreTable->CsaEndAddress - CoreTable->CsaStartAddress) >> 6) - 1UL) ;
	ld.w	d15,[a15]8
.L273:
	sub	d15,d0
.L274:
	sh	d15,#-6
.L219:
	add	d15,#-1
.L275:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1055        x = (((uint32)(CoreTable->CsaStartAddress) >> 28) << 16) ;
	sh	d0,d0,#-28
.L276:
	sh	d0,d0,#16
.L220:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1056  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1057        /*   Load the null pointer for initial CSA (0th)      */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1058        *(_prev_csa) = 0 ;
	mov	d1,#0
	st.w	[a2],d1
.L277:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1059        /* Fill the complete list */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1060        while(loopCount != 0)
	jeq	d15,#0,.L4
.L278:
	mov.a	a4,d15
.L222:
	add.a	a4,#-1
.L3:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1061        {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1062          _csa_index = ((((uint32)(_prev_csa) << 10) >> 16) | x ) ;
	mov.d	d15,a2
.L223:
	sh	d15,d15,#10
.L224:
	sh	d15,d15,#-16
.L225:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1063          _prev_csa += 0x10 ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1064          *(_prev_csa) = _csa_index ;
	or	d15,d0
	st.w	[+a2]64,d15
	loop	a4,.L3
.L4:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1065          loopCount-- ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1066        }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1067        _csa_index = ((((uint32)(_prev_csa) << 10) >> 16) | x ) ;
	mov.d	d15,a2
.L226:
	sh	d15,d15,#10
.L227:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1068        
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1069        /* Load the last but 2 CSA link into LCX register */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1070        _lcx_index = (uint32)( (uint32 *)(CoreTable->CsaStartAddress) + 0x20);
	sh	d1,d15,#-16
	ld.w	d15,[a15]4
.L228:
	or	d1,d0
.L279:
	add	d15,d15,#128
.L280:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1071        _lcx_index = (uint32)(((_lcx_index << 10) >> 16) | x );
	sh	d15,d15,#10
.L281:
	sh	d15,d15,#-16
.L229:
	or	d0,d15
.L221:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1072        MTCR(CPU_LCX,(sint32)_lcx_index) ;
	dsync
	mtcr	#65084,d0
	isync
.L282:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1073        __isync() ;
	isync
.L283:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1074  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1075        /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1076         Load FCX with the free context pointer
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1077         Write the last segment number into FCX register
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1078        */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1079        MTCR(CPU_FCX,(sint32)_csa_index) ;
	dsync
	mtcr	#65080,d1
	isync
.L284:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1080        __isync() ;
	isync
.L174:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1081  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1082    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1083  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1084  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1085  /* #elif _DIABDATA_C_TRICORE_ or _GNU_C_TRICORE_*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1086  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1087  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1088    uint32 pcxi;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1089    sint32 k;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1090    sint32 no_of_csas;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1091    sint32 *pCsa;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1092    uint32 seg_nr, seg_idx, pcxi_val = 0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1093    sint32 *csa_area_begin = (sint32 *)(CoreTable->CsaStartAddress);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1094    sint32 *csa_area_end = (sint32 *)(CoreTable->CsaEndAddress);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1095  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1096    #ifndef _NO_USP_INIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1097    Mcal_StackEndAddress = (uint32*)CoreTable->StackEndAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1098    __setreg (sp, Mcal_StackEndAddress);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1099  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1100    DSYNC();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1101    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1102  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1103    #ifndef _NO_PSW_RESET
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1104    /* Set the PSW to its reset value in case of a warm start */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1105    MTCR (CPU_PSW, 0x00000980);     /* clear PSW.IS */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1106    ISYNC();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1107    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1108  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1109    /* Set the PCXS and PCXO to its reset value in case of a warm start */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1110    pcxi = __mfcr (CPU_PCXI);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1111    pcxi &= 0xfff00000;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1112    MTCR (CPU_PCXI, pcxi);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1113  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1114  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1115    /* Setup the context save area linked list. */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1116    /* first calculate nr of CSAs in this area */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1117    no_of_csas = (csa_area_end - csa_area_begin) >> 4;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1118    pCsa = csa_area_begin;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1119  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1120    for (k = 0; k < no_of_csas; k++)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1121    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1122      /* Store null pointer in last CSA (= very first time!) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1123      *pCsa = pcxi_val;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1124      /* get segment number */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1125      seg_nr = EXTRACT((sint32)pCsa, 28, 4) << 16;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1126      /* get idx number */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1127      seg_idx = EXTRACT((sint32)pCsa, 6, 16);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1128      /* calculate va pcxi value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1129      pcxi_val = seg_nr | seg_idx;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1130      /* if this is the last but 2 csa, then we store the new pcxi value to LCX */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1131      if (k == 2)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1132      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1133        MTCR (CPU_LCX, pcxi_val);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1134      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1135      /* next CSA */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1136      pCsa += 16;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1137    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1138    /* store actual pcxi value to the FCX (this is our first free context) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1139    MTCR (CPU_FCX, pcxi_val);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1140    ISYNC();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1141  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1142  #endif /* _TASKING_C_TRICORE_ */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1143  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1144    endinit_reset();
	call	endinit_reset
.L218:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1145  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1146    /* Icache enabling steps */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1147    /* Step 1: Set PCBYP to 1 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1148    MTCR(CPU_PCON0,PCON0_PCBYP);
	dsync
	mov	d15,#2
	mtcr	#37388,d15
	isync
.L285:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1149    /* Step 2: Call Isync */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1150    ISYNC();
	isync
.L286:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1151  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1152    endinit_set();
	call	endinit_set
.L287:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1153  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1154    /* Step 3: Invalidate current settings */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1155    MTCR(CPU_PCON1,PCON1_PCINV);
	dsync
	mov	d15,#1
	mtcr	#37380,d15
	isync

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1156  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1157    /* Step 5: wait till PCINV becomes zero */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1158    while((__mfcr(CPU_PCON1) & PCON1_PCINV) == PCON1_PCINV);
.L5:
	mfcr	d15,#37380
.L288:
	jnz.t	d15:0,.L5
.L289:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1159  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1160    /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1161     Clear the ENDINIT bit in the WDT_CON0 register in order
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1162     to disable the write-protection for registers protected
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1163     via the EndInit feature (for example: WDT_CON1).
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1164    */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1165    endinit_reset();
	call	endinit_reset
.L290:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1166  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1167  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1168  #ifndef NO_WATCHDOG_DISABLE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1169      /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1170       disable Safety watchdog & Cpu0 watchdog
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1171      */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1172      if(CoreNumber==0)
	jne	d8,#0,.L6
.L291:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1173      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1174        safety_endinit_reset();
	call	safety_endinit_reset
.L292:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1175        SCU_WDTSCON1.U = 0x00000008 ;
	mov	d15,#8
	movh.a	a2,#61443
	st.w	[a2]@los(0xf00360f4),d15
.L293:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1176        safety_endinit_set();
	call	safety_endinit_set
.L6:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1177      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1178  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1179  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1180      MODULE_SCU.WDTCPU[CoreNumber].CON1.U = 0x00000008;
	mul	d15,d8,#12
	mov.a	a2,d15
	movh.a	a3,#61443
	add.a	a3,a2
.L294:
	mov	d15,#8
	st.w	[a3]24836,d15
.L295:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1181  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1182  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1183  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1184   Load Base Address of Trap Vector Table
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1185   Disable this if not started from RESET vector. (E.g.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1186   ROM monitors require to keep in control of vectors)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1187  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1188  #ifndef _NO_BTV_INIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1189    MTCR(CPU_BTV,(uint32)(CoreTable->TrapFn)) ; /* initialize BTV    */
	dsync
	ld.w	d15,[a15]12
	mtcr	#65060,d15
	isync
.L296:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1190  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1191  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1192  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1193   Load Base Address of Interrupt Vector Table
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1194   Disable this if not started from RESET vector. (E.g.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1195   ROM monitors require to keep in control of vectors)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1196  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1197  #ifndef _NO_BIV_INIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1198    MTCR (CPU_BIV, (uint32)&__INTTAB);
	dsync
	movh.a	a2,#@his(_lc_u_int_tab)
	lea	a2,[a2]@los(_lc_u_int_tab)
	mov.d	d15,a2
	mtcr	#65056,d15
	isync
.L297:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1199  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1200  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1201  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1202   Load interupt stack pointer
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1203   Disable this if not started from RESET vector. (E.g.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1204   ROM monitors require to keep in control of vectors)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1205  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1206  #ifndef _NO_ISP_INIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1207    MTCR(CPU_ISP,(uint32)((uint32)(CoreTable->IStackAddress))) ;
	dsync
	ld.w	d15,[a15]16
	mtcr	#65064,d15
	isync
.L298:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1208  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1209  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1210  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1211  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1212  #ifdef _ENABLE_ICACHE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1213     /* After setting the size, enable end init protection */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1214  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1215     /* Step 6: Enable ICACHE memory, followed by ISYNC instruction */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1216     MTCR(CPU_PCON0,0);
	dsync
	mov	d15,#0
	mtcr	#37388,d15
	isync
.L299:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1217  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1218     ISYNC(); 
	isync
.L300:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1219  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1220  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1221  #ifdef _ENABLE_DCACHE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1222     /* After setting the size, enable end init protection */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1223  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1224     /* Step 6: Enable DCACHE memory, followed by ISYNC instruction */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1225     MTCR(CPU_DCON0,0);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1226  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1227    ISYNC(); 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1228    DSYNC();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1229  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1230  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1231  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1232   Set the ENDINIT bit in the WDT_CON0 register again
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1233   to enable the write-protection and to prevent a time-out.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1234  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1235      endinit_set();
	call	endinit_set
.L301:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1236      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1237  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1238  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1239  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1240   Inititialize global address registers a0/a1 to support
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1241   __a0/__a1 storage qualifiers of the C compiler.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1242  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1243  #ifndef _NO_A0A1_ADDRESSING
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1244        a0 = (uint32*)CoreTable->SmallData0;
	ld.w	d15,[a15]20
.L302:
	mov.a	a2,d15
.L303:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1245      __asm( "mov.aa\ta0,%0"::"a"(a0) );
	mov.aa	a0,a2
.L304:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1246  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1247        a1 = (uint32*)CoreTable->SmallData2;
	ld.w	d15,[a15]24
.L305:
	mov.a	a2,d15
.L306:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1248      __asm( "mov.aa\ta1,%0"::"a"(a1) );
	mov.aa	a1,a2
.L307:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1249  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1250  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1251  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1252  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1253   Inititialize global address registers a8/a9 to support
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1254   __a8/__a9 storage qualifiers of the C compiler. A8 and A9
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1255   are reserved for OS use, or for application use in cases
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1256   where the application ans OS are tightly coupled.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1257  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1258  #ifndef _NO_A8A9_ADDRESSING
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1259      void * a8 = _A8_DATA_;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1260      __asm( "mov.aa\ta8,%0"::"a"(a8) );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1261  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1262      void * a9 = _A9_DATA_;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1263      __asm( "mov.aa\ta9,%0"::"a"(a9) );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1264  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1265  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1266  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1267  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1268   /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1269     * initialize SDA base pointers
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1270     */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1271    Mcal_SmallDataAddress = CoreTable->SmallData0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1272    Mcal_LiteralDataAddress = CoreTable->SmallData2;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1273  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1274    __setareg (a8, _SMALL_DATA3_);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1275  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1276    __setareg (a9, _SMALL_DATA4_);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1277  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1278    __setreg(a0, Mcal_SmallDataAddress);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1279    __setreg(a1, Mcal_LiteralDataAddress);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1280  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1281  #endif /* _TASKING_C_TRICORE_ */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1282  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1283  /* 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1284     Example configuration for tPF = 30 ns, tPFECC = 10 ns, tDF = 200 ns, 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1285     tDFECC = 20 ns with fFSI2 = 200 MHz and fFSI = 100 MHz: 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1286  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1287     FCON.WSPFLASH = 5
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1288     FCON.WSECPF = 1
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1289  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1290     FCON.WSPFLASH =  Ceil (tPF * fFSI2) - 1
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1291     FCON.WSECPF = Ceil (tPFECC * fFSI2) - 1
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1292  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1293     The Ceil(r) function rounds a real number up, i.e. the result is the 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1294     smallest integer not less than the real argument. 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1295     The mathematical function name is iling(r)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1296  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1297  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1298     Demo configuration: 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1299     tPF = 30 ns, tPFECC = 10 ns,fFSI2 = 200 MHz
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1300     FCON.WSPFLASH = 5
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1301     FCON.WSECPF = 1
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1302     Wait States for DFLASH is updated in FLS driver.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1303     Application shall reconfigure FCON based on clock configuration.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1304  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1305  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1306    if(CoreNumber==0U)
	jne	d8,#0,.L7
.L181:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1307    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1308      uint32 FconVal;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1309      FconVal = FLASH0_FCON.U;
	ld.w	d15,.1.cnt
	mov.a	a12,d15
	ld.w	d15,[a12]
.L308:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1310      FconVal &= (uint32)0xFFFFFFC0U;
	insert	d15,d15,#0,#0,#6
.L230:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1311      FconVal |= (uint32)0x00000015U;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1312      endinit_reset();
	or	d15,#21
	call	endinit_reset
.L309:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1313      FLASH0_FCON.U = FconVal;
	st.w	[a12],d15
.L310:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1314      endinit_set();
	call	endinit_set
.L7:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1315    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1316  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1317  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1318   Enabling LMB split mode means all LMB reads accepted by LFI where the LMB
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1319   Master is not asserting lmb_no_split_n are taken as split transactions.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1320   Default state is All LMB reads accepted by LFI are taken as no split
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1321   transactions.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1322   Modification of LFI_CON register is done only when the LMB mode is enabled.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1323   Its left to default state if the split is not  enabled hence code will not
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1324   be generated
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1325   In LFI_CON.U register the bit 0 is modified for the same, if LMB split
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1326   is enabled.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1327  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1328  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1329  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1330  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1331  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1332   Initialize and clear C variables
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1333  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1334  #ifndef _NO_C_INIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1335      /* initialize data for all cores */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1336     {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1337       _c_init(CoreNumber, CoreTable->CopyTable) ;
	ld.w	d5,[a15]28
	mov	d4,d8
	call	_c_init
.L311:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1338     }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1339  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1340  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1341  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1342  #elif defined(_GNU_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1343  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1344      /* initialize data */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1345  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1346     if(CoreNumber == 0)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1347     {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1348       _Gnu_CopyTable((uint32)__shared_clear_table, (uint32)__shared_copy_table);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1349     }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1350  #endif /* ( MCAL_NO_OF_CORES == 3U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1351    _Gnu_CopyTable(CoreTable->ClearTable, CoreTable->CopyTable);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1352  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1353  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1354  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1355  #elif defined(_DIABDATA_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1356  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1357      __isync ();  /* mtcr will don't do this for us */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1358      /* initialize data */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1359      copy_to_ram();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1360      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1361      _init_main(CoreNumber, CoreTable->CopyTable);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1362  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1363  #endif /* _TASKING_C_TRICORE_ */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1364    /* IFX_SAFETLIB_USED enable in case of SafeTlib standalone and Integration */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1365    #if (IFX_SAFETLIB_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1366      #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1367      if(CoreNumber == 0)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1368      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1369        /* Set program counter of core 1 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1370        CPU1_PC.U = (unsigned int)_Mcal_Start;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1371          
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1372        #if ( MCAL_NO_OF_CORES == 3U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1373        /* Set program counter of core 2 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1374        CPU2_PC.U = (unsigned int)_Mcal_Start;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1375        #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1376      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1377      #endif /* #if ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1378      SafeTlib_main(CoreNumber);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1379    #endif/* #if (IFX_SAFETLIB_USED == STD_ON) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1380  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1381    #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1382     #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1383     if(CoreNumber == 0)
	jne	d8,#0,.L8
.L312:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1384     {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1385       #if (IFX_SAFETLIB_USED == STD_OFF)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1386         Mcal_StartCore(1, (uint32)&_Mcal_Start);
	mov	d4,#1
	movh.a	a2,#@his(_Mcal_Start)
	lea	a2,[a2]@los(_Mcal_Start)
	mov.d	d5,a2
.L313:
	call	Mcal_StartCore
.L314:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1387         #if ( MCAL_NO_OF_CORES == 3U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1388         Mcal_StartCore(2, (uint32)&_Mcal_Start);
	mov	d4,#2
	movh.a	a2,#@his(_Mcal_Start)
	lea	a2,[a2]@los(_Mcal_Start)
	mov.d	d5,a2
.L315:
	call	Mcal_StartCore
.L316:
	j	.L9
.L8:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1389         #endif /* ( MCAL_NO_OF_CORES == 3U )  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1390       #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1391  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1392  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1393     }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1394     else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1395     {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1396       Mcal_CpuInitCompletedSem[CoreNumber] = 1;
	lea	a2,Mcal_CpuInitCompletedSem
.L317:
	addsc.a	a2,a2,d8,#2
.L318:
	mov	d15,#1
.L319:
	st.w	[a2],d15
.L9:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1397     }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1398     #endif /* #if ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1399    /* Call the Core specifc functionalities */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1400    CoreTable->CoreFn();
	ld.a	a15,[a15]36
.L214:
	ji	a15
.L165:
	
___Mcal_Start_function_end:
	.size	_Mcal_Start,___Mcal_Start_function_end-_Mcal_Start
.L77:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('_Exit')
	.sect	'.text.libc'
	.align	2
	
	.global	_Exit

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1401    #endif /* #if (IFX_MCAL_USED == STD_ON) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1402  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1403  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1404  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1405   End of Function Start
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1406  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1407  #if defined(_DIABDATA_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1408  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1409  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1410  void copy_to_ram(void)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1411  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1412    uint32 i;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1413    uint32 n;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1414    /* Calculate length of the region in ints */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1415    n = (__END_SOURCE) - (__DESTINATION);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1416    for (i = 0; i < n; i++)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1417    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1418      __DESTINATION[i] = __SOURCE[i];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1419    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1420  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1421  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1422  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1423  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1424  #ifdef _TASKING_C_TRICORE_
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1425  #if (_TASKING_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1426  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1427  ** Syntax : void _Exit(void)                                                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1428  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1429  ** Service ID:  0                                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1430  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1431  ** Sync/Async:                                                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1432  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1433  ** Reentrancy:                                                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1434  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1435  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1436  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1437  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1438  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1439  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1440  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1441  ** Description : Exits and calls debug16 instruction                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1442  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1443  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1444  void _Exit(void)
; Function _Exit
.L88:
	.align	4
_Exit:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1445  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1446    while(1)
.L10:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1447    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1448      __asm("debug16") ;
	debug16
.L329:
	j	.L10
.L184:
	
___Exit_function_end:
	.size	_Exit,___Exit_function_end-_Exit
.L89:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('_c_init')
	.sect	'.text.libc'
	.align	2
	
	.global	_c_init

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1449    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1450  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1451  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1452  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1453  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1454  #pragma section code "libc"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1455  #pragma align 4
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1456  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1457  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1458  ** Syntax : void _c_init(uint32 CoreNumber, uint32 Copytable)                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1459  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1460  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1461  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1462  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1463  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1464  ** Reentrancy:  Non reentrant                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1465  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1466  ** Parameters (in) :  CoreNumber - CoreId of the core executing               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1467  **                    Copytable - Copytable to be initialized/copied          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1468  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1469  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1470  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1471  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1472  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1473  ** Description : Initialize or clear data segments as specified by the copy   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1474  **               table, It is an array of 4 word entries generated by the     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1475  **               locator. offset  0: type- 0=end, 1=copy, 2=clear             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1476  **               offset  4: destination address                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1477  **               offset  8: source address (copy only)                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1478  **               offset 12: length             - length in bytes.             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1479  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1480  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1481  void _c_init(uint32 CoreNumber, uint32 Copytable)
; Function _c_init
.L94:
	.align	4
_c_init:	.type	func
.L43:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1482  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1483    uint32 *table ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1484  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1485    uint32 type ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1486    uint32 *src ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1487    uint32 *dest ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1488    uint32 lenb ; /* length in bytes */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1489    uint8 *tempsrc;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1490    uint8 *tempdest ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1491  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1492    table = (uint32 *)Copytable ;
	mov.a	a15,d5
.L232:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1493    type  = *table++ ; /* extract the first table entry; */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1494  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1495    while( (1==type) || (2==type))
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1496    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1497      dest = (uint32 *)*table++  ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1498      src = (uint32 *)*table++  ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1499      lenb = *table++  ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1500  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1501      /* Do copytable only if shared address and CPU0 address */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1502      if ( (CoreNumber == 0U) && 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1503           ((((uint32)dest & CPUX_BASE_MEM_ADDR_MASK) == CPU1_BASE_MEM_ADRRESS)|| 
	movh	d2,#24576
.L334:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1504           (((uint32)dest & CPUX_BASE_MEM_ADDR_MASK) == CPU2_BASE_MEM_ADRRESS)) 
	movh	d3,#20480
.L335:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1505          )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1506      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1507        type = *table++ ; /* extract the next table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1508        continue;    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1509      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1510  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1511      #if ( MCAL_NO_OF_CORES > 1U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1512      /* Core 1 - Do copytable only if CPU1 address */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1513      if ((CoreNumber == 1U) && 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1514          ((uint32)dest & CPUX_BASE_MEM_ADDR_MASK) != CPU1_BASE_MEM_ADRRESS)
	movh	d5,#24576
.L231:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1515      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1516        type = *table++ ; /* extract the next table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1517        continue;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1518      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1519  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1520      #if ( MCAL_NO_OF_CORES == 3U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1521      /* Core 2 - Do copytable only if CPU2 address */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1522      if ((CoreNumber == 2U) && 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1523          ((uint32)dest & CPUX_BASE_MEM_ADDR_MASK) != CPU2_BASE_MEM_ADRRESS)
	movh	d6,#20480
.L336:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1524      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1525        type = *table++ ; /* extract the next table entry */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1526        continue;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1527      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1528      #endif /* #if ( MCAL_NO_OF_CORES == 3U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1529      #endif /* #if ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1530  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1531      if(1 == type )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1532      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1533        tempsrc = (uint8 *)src ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1534        tempdest = (uint8 *)dest ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1535  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1536        while(lenb)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1537        {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1538          *tempdest++ = *tempsrc++ ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1539          lenb-- ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1540        }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1541      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1542      if(2 == type) /* clear */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1543      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1544        tempdest = (uint8 *)dest ;
	mov	d7,#0
	j	.L11
.L12:
.L13:
	ld.w	d0,[a15+]
.L233:
	mov.a	a2,d0
.L235:
	ld.w	d0,[a15+]
.L234:
	mov.a	a4,d0
.L237:
	ld.w	d0,[a15+]
.L236:
	jne	d4,#0,.L14
.L337:
	mov.d	d1,a2
.L239:
	insert	d1,d1,#0,#0,#28
.L240:
	jeq	d1,d2,.L15
.L338:
	jeq	d1,d3,.L16
.L14:
	jne	d4,#1,.L17
.L339:
	mov.d	d1,a2
.L241:
	insert	d15,d1,#0,#0,#28
.L340:
	jne	d15,d5,.L18
.L17:
	jne	d4,#2,.L19
.L341:
	mov.d	d1,a2
.L242:
	insert	d15,d1,#0,#0,#28
.L342:
	jne	d15,d6,.L20
.L19:
	jne	d8,#1,.L21
.L343:
	mov.aa	a5,a2
.L243:
	jeq	d0,#0,.L24
.L344:
	mov.a	a6,d0
.L244:
	add.a	a6,#-1
.L23:
	add	d0,#-1
	ld.bu	d15,[a4+]
.L345:
	st.b	[a5+],d15
	loop	a6,.L23
.L24:
.L21:
	jne	d8,#2,.L25
.L245:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1545  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1546        while(lenb)
	jeq	d0,#0,.L28
.L346:
	mov.a	a4,d0
.L238:
	add.a	a4,#-1
.L27:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1547        {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1548          *tempdest++ = 0 ;
	st.b	[a2+],d7
	loop	a4,.L27
.L28:
.L25:
.L20:
.L18:
.L16:
.L15:
.L11:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1549          lenb-- ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1550        }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1551      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1552      type = *table++ ; /* extract the next table entry */
	ld.w	d8,[a15+]
.L246:
	jeq	d8,#1,.L13
.L347:
	jeq	d8,#2,.L12
.L348:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1553    } /* while (type == 1 || type == 2) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1554  }
	ret
.L185:
	
___c_init_function_end:
	.size	_c_init,___c_init_function_end-_c_init
.L95:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_lGetEcumCfgSelector

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1555  #endif /* #if (_TASKING_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1556  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1557  #elif defined(_GNU_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1558  #if (_GNU_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1559  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1560  ** Syntax : void _Gnu_CopyTable(uint32 ClearTable, uint32 CopyTable)          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1561  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1562  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1563  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1564  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1565  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1566  ** Reentrancy:  Non reentrant                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1567  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1568  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1569  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1570  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1571  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1572  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1573  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1574  ** Description : Initialize or clear data segments as specified by the copy   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1575  **               table, It is an array of 4 word entries generated by the     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1576  **               locator. offset  0: type- 0=end, 1=copy, 2=clear             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1577  **               offset  4: destination address                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1578  **               offset  8: source address (copy only)                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1579  **               offset 12: length             - length in bytes.             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1580  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1581  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1582  void _Gnu_CopyTable(uint32 ClearTable, uint32 CopyTable)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1583  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1584    typedef volatile union
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1585    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1586      uint8 *ucPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1587      uint16 *usPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1588      uint32 *uiPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1589      unsigned long long *ullPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1590    } TABLE_PTR;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1591  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1592    uint32 uiLength, uiCnt;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1593    uint32 *pTable;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1594    TABLE_PTR pBlockDest;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1595    TABLE_PTR pBlockSrc;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1596    /* clear table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1597    pTable = (uint32*)ClearTable;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1598    while (pTable)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1599    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1600      pBlockDest.uiPtr = (uint32 *)*pTable++;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1601      uiLength = *pTable++;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1602      /* we are finished when length == -1 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1603      if (uiLength == 0xFFFFFFFF)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1604      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1605        break;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1606      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1607  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1608      uiCnt = uiLength / 8;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1609  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1610      while (uiCnt--)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1611      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1612        *pBlockDest.ullPtr++ = 0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1613      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1614  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1615      if ((uiLength) & 0x4)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1616      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1617        *pBlockDest.uiPtr++ = 0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1618      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1619  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1620      if ((uiLength) & 0x2)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1621      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1622        *pBlockDest.usPtr++ = 0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1623      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1624  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1625      if ((uiLength) & 0x1)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1626      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1627        *pBlockDest.ucPtr = 0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1628      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1629    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1630    /* copy table */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1631    pTable = (uint32*)CopyTable;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1632    while (pTable)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1633    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1634      pBlockSrc.uiPtr = (uint32 *)*pTable++;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1635      pBlockDest.uiPtr = (uint32 *)*pTable++;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1636      uiLength = *pTable++;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1637      /* we are finished when length == -1 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1638      if (uiLength == 0xFFFFFFFF)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1639      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1640        break;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1641      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1642  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1643      uiCnt = uiLength / 8;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1644  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1645      while (uiCnt--)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1646      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1647        *pBlockDest.ullPtr++ = *pBlockSrc.ullPtr++;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1648      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1649  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1650      if ((uiLength) & 0x4)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1651      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1652        *pBlockDest.uiPtr++ = *pBlockSrc.uiPtr++;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1653      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1654  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1655      if ((uiLength) & 0x2)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1656      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1657        *pBlockDest.usPtr++ = *pBlockSrc.usPtr++;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1658      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1659  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1660      if ((uiLength) & 0x1)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1661      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1662        *pBlockDest.ucPtr = *pBlockSrc.ucPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1663      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1664    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1665  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1666  #endif /* #if (_GNU_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1667  #elif defined(_DIABDATA_C_TRICORE_)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1668  #if (_DIABDATA_C_TRICORE_ == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1669  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1670  ** Syntax : void _init_main(uint32 CoreNumber, uint32 Copytable)              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1671  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1672  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1673  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1674  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1675  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1676  ** Reentrancy:  Non reentrant                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1677  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1678  ** Parameters (in) :  CoreNumber - CoreId of the core executing               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1679  **                    Copytable - Copytable to be initialized/copied          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1680  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1681  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1682  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1683  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1684  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1685  ** Description : Initialize or clear data segments as specified by the copy   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1686  **               table, It is an array of 4 word entries generated by the     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1687  **               locator. offset  0: type- 0=end, 1=copy, 2=clear             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1688  **               offset  4: destination address                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1689  **               offset  8: source address (copy only)                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1690  **               offset 12: length             - length in bytes.             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1691  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1692  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1693  void _init_main(uint32 CoreNumber, uint32 Copytable)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1694  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1695      int argc;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1696      /* we use only the copytables to copy and clear for us */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1697      if (CoreNumber == 0U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1698      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1699          __copy_multiple(__COPY_TABLE_BEGIN__, __COPY_TABLE_END__);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1700          __copy_multiple(_cpu0_copytable, _cpu0_copytable__END__);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1701          
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1702      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1703      if (CoreNumber == 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1704      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1705          __copy_multiple(_cpu1_copytable, _cpu1_copytable__END__);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1706          
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1707      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1708      if (CoreNumber == 2U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1709      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1710          __copy_multiple(_cpu2_copytable, _cpu2_copytable__END__);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1711          
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1712      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1713  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1714      argc = 0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1715      /* check how many arguments we have            */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1716      for(argc = 0; __argv[argc] != NULL; argc++) ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1717  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1718      environ = __env;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1719  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1720      /* initialize constructors                */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1721      __init();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1722  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1723      /* prepare to call the main function            */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1724      /* we don't need a call to main, because not used */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1725      /* main(argc,__argv,__env) ; */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1726  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1727  #endif /* #if (_DIABDATA_C_TRICORE_ == 1U) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1728  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1729  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1730  ** Syntax           : uint8 EcuM_lGetCfgSelector(void)                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1731  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1732  ** Service ID       : None/<Specified>                                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1733  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1734  ** Sync/Async       : Synchronous / Asynchronous                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1735  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1736  ** Reentrancy       : Non-reentrant / Reentrant                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1737  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1738  ** Parameters(in)   : None/<Specified>                                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1739  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1740  ** Parameters (out) : None/<Specified>                                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1741  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1742  ** Return value     : None/<Specified>                                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1743  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1744  ** Description      : <Suitable Description>                                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1745  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1746  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1747  #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1748  uint8 Mcal_lGetEcumCfgSelector(void)
; Function Mcal_lGetEcumCfgSelector
.L142:
	.align	4
Mcal_lGetEcumCfgSelector:	.type	func
.L45:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1749  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1750   /* Get Selector based on ......*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1751  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1752   return(0);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1753  }
	mov	d2,#0
	ret
.L205:
	
__Mcal_lGetEcumCfgSelector_function_end:
	.size	Mcal_lGetEcumCfgSelector,__Mcal_lGetEcumCfgSelector_function_end-Mcal_lGetEcumCfgSelector
.L143:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_EcuMInit')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_EcuMInit

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1754  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1755  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1756  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1757  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1758  void Mcal_EcuMInit()
; Function Mcal_EcuMInit
.L148:
	.align	4
Mcal_EcuMInit:	.type	func
.L47:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1759  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1760    #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1761    uint8 CfgSelector;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1762    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1763  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1764    const struct EcuM_ConfigType_Tag*   EcuMConfigPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1765  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1766  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1767    /*Determine ECU Configuration Set */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1768    #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_LOADABLE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1769    /*Get Memory Location of the EcuM Configuration Set*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1770    EcuMConfigPtr = EcuM_ConfigAddressPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1771    /* In case of loadable the FlsStateVar memory area 48 bytes should be cleared.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1772     */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1773    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1774  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1775    #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1776    /*Get Configuration Set from available alternatives*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1777    CfgSelector = Mcal_lGetEcumCfgSelector();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1778    EcuMConfigPtr =  &EcuM_ConfigAlternative[CfgSelector];
	movh.a	a4,#@his(EcuM_ConfigAlternative)
	lea	a4,[a4]@los(EcuM_ConfigAlternative)
	j	EcuM_Init
.L206:
	
__Mcal_EcuMInit_function_end:
	.size	Mcal_EcuMInit,__Mcal_EcuMInit_function_end-Mcal_EcuMInit
.L149:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_Core0Container')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_Core0Container

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1779    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1780  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1781    #if (OS_DELIVERY == STD_OFF)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1782  //   Test_InitTime(); /* Initialize Time Measurement For Run Time Calc */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1783  //   Test_InitPrint();/* Initialize ASC0 for Hyperterminal Communication*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1784    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1785     /*Initialize ECUM Module*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1786    EcuM_Init(EcuMConfigPtr);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1787  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1788  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1789  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1790  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1791  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1792  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1793  void Mcal_Core0Container()
; Function Mcal_Core0Container
.L100:
	.align	4
Mcal_Core0Container:	.type	func
.L49:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1794  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1795    /* EcuM Init will be done only after all the other cores startup is completed
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1796       This is because, if any of Core0's code accesses information belonging to
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1797       other cores, then this information will not hold correct value until
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1798       copy table is initialized. Also, if Core 0 updates a variable that resides
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1799       in the memory allocated to other cores, then this data will  vanish during
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1800       the copy table/clear table routine of the other cores. Hence it is safe
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1801       to wait for the completion of the startup of the other cores before
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1802       starting the application */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1803    #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1804    #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1805  //	Mcal_CpuInitCompletedSem[1] = 1;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1806  //	Mcal_CpuInitCompletedSem[2] = 1;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1807    while((Mcal_CpuInitCompletedSem[1] & Mcal_CpuInitCompletedSem[2] ) != 1);
	lea	a15,Mcal_CpuInitCompletedSem+8
.L353:
	lea	a2,Mcal_CpuInitCompletedSem+4
.L30:
	ld.w	d15,[a2]
.L354:
	ld.w	d0,[a15]
.L355:
	and	d15,d0
.L356:
	jne	d15,#1,.L30
.L357:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1808    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1809    #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1810    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1811    while(Mcal_CpuInitCompletedSem[1] != 1);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1812    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1813    #endif /* ( MCAL_NO_OF_CORES == 3U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1814    #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1815    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1816    #if (OS_DELIVERY == STD_OFF)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1817      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1818      #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1819      Mcal_EcuMInit();
	call	Mcal_EcuMInit
.L358:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1820      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1821  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1822      #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1823      /* This line will signify basic initializations are completed by CPU0. Other
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1824      initializations can be started by other cores from now on */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1825      Mcal_CpuInitCompletedSem[0] = 1;
	st.w	Mcal_CpuInitCompletedSem,d15
.L359:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1826      #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1827      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1828      #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1829      #ifdef MCAL_CALL_DEMOAPP
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1830      DemoApp();
	movh.a	a15,#@his(DemoApp)
	lea	a15,[a15]@los(DemoApp)
.L360:
	ji	a15
.L196:
	
__Mcal_Core0Container_function_end:
	.size	Mcal_Core0Container,__Mcal_Core0Container_function_end-Mcal_Core0Container
.L101:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_Core1Container')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_Core1Container

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1831      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1832      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1833    #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1834    /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1835     * OS Init - in OS Background Task, EcuM_Init shall happen
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1836     */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1837    Ifx_OSTask_ApplicationInit();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1838    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1839    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1840  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1841  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1842  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1843  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1844  volatile uint32 TempCounterCPU1=0, TempCounterCPU2=0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1845  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1846  void Mcal_Core1Container()
; Function Mcal_Core1Container
.L106:
	.align	4
Mcal_Core1Container:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1847  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1848     /* This is to wait until basic initializations are completed by CPU0. Other
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1849    initializations can be started by other cores from now on */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1850    while(Mcal_CpuInitCompletedSem[0] != 1);
.L31:
	ld.w	d15,Mcal_CpuInitCompletedSem
.L365:
	jne	d15,#1,.L31
.L366:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1851    Mcal_EnableAllInterrupts();       /* Enable Global Interrupt Flag. */
	enable

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1852  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1853    while(1)
.L32:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1854    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1855      TempCounterCPU1++;
	ld.w	d15,TempCounterCPU1
.L367:
	add	d15,#1
	st.w	TempCounterCPU1,d15
.L368:
	j	.L32
.L197:
	
__Mcal_Core1Container_function_end:
	.size	Mcal_Core1Container,__Mcal_Core1Container_function_end-Mcal_Core1Container
.L107:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_Core2Container')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_Core2Container

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1856      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1857      /************* Function Calls Start **************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1858      #if (IFX_SAFETLIB_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1859      SAFET_core1_RunTimeTest();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1860      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1861      #if (WDG_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1862        Wdg_17_Scu_Core1Demo();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1863      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1864  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1865      #if (GPT_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1866  //    Gpt_StartMCDemo();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1867      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1868      /************* Function Calls End   **************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1869  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1870    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1871  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1872  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1873  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1874  #if ( MCAL_NO_OF_CORES == 3U )   
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1875  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1876  void Mcal_Core2Container()
; Function Mcal_Core2Container
.L112:
	.align	4
Mcal_Core2Container:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1877  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1878    #ifdef IFX_MCAL_RUN_MODE_DEFINE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1879    #if (IFX_MCAL_RUN_MODE_DEFINE!=0U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1880    uint32 lCpu_PSW;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1881    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1882    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1883    #if ((IFX_MCAL_USED == STD_ON) && (WDG_DELIVERY == STD_ON))
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1884      const struct EcuM_ConfigType_Tag*   EcuMConfigPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1885      #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_SELECTABLE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1886      uint8 CfgSelector;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1887      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1888    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1889  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1890    /* This is to wait until basic initializations are completed by CPU0. Other
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1891    initializations can be started by other cores from now on */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1892    while(Mcal_CpuInitCompletedSem[0] != 1);
.L33:
	ld.w	d15,Mcal_CpuInitCompletedSem
.L373:
	jne	d15,#1,.L33
.L374:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1893  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1894    #if ((IFX_MCAL_USED == STD_ON) && (WDG_DELIVERY == STD_ON))
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1895    /*Determine ECU Configuration Set */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1896    #if (ECUM_POSTBUILD_CONFIG_TYPE == ECUM_LOADABLE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1897    /*Get Memory Location of the EcuM Configuration Set*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1898    EcuMConfigPtr = EcuM_ConfigAddressPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1899    #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1900    /*Get Configuration Set from available alternatives*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1901    CfgSelector = Mcal_lGetEcumCfgSelector();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1902    EcuMConfigPtr =  &EcuM_ConfigAlternative[CfgSelector];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1903    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1904    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1905    Mcal_EnableAllInterrupts();       /* Enable Global Interrupt Flag. */
	enable

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1906  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1907    /*************** Init Section Start ************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1908    #if (WDG_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1909    #if(WDG_PB_FIXEDADDR == STD_OFF)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1910       Wdg_17_Scu_Init(EcuMConfigPtr->Wdg_ConfigData);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1911    #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1912     Wdg_17_Scu_Init(&Wdg_ConfigRoot[0]);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1913    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1914    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1915    /*************** Init Section End   ************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1916  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1917    #ifdef IFX_MCAL_RUN_MODE_DEFINE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1918    #if (IFX_MCAL_RUN_MODE_DEFINE!=0U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1919      /* Set the user-1 mode on*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1920    lCpu_PSW = (uint32)MFCR(CPU_PSW);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1921    lCpu_PSW = (lCpu_PSW & CPU_PSW_USER_MODE_MASK);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1922    lCpu_PSW = (lCpu_PSW | SET_USER_MODE_MASK);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1923    MTCR (CPU_PSW, lCpu_PSW); /* Set mode to user-1 mode. */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1924    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1925    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1926    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1927    while(1)
.L34:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1928    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1929      TempCounterCPU2++;
	ld.w	d15,TempCounterCPU2
.L375:
	add	d15,#1
	st.w	TempCounterCPU2,d15
.L376:
	j	.L34
.L198:
	
__Mcal_Core2Container_function_end:
	.size	Mcal_Core2Container,__Mcal_Core2Container_function_end-Mcal_Core2Container
.L113:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('safety_endinit_reset')
	.sect	'.text.libc'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1930      #if (WDG_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1931        Wdg_17_Scu_Core2Demo();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1932      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1933      #if (DIO_DELIVERY == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1934  //      DemoApp_McDioDemo();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1935      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1936      /************* Function Calls Start **************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1937      #if (IFX_SAFETLIB_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1938      SAFET_core2_RunTimeTest();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1939      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1940      /************* Function Calls End ****************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1941  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1942    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1943  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1944  #endif /* ( MCAL_NO_OF_CORES == 3U )  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1945  #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1946  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1947  /* Function to reset the endinit bit of Safety watchdog */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1948  static void safety_endinit_reset(void) 
; Function safety_endinit_reset
.L118:
	.align	4
safety_endinit_reset:	.type	func
.L53:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1949  { 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1950    Mcal_ResetCpuENDINIT( -1 ); 
	mov	d4,#-1
	j	Mcal_ResetCpuENDINIT
.L199:
	
__safety_endinit_reset_function_end:
	.size	safety_endinit_reset,__safety_endinit_reset_function_end-safety_endinit_reset
.L119:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('safety_endinit_set')
	.sect	'.text.libc'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1951  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1952  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1953  /* Function to set the endinit bit of Safety watchdog */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1954  static void safety_endinit_set  (void) 
; Function safety_endinit_set
.L124:
	.align	4
safety_endinit_set:	.type	func
.L55:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1955  { 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1956    Mcal_SetCpuENDINIT( -1 );
	mov	d4,#-1
	j	Mcal_SetCpuENDINIT
.L200:
	
__safety_endinit_set_function_end:
	.size	safety_endinit_set,__safety_endinit_set_function_end-safety_endinit_set
.L125:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('endinit_reset')
	.sect	'.text.libc'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1957  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1958  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1959  /* Function to reset the endinit bit of executing CPU watchdog */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1960  static void endinit_reset(void) 
; Function endinit_reset
.L130:
	.align	4
endinit_reset:	.type	func
.L57:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1961  { 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1962    uint32 CoreID = ((uint32)MFCR(CPU_CORE_ID) & MCAL_CORE_ID_MASK);
	mfcr	d15,#65052
.L389:
	and	d4,d15,#7
.L247:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1963    Mcal_ResetCpuENDINIT( (sint8)CoreID );
	j	Mcal_ResetCpuENDINIT
.L201:
	
__endinit_reset_function_end:
	.size	endinit_reset,__endinit_reset_function_end-endinit_reset
.L131:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('endinit_set')
	.sect	'.text.libc'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1964  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1965  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1966  /* Function to set the endinit bit of executing CPU watchdog */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1967  static void endinit_set  (void) 
; Function endinit_set
.L136:
	.align	4
endinit_set:	.type	func
.L59:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1968  { 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1969    uint32 CoreID = ((uint32)MFCR(CPU_CORE_ID) & MCAL_CORE_ID_MASK);
	mfcr	d15,#65052
.L394:
	and	d4,d15,#7
.L248:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1970    Mcal_SetCpuENDINIT( (sint8)CoreID );
	j	Mcal_SetCpuENDINIT
.L203:
	
__endinit_set_function_end:
	.size	endinit_set,__endinit_set_function_end-endinit_set
.L137:
	; End of function
	
	.sdecl	'.text.libc',code,cluster('Mcal_SafeErrorHandler')
	.sect	'.text.libc'
	.align	2
	
	.global	Mcal_SafeErrorHandler

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1971  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1972  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1973  ** Syntax           : void Mcal_SafeErrorHandler(uint32 ErrorType)            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1974  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1975  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1976  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1977  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1978  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1979  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1980  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1981  ** Parameters(in)   : ErrorType                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1982  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1983  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1984  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1985  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1986  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1987  ** Description      : This is an Error handler function which can be called   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1988                        in two conditions                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1989  ** 1. Any detection of inconsistency in copies of relevant global variables   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1990  **    is reported to the user via the function Mcal_SafeErrorHandler.         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1991  **    Mcal_SafeErrorHandler shall never return, else it may lead to           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1992  **    unpredictable behavior.The user is expected to perform the error        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1993  **    handling in this function.                                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1994  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1995  **    The error reported is MCAL_DIV_INCONSISTENCY:Typical error reactions    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1996  **    could be to reset the microcontroller (software reset)                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1997  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1998  ** 2. Support functions are called to access the protected registers,         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  1999  **    these functions can be called from multiple cores concurrently, a       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2000  **    spinlock mechanism with timeout is provided. In case, the timeout       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2001  **    expires, it is reported to the user via Mcal_SafeErrorHandler.          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2002  **    The user is expected to perform the error handling in this function.    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2003  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2004  **    The error reported is MCAL_SPINLOCK_TIMEOUT:Typical error reactions     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2005  **    could be to the terminate the operating system task or restart the      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2006  **    partition or reset the microcontroller.                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2007  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2008  **    This funtion is written here only to avoid build error.                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2009  **    The user needs to implement this functionality (Mcal_SafeErrorHandler)  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2010  **    in a separate file and needs to add this file as part of the build.     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2011  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2012  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2013  void Mcal_SafeErrorHandler(uint32 ErrorType)
; Function Mcal_SafeErrorHandler
.L70:
	.align	4
Mcal_SafeErrorHandler:	.type	func
.L61:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2014  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2015    volatile uint32 TimeOut;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2016    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2017    TimeOut = 0U;
	mov	d15,#0
	sub.a	a10,#8
.L249:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2018    /* User can add the code here */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2019    UNUSED_PARAMETER(ErrorType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2020    /* While loop added for UTP AI00252128 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2021    while(TimeOut < 0xFFFFFFFFU)
	mov	d0,#-1
	j	.L35
.L36:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2022    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2023      TimeOut++;
	ld.w	d15,[a10]
.L258:
	add	d15,#1
.L35:
	st.w	[a10],d15
.L259:
	ld.w	d15,[a10]
.L260:
	jlt.u	d15,d0,.L36
.L261:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2024    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2025    /* Control should not reach here. WDG timeout happens before this. */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2026    DEBUG();
	debug
.L262:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2027  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal.c	  2028  }
	ret
.L160:
	
__Mcal_SafeErrorHandler_function_end:
	.size	Mcal_SafeErrorHandler,__Mcal_SafeErrorHandler_function_end-Mcal_SafeErrorHandler
.L71:
	; End of function
	
	.sdecl	'.rodata.BMD_HDR_CONST_FAR_UNSPECIFIED',data,rom,cluster('Bmiheader')
	.sect	'.rodata.BMD_HDR_CONST_FAR_UNSPECIFIED'
	.global	Bmiheader
	.align	4
Bmiheader:	.type	object
	.size	Bmiheader,32
	.word	-2147483616
	.half	880,45913
	.space	16
	.word	1240053172,-1240053173
	.sdecl	'.zbss.Mcal.Mcal_CpuInitCompletedSem',data,cluster('Mcal_CpuInitCompletedSem') at 0x60000000
	.sect	'.zbss.Mcal.Mcal_CpuInitCompletedSem'
	.global	Mcal_CpuInitCompletedSem
	.align	4
Mcal_CpuInitCompletedSem:	.type	object
	.size	Mcal_CpuInitCompletedSem,12
	.space	12
	.sdecl	'.rodata.Shared.DEFAULT_CONST_FAR_UNSPECIFIED',data,rom,cluster('Mcal_CoreInit')
	.sect	'.rodata.Shared.DEFAULT_CONST_FAR_UNSPECIFIED'
	.global	Mcal_CoreInit
	.align	4
Mcal_CoreInit:	.type	object
	.size	Mcal_CoreInit,120
	.word	_lc_ue_ustack_tc0,_lc_ub_csa_tc0,_lc_ue_csa_tc0,_lc_u_trap_tab_tc0
	.word	_lc_ue_istack_tc0,_SMALL_DATA_,_LITERAL_DATA_,_lc_ub_table
	.space	4
	.word	Mcal_Core0Container,_lc_ue_ustack_tc1,_lc_ub_csa_tc1,_lc_ue_csa_tc1
	.word	_lc_u_trap_tab_tc1,_lc_ue_istack_tc1,_SMALL_DATA_TC1,_LITERAL_DATA_TC1
	.word	_lc_ub_table
	.space	4
	.word	Mcal_Core1Container,_lc_ue_ustack_tc2,_lc_ub_csa_tc2,_lc_ue_csa_tc2
	.word	_lc_u_trap_tab_tc2,_lc_ue_istack_tc2,_SMALL_DATA_TC2,_LITERAL_DATA_TC2
	.word	_lc_ub_table
	.space	4
	.word	Mcal_Core2Container
	.sdecl	'.zdata.Mcal.TempCounterCPU1',data,cluster('TempCounterCPU1')
	.sect	'.zdata.Mcal.TempCounterCPU1'
	.global	TempCounterCPU1
	.align	4
TempCounterCPU1:	.type	object
	.size	TempCounterCPU1,4
	.space	4
	.sdecl	'.zdata.Mcal.TempCounterCPU2',data,cluster('TempCounterCPU2')
	.sect	'.zdata.Mcal.TempCounterCPU2'
	.global	TempCounterCPU2
	.align	4
TempCounterCPU2:	.type	object
	.size	TempCounterCPU2,4
	.space	4
	.calls	'__INDIRECT__','_Mcal_Start'
	.calls	'__INDIRECT__','Mcal_Core0Container'
	.calls	'__INDIRECT__','Mcal_Core1Container'
	.calls	'__INDIRECT__','Mcal_Core2Container'
	.calls	'_Mcal_Start','endinit_reset'
	.calls	'_Mcal_Start','endinit_set'
	.calls	'_Mcal_Start','safety_endinit_reset'
	.calls	'_Mcal_Start','safety_endinit_set'
	.calls	'_Mcal_Start','_c_init'
	.calls	'_Mcal_Start','Mcal_StartCore'
	.calls	'_Mcal_Start','__INDIRECT__'
	.calls	'Mcal_EcuMInit','EcuM_Init'
	.calls	'Mcal_Core0Container','Mcal_EcuMInit'
	.calls	'Mcal_Core0Container','DemoApp'
	.calls	'safety_endinit_reset','Mcal_ResetCpuENDINIT'
	.calls	'safety_endinit_set','Mcal_SetCpuENDINIT'
	.calls	'endinit_reset','Mcal_ResetCpuENDINIT'
	.calls	'endinit_set','Mcal_SetCpuENDINIT'
	.calls	'_START','',0
	.calls	'_Mcal_Start','',0
	.calls	'_Exit','',0
	.calls	'_c_init','',0
	.calls	'Mcal_lGetEcumCfgSelector','',0
	.calls	'Mcal_EcuMInit','',0
	.calls	'Mcal_Core0Container','',0
	.calls	'Mcal_Core1Container','',0
	.calls	'Mcal_Core2Container','',0
	.calls	'safety_endinit_reset','',0
	.calls	'safety_endinit_set','',0
	.calls	'endinit_reset','',0
	.calls	'endinit_set','',0
	.extern	Mcal_StartCore
	.extern	Mcal_ResetCpuENDINIT
	.extern	Mcal_SetCpuENDINIT
	.extern	EcuM_ConfigAlternative
	.extern	EcuM_Init
	.extern	DemoApp
	.extern	_SMALL_DATA_
	.extern	_SMALL_DATA_TC1
	.extern	_SMALL_DATA_TC2
	.extern	_LITERAL_DATA_
	.extern	_LITERAL_DATA_TC1
	.extern	_LITERAL_DATA_TC2
	.extern	_lc_ub_table
	.extern	_lc_ue_ustack_tc0
	.extern	_lc_ue_ustack_tc1
	.extern	_lc_ue_ustack_tc2
	.extern	_lc_ue_csa_tc0
	.extern	_lc_ue_csa_tc1
	.extern	_lc_ue_csa_tc2
	.extern	_lc_ub_csa_tc0
	.extern	_lc_ub_csa_tc1
	.extern	_lc_ub_csa_tc2
	.extern	_lc_u_trap_tab_tc0
	.extern	_lc_u_trap_tab_tc1
	.extern	_lc_u_trap_tab_tc2
	.extern	_lc_u_int_tab
	.extern	_lc_ue_istack_tc0
	.extern	_lc_ue_istack_tc1
	.extern	_lc_ue_istack_tc2
	.extern	__INDIRECT__
	.calls	'Mcal_SafeErrorHandler','',8
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L63:
	.word	52858
	.half	3
	.word	.L64
	.byte	4
.L62:
	.byte	1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L65
	.byte	2
	.byte	'int',0,4,5,3
	.byte	'__mtcr',0,1,1,1,1,4
	.word	198
	.byte	4
	.word	198
	.byte	0,5
	.word	198
	.byte	6
	.byte	'__mfcr',0
	.word	228
	.byte	1,1,1,1,4
	.word	198
	.byte	0,7
	.byte	'__debug',0,1,1,1,1,7
	.byte	'__isync',0,1,1,1,1,7
	.byte	'__dsync',0,1,1,1,1,7
	.byte	'__enable',0,1,1,1,1
.L168:
	.byte	2
	.byte	'unsigned char',0,1,8
.L161:
	.byte	2
	.byte	'unsigned long int',0,4,7,8
	.byte	'Mcal_StartCore',0,1,181,2,13,1,1,1,1,9
	.byte	'CpuNo',0,1,181,2,35
	.word	308
	.byte	9
	.byte	'Pcval',0,1,181,2,49
	.word	325
	.byte	0,2
	.byte	'char',0,1,6,10
	.word	401
	.byte	8
	.byte	'Mcal_ResetCpuENDINIT',0,2,164,2,13,1,1,1,1,9
	.byte	'wdt',0,2,164,2,47
	.word	409
	.byte	0,10
	.word	401
	.byte	8
	.byte	'Mcal_SetCpuENDINIT',0,2,166,2,13,1,1,1,1,9
	.byte	'wdt',0,2,166,2,45
	.word	458
	.byte	0
.L163:
	.byte	5
	.word	325
	.byte	2
	.byte	'unsigned short int',0,2,7,10
	.word	510
	.byte	10
	.word	325
	.byte	11
	.byte	'Mcu_ConfigType',0,4,149,1,16,1,10
	.word	542
	.byte	12
	.word	563
	.byte	11
	.byte	'Port_ConfigType',0,4,150,1,16,1,10
	.word	573
	.byte	12
	.word	595
	.byte	11
	.byte	'Dio_ConfigType',0,4,151,1,16,1,10
	.word	605
	.byte	12
	.word	626
	.byte	11
	.byte	'Adc_ConfigType',0,4,152,1,16,1,10
	.word	636
	.byte	12
	.word	657
	.byte	11
	.byte	'Pwm_17_Gtm_ConfigType',0,4,153,1,16,1,10
	.word	667
	.byte	12
	.word	695
	.byte	11
	.byte	'Uart_ConfigType',0,4,155,1,16,1,10
	.word	705
	.byte	12
	.word	727
	.byte	11
	.byte	'Icu_17_GtmCcu6_ConfigType',0,4,156,1,16,1,10
	.word	737
	.byte	12
	.word	769
	.byte	11
	.byte	'Can_17_MCanP_ConfigType',0,4,158,1,16,1,10
	.word	779
	.byte	12
	.word	809
	.byte	10
	.word	308
	.byte	13
	.byte	'EcuM_ConfigType_Tag',0,4,141,1,16,44,14
	.byte	'ConfigurationIdentifier',0
	.word	532
	.byte	2,2,35,0,14
	.byte	'PreCompileIdentifier',0
	.word	537
	.byte	4,2,35,2,14
	.byte	'Mcu_ConfigData',0
	.word	568
	.byte	4,2,35,8,14
	.byte	'Port_ConfigData',0
	.word	600
	.byte	4,2,35,12,14
	.byte	'Dio_ConfigData',0
	.word	631
	.byte	4,2,35,16,14
	.byte	'Adc_ConfigData',0
	.word	662
	.byte	4,2,35,20,14
	.byte	'Pwm_ConfigData',0
	.word	700
	.byte	4,2,35,24,14
	.byte	'Uart_ConfigData',0
	.word	732
	.byte	4,2,35,28,14
	.byte	'Icu_ConfigData',0
	.word	774
	.byte	4,2,35,32,14
	.byte	'Can_ConfigData',0
	.word	814
	.byte	4,2,35,36,14
	.byte	'LocalConfigData',0
	.word	819
	.byte	1,2,35,40,0,10
	.word	824
	.byte	12
	.word	1133
	.byte	8
	.byte	'EcuM_Init',0,3,77,13,1,1,1,1,9
	.byte	'configptr',0,3,77,46
	.word	1138
	.byte	0,15
	.byte	'DemoApp',0,5,145,1,24,1,1,1,1
.L179:
	.byte	12
	.word	325
	.byte	16,1,1,12
	.word	1202
	.byte	17,5,255,1,9,40,14
	.byte	'StackEndAddress',0
	.word	325
	.byte	4,2,35,0,14
	.byte	'CsaStartAddress',0
	.word	325
	.byte	4,2,35,4,14
	.byte	'CsaEndAddress',0
	.word	325
	.byte	4,2,35,8,14
	.byte	'TrapFn',0
	.word	1197
	.byte	4,2,35,12,14
	.byte	'IStackAddress',0
	.word	325
	.byte	4,2,35,16,14
	.byte	'SmallData0',0
	.word	325
	.byte	4,2,35,20,14
	.byte	'SmallData2',0
	.word	325
	.byte	4,2,35,24,14
	.byte	'CopyTable',0
	.word	325
	.byte	4,2,35,28,14
	.byte	'ClearTable',0
	.word	325
	.byte	4,2,35,32,14
	.byte	'CoreFn',0
	.word	1205
	.byte	4,2,35,36,0,10
	.word	1210
.L166:
	.byte	12
	.word	1424
.L172:
	.byte	2
	.byte	'long int',0,4,5
.L193:
	.byte	12
	.word	308
	.byte	18
	.byte	'__INDIRECT__',0,5,1,1,1,1,1,2
	.byte	'unsigned int',0,4,7,19
	.byte	'__size_t',0,5,1,1
	.word	1471
	.byte	20,1,12
	.word	1504
	.byte	19
	.byte	'__codeptr',0,5,1,1
	.word	1506
	.byte	19
	.byte	'sint8',0,6,89,29
	.word	401
	.byte	19
	.byte	'uint8',0,6,90,29
	.word	308
	.byte	19
	.byte	'uint16',0,6,92,29
	.word	510
	.byte	19
	.byte	'uint32',0,6,94,29
	.word	325
	.byte	2
	.byte	'unsigned int',0,4,7,13
	.byte	'_Ifx_CPU_A_Bits',0,7,45,16,4,21
	.byte	'ADDR',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_A_Bits',0,7,48,3
	.word	1603
	.byte	13
	.byte	'_Ifx_CPU_BIV_Bits',0,7,51,16,4,21
	.byte	'VSS',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'BIV',0,4
	.word	1587
	.byte	31,0,2,35,0,0,19
	.byte	'Ifx_CPU_BIV_Bits',0,7,55,3
	.word	1664
	.byte	13
	.byte	'_Ifx_CPU_BTV_Bits',0,7,58,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'BTV',0,4
	.word	1587
	.byte	31,0,2,35,0,0,19
	.byte	'Ifx_CPU_BTV_Bits',0,7,62,3
	.word	1743
	.byte	13
	.byte	'_Ifx_CPU_CCNT_Bits',0,7,65,16,4,21
	.byte	'CountValue',0,4
	.word	1587
	.byte	31,1,2,35,0,21
	.byte	'SOvf',0,4
	.word	1587
	.byte	1,0,2,35,0,0,19
	.byte	'Ifx_CPU_CCNT_Bits',0,7,69,3
	.word	1829
	.byte	13
	.byte	'_Ifx_CPU_CCTRL_Bits',0,7,72,16,4,21
	.byte	'CM',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'CE',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'M1',0,4
	.word	1587
	.byte	3,27,2,35,0,21
	.byte	'M2',0,4
	.word	1587
	.byte	3,24,2,35,0,21
	.byte	'M3',0,4
	.word	1587
	.byte	3,21,2,35,0,21
	.byte	'reserved_11',0,4
	.word	1587
	.byte	21,0,2,35,0,0,19
	.byte	'Ifx_CPU_CCTRL_Bits',0,7,80,3
	.word	1918
	.byte	13
	.byte	'_Ifx_CPU_COMPAT_Bits',0,7,83,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'RM',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'SP',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'reserved_5',0,4
	.word	1587
	.byte	27,0,2,35,0,0,19
	.byte	'Ifx_CPU_COMPAT_Bits',0,7,89,3
	.word	2064
	.byte	13
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,7,92,16,4,21
	.byte	'CORE_ID',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'reserved_3',0,4
	.word	1587
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_CPU_CORE_ID_Bits',0,7,96,3
	.word	2191
	.byte	13
	.byte	'_Ifx_CPU_CPR_L_Bits',0,7,99,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'LOWBND',0,4
	.word	1587
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_CPU_CPR_L_Bits',0,7,103,3
	.word	2289
	.byte	13
	.byte	'_Ifx_CPU_CPR_U_Bits',0,7,106,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'UPPBND',0,4
	.word	1587
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_CPU_CPR_U_Bits',0,7,110,3
	.word	2382
	.byte	13
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,7,113,16,4,21
	.byte	'MOD_REV',0,4
	.word	1587
	.byte	8,24,2,35,0,21
	.byte	'MOD_32B',0,4
	.word	1587
	.byte	8,16,2,35,0,21
	.byte	'MOD',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_CPU_ID_Bits',0,7,118,3
	.word	2475
	.byte	13
	.byte	'_Ifx_CPU_CPXE_Bits',0,7,121,16,4,21
	.byte	'XE',0,4
	.word	1587
	.byte	8,24,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1587
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_CPU_CPXE_Bits',0,7,125,3
	.word	2583
	.byte	13
	.byte	'_Ifx_CPU_CREVT_Bits',0,7,128,1,16,4,21
	.byte	'EVTA',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'BBM',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'BOD',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'SUSP',0,4
	.word	1587
	.byte	1,26,2,35,0,21
	.byte	'CNT',0,4
	.word	1587
	.byte	2,24,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1587
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_CPU_CREVT_Bits',0,7,136,1,3
	.word	2670
	.byte	13
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,7,139,1,16,4,21
	.byte	'CID',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'reserved_3',0,4
	.word	1587
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_CPU_CUS_ID_Bits',0,7,143,1,3
	.word	2824
	.byte	13
	.byte	'_Ifx_CPU_D_Bits',0,7,146,1,16,4,21
	.byte	'DATA',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_D_Bits',0,7,149,1,3
	.word	2918
	.byte	13
	.byte	'_Ifx_CPU_DATR_Bits',0,7,152,1,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'SBE',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'reserved_4',0,4
	.word	1587
	.byte	5,23,2,35,0,21
	.byte	'CWE',0,4
	.word	1587
	.byte	1,22,2,35,0,21
	.byte	'CFE',0,4
	.word	1587
	.byte	1,21,2,35,0,21
	.byte	'reserved_11',0,4
	.word	1587
	.byte	3,18,2,35,0,21
	.byte	'SOE',0,4
	.word	1587
	.byte	1,17,2,35,0,21
	.byte	'SME',0,4
	.word	1587
	.byte	1,16,2,35,0,21
	.byte	'reserved_16',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_DATR_Bits',0,7,163,1,3
	.word	2981
	.byte	13
	.byte	'_Ifx_CPU_DBGSR_Bits',0,7,166,1,16,4,21
	.byte	'DE',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'HALT',0,4
	.word	1587
	.byte	2,29,2,35,0,21
	.byte	'SIH',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'SUSP',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'reserved_5',0,4
	.word	1587
	.byte	1,26,2,35,0,21
	.byte	'PREVSUSP',0,4
	.word	1587
	.byte	1,25,2,35,0,21
	.byte	'PEVT',0,4
	.word	1587
	.byte	1,24,2,35,0,21
	.byte	'EVTSRC',0,4
	.word	1587
	.byte	5,19,2,35,0,21
	.byte	'reserved_13',0,4
	.word	1587
	.byte	19,0,2,35,0,0,19
	.byte	'Ifx_CPU_DBGSR_Bits',0,7,177,1,3
	.word	3199
	.byte	13
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,7,180,1,16,4,21
	.byte	'DTA',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'reserved_1',0,4
	.word	1587
	.byte	31,0,2,35,0,0,19
	.byte	'Ifx_CPU_DBGTCR_Bits',0,7,184,1,3
	.word	3414
	.byte	13
	.byte	'_Ifx_CPU_DCON0_Bits',0,7,187,1,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'DCBYP',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1587
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_CPU_DCON0_Bits',0,7,192,1,3
	.word	3508
	.byte	13
	.byte	'_Ifx_CPU_DCON2_Bits',0,7,195,1,16,4,21
	.byte	'DCACHE_SZE',0,4
	.word	1587
	.byte	16,16,2,35,0,21
	.byte	'DSCRATCH_SZE',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_DCON2_Bits',0,7,199,1,3
	.word	3624
	.byte	13
	.byte	'_Ifx_CPU_DCX_Bits',0,7,202,1,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	6,26,2,35,0,21
	.byte	'DCXValue',0,4
	.word	1587
	.byte	26,0,2,35,0,0,19
	.byte	'Ifx_CPU_DCX_Bits',0,7,206,1,3
	.word	3725
	.byte	13
	.byte	'_Ifx_CPU_DEADD_Bits',0,7,209,1,16,4,21
	.byte	'ERROR_ADDRESS',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_DEADD_Bits',0,7,212,1,3
	.word	3818
	.byte	13
	.byte	'_Ifx_CPU_DIEAR_Bits',0,7,215,1,16,4,21
	.byte	'TA',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_DIEAR_Bits',0,7,218,1,3
	.word	3898
	.byte	13
	.byte	'_Ifx_CPU_DIETR_Bits',0,7,221,1,16,4,21
	.byte	'IED',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'IE_T',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'IE_C',0,4
	.word	1587
	.byte	1,29,2,35,0,21
	.byte	'IE_S',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'IE_BI',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'E_INFO',0,4
	.word	1587
	.byte	6,21,2,35,0,21
	.byte	'IE_DUAL',0,4
	.word	1587
	.byte	1,20,2,35,0,21
	.byte	'IE_SP',0,4
	.word	1587
	.byte	1,19,2,35,0,21
	.byte	'IE_BS',0,4
	.word	1587
	.byte	1,18,2,35,0,21
	.byte	'reserved_14',0,4
	.word	1587
	.byte	18,0,2,35,0,0,19
	.byte	'Ifx_CPU_DIETR_Bits',0,7,233,1,3
	.word	3967
	.byte	13
	.byte	'_Ifx_CPU_DMS_Bits',0,7,236,1,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'DMSValue',0,4
	.word	1587
	.byte	31,0,2,35,0,0,19
	.byte	'Ifx_CPU_DMS_Bits',0,7,240,1,3
	.word	4196
	.byte	13
	.byte	'_Ifx_CPU_DPR_L_Bits',0,7,243,1,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'LOWBND',0,4
	.word	1587
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_CPU_DPR_L_Bits',0,7,247,1,3
	.word	4289
	.byte	13
	.byte	'_Ifx_CPU_DPR_U_Bits',0,7,250,1,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'UPPBND',0,4
	.word	1587
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_CPU_DPR_U_Bits',0,7,254,1,3
	.word	4384
	.byte	13
	.byte	'_Ifx_CPU_DPRE_Bits',0,7,129,2,16,4,21
	.byte	'RE',0,4
	.word	1587
	.byte	16,16,2,35,0,21
	.byte	'reserved_16',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_DPRE_Bits',0,7,133,2,3
	.word	4479
	.byte	13
	.byte	'_Ifx_CPU_DPWE_Bits',0,7,136,2,16,4,21
	.byte	'WE',0,4
	.word	1587
	.byte	16,16,2,35,0,21
	.byte	'reserved_16',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_DPWE_Bits',0,7,140,2,3
	.word	4569
	.byte	13
	.byte	'_Ifx_CPU_DSTR_Bits',0,7,143,2,16,4,21
	.byte	'SRE',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'GAE',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'LBE',0,4
	.word	1587
	.byte	1,29,2,35,0,21
	.byte	'reserved_3',0,4
	.word	1587
	.byte	3,26,2,35,0,21
	.byte	'CRE',0,4
	.word	1587
	.byte	1,25,2,35,0,21
	.byte	'reserved_7',0,4
	.word	1587
	.byte	7,18,2,35,0,21
	.byte	'DTME',0,4
	.word	1587
	.byte	1,17,2,35,0,21
	.byte	'LOE',0,4
	.word	1587
	.byte	1,16,2,35,0,21
	.byte	'SDE',0,4
	.word	1587
	.byte	1,15,2,35,0,21
	.byte	'SCE',0,4
	.word	1587
	.byte	1,14,2,35,0,21
	.byte	'CAC',0,4
	.word	1587
	.byte	1,13,2,35,0,21
	.byte	'MPE',0,4
	.word	1587
	.byte	1,12,2,35,0,21
	.byte	'CLE',0,4
	.word	1587
	.byte	1,11,2,35,0,21
	.byte	'reserved_21',0,4
	.word	1587
	.byte	3,8,2,35,0,21
	.byte	'ALN',0,4
	.word	1587
	.byte	1,7,2,35,0,21
	.byte	'reserved_25',0,4
	.word	1587
	.byte	7,0,2,35,0,0,19
	.byte	'Ifx_CPU_DSTR_Bits',0,7,161,2,3
	.word	4659
	.byte	13
	.byte	'_Ifx_CPU_EXEVT_Bits',0,7,164,2,16,4,21
	.byte	'EVTA',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'BBM',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'BOD',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'SUSP',0,4
	.word	1587
	.byte	1,26,2,35,0,21
	.byte	'CNT',0,4
	.word	1587
	.byte	2,24,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1587
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_CPU_EXEVT_Bits',0,7,172,2,3
	.word	4983
	.byte	13
	.byte	'_Ifx_CPU_FCX_Bits',0,7,175,2,16,4,21
	.byte	'FCXO',0,4
	.word	1587
	.byte	16,16,2,35,0,21
	.byte	'FCXS',0,4
	.word	1587
	.byte	4,12,2,35,0,21
	.byte	'reserved_20',0,4
	.word	1587
	.byte	12,0,2,35,0,0,19
	.byte	'Ifx_CPU_FCX_Bits',0,7,180,2,3
	.word	5137
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,7,183,2,16,4,21
	.byte	'TST',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'TCL',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1587
	.byte	6,24,2,35,0,21
	.byte	'RM',0,4
	.word	1587
	.byte	2,22,2,35,0,21
	.byte	'reserved_10',0,4
	.word	1587
	.byte	8,14,2,35,0,21
	.byte	'FXE',0,4
	.word	1587
	.byte	1,13,2,35,0,21
	.byte	'FUE',0,4
	.word	1587
	.byte	1,12,2,35,0,21
	.byte	'FZE',0,4
	.word	1587
	.byte	1,11,2,35,0,21
	.byte	'FVE',0,4
	.word	1587
	.byte	1,10,2,35,0,21
	.byte	'FIE',0,4
	.word	1587
	.byte	1,9,2,35,0,21
	.byte	'reserved_23',0,4
	.word	1587
	.byte	3,6,2,35,0,21
	.byte	'FX',0,4
	.word	1587
	.byte	1,5,2,35,0,21
	.byte	'FU',0,4
	.word	1587
	.byte	1,4,2,35,0,21
	.byte	'FZ',0,4
	.word	1587
	.byte	1,3,2,35,0,21
	.byte	'FV',0,4
	.word	1587
	.byte	1,2,2,35,0,21
	.byte	'FI',0,4
	.word	1587
	.byte	1,1,2,35,0,21
	.byte	'reserved_31',0,4
	.word	1587
	.byte	1,0,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,7,202,2,3
	.word	5243
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,7,205,2,16,4,21
	.byte	'OPC',0,4
	.word	1587
	.byte	8,24,2,35,0,21
	.byte	'FMT',0,4
	.word	1587
	.byte	1,23,2,35,0,21
	.byte	'reserved_9',0,4
	.word	1587
	.byte	7,16,2,35,0,21
	.byte	'DREG',0,4
	.word	1587
	.byte	4,12,2,35,0,21
	.byte	'reserved_20',0,4
	.word	1587
	.byte	12,0,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,7,212,2,3
	.word	5592
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,7,215,2,16,4,21
	.byte	'PC',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,7,218,2,3
	.word	5752
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,7,221,2,16,4,21
	.byte	'SRC1',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,7,224,2,3
	.word	5833
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,7,227,2,16,4,21
	.byte	'SRC2',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,7,230,2,3
	.word	5920
	.byte	13
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,7,233,2,16,4,21
	.byte	'SRC3',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,7,236,2,3
	.word	6007
	.byte	13
	.byte	'_Ifx_CPU_ICNT_Bits',0,7,239,2,16,4,21
	.byte	'CountValue',0,4
	.word	1587
	.byte	31,1,2,35,0,21
	.byte	'SOvf',0,4
	.word	1587
	.byte	1,0,2,35,0,0,19
	.byte	'Ifx_CPU_ICNT_Bits',0,7,243,2,3
	.word	6094
	.byte	13
	.byte	'_Ifx_CPU_ICR_Bits',0,7,246,2,16,4,21
	.byte	'CCPN',0,4
	.word	1587
	.byte	10,22,2,35,0,21
	.byte	'reserved_10',0,4
	.word	1587
	.byte	5,17,2,35,0,21
	.byte	'IE',0,4
	.word	1587
	.byte	1,16,2,35,0,21
	.byte	'PIPN',0,4
	.word	1587
	.byte	10,6,2,35,0,21
	.byte	'reserved_26',0,4
	.word	1587
	.byte	6,0,2,35,0,0,19
	.byte	'Ifx_CPU_ICR_Bits',0,7,253,2,3
	.word	6185
	.byte	13
	.byte	'_Ifx_CPU_ISP_Bits',0,7,128,3,16,4,21
	.byte	'ISP',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_ISP_Bits',0,7,131,3,3
	.word	6328
	.byte	13
	.byte	'_Ifx_CPU_LCX_Bits',0,7,134,3,16,4,21
	.byte	'LCXO',0,4
	.word	1587
	.byte	16,16,2,35,0,21
	.byte	'LCXS',0,4
	.word	1587
	.byte	4,12,2,35,0,21
	.byte	'reserved_20',0,4
	.word	1587
	.byte	12,0,2,35,0,0,19
	.byte	'Ifx_CPU_LCX_Bits',0,7,139,3,3
	.word	6394
	.byte	13
	.byte	'_Ifx_CPU_M1CNT_Bits',0,7,142,3,16,4,21
	.byte	'CountValue',0,4
	.word	1587
	.byte	31,1,2,35,0,21
	.byte	'SOvf',0,4
	.word	1587
	.byte	1,0,2,35,0,0,19
	.byte	'Ifx_CPU_M1CNT_Bits',0,7,146,3,3
	.word	6500
	.byte	13
	.byte	'_Ifx_CPU_M2CNT_Bits',0,7,149,3,16,4,21
	.byte	'CountValue',0,4
	.word	1587
	.byte	31,1,2,35,0,21
	.byte	'SOvf',0,4
	.word	1587
	.byte	1,0,2,35,0,0,19
	.byte	'Ifx_CPU_M2CNT_Bits',0,7,153,3,3
	.word	6593
	.byte	13
	.byte	'_Ifx_CPU_M3CNT_Bits',0,7,156,3,16,4,21
	.byte	'CountValue',0,4
	.word	1587
	.byte	31,1,2,35,0,21
	.byte	'SOvf',0,4
	.word	1587
	.byte	1,0,2,35,0,0,19
	.byte	'Ifx_CPU_M3CNT_Bits',0,7,160,3,3
	.word	6686
	.byte	13
	.byte	'_Ifx_CPU_PC_Bits',0,7,163,3,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'PC',0,4
	.word	1587
	.byte	31,0,2,35,0,0,19
	.byte	'Ifx_CPU_PC_Bits',0,7,167,3,3
	.word	6779
	.byte	13
	.byte	'_Ifx_CPU_PCON0_Bits',0,7,170,3,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'PCBYP',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1587
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_CPU_PCON0_Bits',0,7,175,3,3
	.word	6864
	.byte	13
	.byte	'_Ifx_CPU_PCON1_Bits',0,7,178,3,16,4,21
	.byte	'PCINV',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'PBINV',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1587
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_CPU_PCON1_Bits',0,7,183,3,3
	.word	6980
	.byte	13
	.byte	'_Ifx_CPU_PCON2_Bits',0,7,186,3,16,4,21
	.byte	'PCACHE_SZE',0,4
	.word	1587
	.byte	16,16,2,35,0,21
	.byte	'PSCRATCH_SZE',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_PCON2_Bits',0,7,190,3,3
	.word	7091
	.byte	13
	.byte	'_Ifx_CPU_PCXI_Bits',0,7,193,3,16,4,21
	.byte	'PCXO',0,4
	.word	1587
	.byte	16,16,2,35,0,21
	.byte	'PCXS',0,4
	.word	1587
	.byte	4,12,2,35,0,21
	.byte	'UL',0,4
	.word	1587
	.byte	1,11,2,35,0,21
	.byte	'PIE',0,4
	.word	1587
	.byte	1,10,2,35,0,21
	.byte	'PCPN',0,4
	.word	1587
	.byte	10,0,2,35,0,0,19
	.byte	'Ifx_CPU_PCXI_Bits',0,7,200,3,3
	.word	7192
	.byte	13
	.byte	'_Ifx_CPU_PIEAR_Bits',0,7,203,3,16,4,21
	.byte	'TA',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_PIEAR_Bits',0,7,206,3,3
	.word	7322
	.byte	13
	.byte	'_Ifx_CPU_PIETR_Bits',0,7,209,3,16,4,21
	.byte	'IED',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'IE_T',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'IE_C',0,4
	.word	1587
	.byte	1,29,2,35,0,21
	.byte	'IE_S',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'IE_BI',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'E_INFO',0,4
	.word	1587
	.byte	6,21,2,35,0,21
	.byte	'IE_DUAL',0,4
	.word	1587
	.byte	1,20,2,35,0,21
	.byte	'IE_SP',0,4
	.word	1587
	.byte	1,19,2,35,0,21
	.byte	'IE_BS',0,4
	.word	1587
	.byte	1,18,2,35,0,21
	.byte	'reserved_14',0,4
	.word	1587
	.byte	18,0,2,35,0,0,19
	.byte	'Ifx_CPU_PIETR_Bits',0,7,221,3,3
	.word	7391
	.byte	13
	.byte	'_Ifx_CPU_PMA0_Bits',0,7,224,3,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	13,19,2,35,0,21
	.byte	'DAC',0,4
	.word	1587
	.byte	3,16,2,35,0,21
	.byte	'reserved_16',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_PMA0_Bits',0,7,229,3,3
	.word	7620
	.byte	13
	.byte	'_Ifx_CPU_PMA1_Bits',0,7,232,3,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	14,18,2,35,0,21
	.byte	'CAC',0,4
	.word	1587
	.byte	2,16,2,35,0,21
	.byte	'reserved_16',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_PMA1_Bits',0,7,237,3,3
	.word	7733
	.byte	13
	.byte	'_Ifx_CPU_PMA2_Bits',0,7,240,3,16,4,21
	.byte	'PSI',0,4
	.word	1587
	.byte	16,16,2,35,0,21
	.byte	'reserved_16',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_CPU_PMA2_Bits',0,7,244,3,3
	.word	7846
	.byte	13
	.byte	'_Ifx_CPU_PSTR_Bits',0,7,247,3,16,4,21
	.byte	'FRE',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'reserved_1',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'FBE',0,4
	.word	1587
	.byte	1,29,2,35,0,21
	.byte	'reserved_3',0,4
	.word	1587
	.byte	9,20,2,35,0,21
	.byte	'FPE',0,4
	.word	1587
	.byte	1,19,2,35,0,21
	.byte	'reserved_13',0,4
	.word	1587
	.byte	1,18,2,35,0,21
	.byte	'FME',0,4
	.word	1587
	.byte	1,17,2,35,0,21
	.byte	'reserved_15',0,4
	.word	1587
	.byte	17,0,2,35,0,0,19
	.byte	'Ifx_CPU_PSTR_Bits',0,7,129,4,3
	.word	7937
	.byte	13
	.byte	'_Ifx_CPU_PSW_Bits',0,7,132,4,16,4,21
	.byte	'CDC',0,4
	.word	1587
	.byte	7,25,2,35,0,21
	.byte	'CDE',0,4
	.word	1587
	.byte	1,24,2,35,0,21
	.byte	'GW',0,4
	.word	1587
	.byte	1,23,2,35,0,21
	.byte	'IS',0,4
	.word	1587
	.byte	1,22,2,35,0,21
	.byte	'IO',0,4
	.word	1587
	.byte	2,20,2,35,0,21
	.byte	'PRS',0,4
	.word	1587
	.byte	2,18,2,35,0,21
	.byte	'S',0,4
	.word	1587
	.byte	1,17,2,35,0,21
	.byte	'reserved_15',0,4
	.word	1587
	.byte	12,5,2,35,0,21
	.byte	'SAV',0,4
	.word	1587
	.byte	1,4,2,35,0,21
	.byte	'AV',0,4
	.word	1587
	.byte	1,3,2,35,0,21
	.byte	'SV',0,4
	.word	1587
	.byte	1,2,2,35,0,21
	.byte	'V',0,4
	.word	1587
	.byte	1,1,2,35,0,21
	.byte	'C',0,4
	.word	1587
	.byte	1,0,2,35,0,0,19
	.byte	'Ifx_CPU_PSW_Bits',0,7,147,4,3
	.word	8140
	.byte	13
	.byte	'_Ifx_CPU_SEGEN_Bits',0,7,150,4,16,4,21
	.byte	'ADFLIP',0,4
	.word	1587
	.byte	8,24,2,35,0,21
	.byte	'ADTYPE',0,4
	.word	1587
	.byte	2,22,2,35,0,21
	.byte	'reserved_10',0,4
	.word	1587
	.byte	21,1,2,35,0,21
	.byte	'AE',0,4
	.word	1587
	.byte	1,0,2,35,0,0,19
	.byte	'Ifx_CPU_SEGEN_Bits',0,7,156,4,3
	.word	8383
	.byte	13
	.byte	'_Ifx_CPU_SMACON_Bits',0,7,159,4,16,4,21
	.byte	'PC',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'reserved_1',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'PT',0,4
	.word	1587
	.byte	1,29,2,35,0,21
	.byte	'reserved_3',0,4
	.word	1587
	.byte	5,24,2,35,0,21
	.byte	'DC',0,4
	.word	1587
	.byte	1,23,2,35,0,21
	.byte	'reserved_9',0,4
	.word	1587
	.byte	1,22,2,35,0,21
	.byte	'DT',0,4
	.word	1587
	.byte	1,21,2,35,0,21
	.byte	'reserved_11',0,4
	.word	1587
	.byte	13,8,2,35,0,21
	.byte	'IODT',0,4
	.word	1587
	.byte	1,7,2,35,0,21
	.byte	'reserved_25',0,4
	.word	1587
	.byte	7,0,2,35,0,0,19
	.byte	'Ifx_CPU_SMACON_Bits',0,7,171,4,3
	.word	8511
	.byte	13
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,7,174,4,16,4,21
	.byte	'EN',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,7,177,4,3
	.word	8752
	.byte	13
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,7,180,4,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,7,183,4,3
	.word	8835
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,7,186,4,16,4,21
	.byte	'EN',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,7,189,4,3
	.word	8926
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,7,192,4,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,7,195,4,3
	.word	9017
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,7,198,4,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	5,27,2,35,0,21
	.byte	'ADDR',0,4
	.word	1587
	.byte	27,0,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,7,202,4,3
	.word	9116
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,7,205,4,16,4,21
	.byte	'reserved_0',0,4
	.word	1587
	.byte	5,27,2,35,0,21
	.byte	'ADDR',0,4
	.word	1587
	.byte	27,0,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,7,209,4,3
	.word	9223
	.byte	13
	.byte	'_Ifx_CPU_SWEVT_Bits',0,7,212,4,16,4,21
	.byte	'EVTA',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'BBM',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'BOD',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'SUSP',0,4
	.word	1587
	.byte	1,26,2,35,0,21
	.byte	'CNT',0,4
	.word	1587
	.byte	2,24,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1587
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_CPU_SWEVT_Bits',0,7,220,4,3
	.word	9330
	.byte	13
	.byte	'_Ifx_CPU_SYSCON_Bits',0,7,223,4,16,4,21
	.byte	'FCDSF',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'PROTEN',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'TPROTEN',0,4
	.word	1587
	.byte	1,29,2,35,0,21
	.byte	'IS',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'IT',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'RES',0,4
	.word	1587
	.byte	11,16,2,35,0,21
	.byte	'U1_IED',0,4
	.word	1587
	.byte	1,15,2,35,0,21
	.byte	'U1_IOS',0,4
	.word	1587
	.byte	1,14,2,35,0,21
	.byte	'reserved_18',0,4
	.word	1587
	.byte	14,0,2,35,0,0,19
	.byte	'Ifx_CPU_SYSCON_Bits',0,7,234,4,3
	.word	9484
	.byte	13
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,7,237,4,16,4,21
	.byte	'ASI',0,4
	.word	1587
	.byte	5,27,2,35,0,21
	.byte	'reserved_5',0,4
	.word	1587
	.byte	27,0,2,35,0,0,19
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,7,241,4,3
	.word	9697
	.byte	13
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,7,244,4,16,4,21
	.byte	'TEXP0',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'TEXP1',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'TEXP2',0,4
	.word	1587
	.byte	1,29,2,35,0,21
	.byte	'reserved_3',0,4
	.word	1587
	.byte	13,16,2,35,0,21
	.byte	'TTRAP',0,4
	.word	1587
	.byte	1,15,2,35,0,21
	.byte	'reserved_17',0,4
	.word	1587
	.byte	15,0,2,35,0,0,19
	.byte	'Ifx_CPU_TPS_CON_Bits',0,7,252,4,3
	.word	9795
	.byte	13
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,7,255,4,16,4,21
	.byte	'Timer',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,7,130,5,3
	.word	9967
	.byte	13
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,7,133,5,16,4,21
	.byte	'ADDR',0,4
	.word	1587
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_CPU_TR_ADR_Bits',0,7,136,5,3
	.word	10047
	.byte	13
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,7,139,5,16,4,21
	.byte	'EVTA',0,4
	.word	1587
	.byte	3,29,2,35,0,21
	.byte	'BBM',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'BOD',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'SUSP',0,4
	.word	1587
	.byte	1,26,2,35,0,21
	.byte	'CNT',0,4
	.word	1587
	.byte	2,24,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1587
	.byte	4,20,2,35,0,21
	.byte	'TYP',0,4
	.word	1587
	.byte	1,19,2,35,0,21
	.byte	'RNG',0,4
	.word	1587
	.byte	1,18,2,35,0,21
	.byte	'reserved_14',0,4
	.word	1587
	.byte	1,17,2,35,0,21
	.byte	'ASI_EN',0,4
	.word	1587
	.byte	1,16,2,35,0,21
	.byte	'ASI',0,4
	.word	1587
	.byte	5,11,2,35,0,21
	.byte	'reserved_21',0,4
	.word	1587
	.byte	6,5,2,35,0,21
	.byte	'AST',0,4
	.word	1587
	.byte	1,4,2,35,0,21
	.byte	'ALD',0,4
	.word	1587
	.byte	1,3,2,35,0,21
	.byte	'reserved_29',0,4
	.word	1587
	.byte	3,0,2,35,0,0,19
	.byte	'Ifx_CPU_TR_EVT_Bits',0,7,156,5,3
	.word	10120
	.byte	13
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,7,159,5,16,4,21
	.byte	'T0',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'T1',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'T2',0,4
	.word	1587
	.byte	1,29,2,35,0,21
	.byte	'T3',0,4
	.word	1587
	.byte	1,28,2,35,0,21
	.byte	'T4',0,4
	.word	1587
	.byte	1,27,2,35,0,21
	.byte	'T5',0,4
	.word	1587
	.byte	1,26,2,35,0,21
	.byte	'T6',0,4
	.word	1587
	.byte	1,25,2,35,0,21
	.byte	'T7',0,4
	.word	1587
	.byte	1,24,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1587
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,7,170,5,3
	.word	10438
	.byte	22,7,178,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1603
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_A',0,7,183,5,3
	.word	10633
	.byte	22,7,186,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1664
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_BIV',0,7,191,5,3
	.word	10692
	.byte	22,7,194,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1743
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_BTV',0,7,199,5,3
	.word	10753
	.byte	22,7,202,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1829
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CCNT',0,7,207,5,3
	.word	10814
	.byte	22,7,210,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1918
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CCTRL',0,7,215,5,3
	.word	10876
	.byte	22,7,218,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2064
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_COMPAT',0,7,223,5,3
	.word	10939
	.byte	22,7,226,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2191
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CORE_ID',0,7,231,5,3
	.word	11003
	.byte	22,7,234,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2289
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CPR_L',0,7,239,5,3
	.word	11068
	.byte	22,7,242,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2382
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CPR_U',0,7,247,5,3
	.word	11131
	.byte	22,7,250,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2475
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CPU_ID',0,7,255,5,3
	.word	11194
	.byte	22,7,130,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2583
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CPXE',0,7,135,6,3
	.word	11258
	.byte	22,7,138,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2670
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CREVT',0,7,143,6,3
	.word	11320
	.byte	22,7,146,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2824
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_CUS_ID',0,7,151,6,3
	.word	11383
	.byte	22,7,154,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2918
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_D',0,7,159,6,3
	.word	11447
	.byte	22,7,162,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2981
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DATR',0,7,167,6,3
	.word	11506
	.byte	22,7,170,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3199
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DBGSR',0,7,175,6,3
	.word	11568
	.byte	22,7,178,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3414
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DBGTCR',0,7,183,6,3
	.word	11631
	.byte	22,7,186,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3508
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DCON0',0,7,191,6,3
	.word	11695
	.byte	22,7,194,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3624
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DCON2',0,7,199,6,3
	.word	11758
	.byte	22,7,202,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3725
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DCX',0,7,207,6,3
	.word	11821
	.byte	22,7,210,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3818
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DEADD',0,7,215,6,3
	.word	11882
	.byte	22,7,218,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3898
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DIEAR',0,7,223,6,3
	.word	11945
	.byte	22,7,226,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3967
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DIETR',0,7,231,6,3
	.word	12008
	.byte	22,7,234,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4196
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DMS',0,7,239,6,3
	.word	12071
	.byte	22,7,242,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4289
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DPR_L',0,7,247,6,3
	.word	12132
	.byte	22,7,250,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4384
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DPR_U',0,7,255,6,3
	.word	12195
	.byte	22,7,130,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4479
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DPRE',0,7,135,7,3
	.word	12258
	.byte	22,7,138,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4569
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DPWE',0,7,143,7,3
	.word	12320
	.byte	22,7,146,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4659
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_DSTR',0,7,151,7,3
	.word	12382
	.byte	22,7,154,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4983
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_EXEVT',0,7,159,7,3
	.word	12444
	.byte	22,7,162,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5137
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_FCX',0,7,167,7,3
	.word	12507
	.byte	22,7,170,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5243
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,7,175,7,3
	.word	12568
	.byte	22,7,178,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5592
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,7,183,7,3
	.word	12638
	.byte	22,7,186,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5752
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,7,191,7,3
	.word	12708
	.byte	22,7,194,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5833
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,7,199,7,3
	.word	12777
	.byte	22,7,202,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5920
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,7,207,7,3
	.word	12848
	.byte	22,7,210,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6007
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,7,215,7,3
	.word	12919
	.byte	22,7,218,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6094
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_ICNT',0,7,223,7,3
	.word	12990
	.byte	22,7,226,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6185
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_ICR',0,7,231,7,3
	.word	13052
	.byte	22,7,234,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6328
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_ISP',0,7,239,7,3
	.word	13113
	.byte	22,7,242,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6394
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_LCX',0,7,247,7,3
	.word	13174
	.byte	22,7,250,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6500
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_M1CNT',0,7,255,7,3
	.word	13235
	.byte	22,7,130,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6593
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_M2CNT',0,7,135,8,3
	.word	13298
	.byte	22,7,138,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6686
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_M3CNT',0,7,143,8,3
	.word	13361
	.byte	22,7,146,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6779
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PC',0,7,151,8,3
	.word	13424
	.byte	22,7,154,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6864
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PCON0',0,7,159,8,3
	.word	13484
	.byte	22,7,162,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6980
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PCON1',0,7,167,8,3
	.word	13547
	.byte	22,7,170,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7091
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PCON2',0,7,175,8,3
	.word	13610
	.byte	22,7,178,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7192
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PCXI',0,7,183,8,3
	.word	13673
	.byte	22,7,186,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7322
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PIEAR',0,7,191,8,3
	.word	13735
	.byte	22,7,194,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7391
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PIETR',0,7,199,8,3
	.word	13798
	.byte	22,7,202,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7620
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PMA0',0,7,207,8,3
	.word	13861
	.byte	22,7,210,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7733
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PMA1',0,7,215,8,3
	.word	13923
	.byte	22,7,218,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7846
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PMA2',0,7,223,8,3
	.word	13985
	.byte	22,7,226,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7937
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PSTR',0,7,231,8,3
	.word	14047
	.byte	22,7,234,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8140
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_PSW',0,7,239,8,3
	.word	14109
	.byte	22,7,242,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8383
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SEGEN',0,7,247,8,3
	.word	14170
	.byte	22,7,250,8,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8511
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SMACON',0,7,255,8,3
	.word	14233
	.byte	22,7,130,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8752
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_ACCENA',0,7,135,9,3
	.word	14297
	.byte	22,7,138,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8835
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_ACCENB',0,7,143,9,3
	.word	14367
	.byte	22,7,146,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8926
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,7,151,9,3
	.word	14437
	.byte	22,7,154,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9017
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,7,159,9,3
	.word	14511
	.byte	22,7,162,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9116
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,7,167,9,3
	.word	14585
	.byte	22,7,170,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9223
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,7,175,9,3
	.word	14655
	.byte	22,7,178,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9330
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SWEVT',0,7,183,9,3
	.word	14725
	.byte	22,7,186,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9484
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_SYSCON',0,7,191,9,3
	.word	14788
	.byte	22,7,194,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9697
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_TASK_ASI',0,7,199,9,3
	.word	14852
	.byte	22,7,202,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9795
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_TPS_CON',0,7,207,9,3
	.word	14918
	.byte	22,7,210,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9967
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_TPS_TIMER',0,7,215,9,3
	.word	14983
	.byte	22,7,218,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10047
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_TR_ADR',0,7,223,9,3
	.word	15050
	.byte	22,7,226,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10120
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_TR_EVT',0,7,231,9,3
	.word	15114
	.byte	22,7,234,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10438
	.byte	4,2,35,0,0,19
	.byte	'Ifx_CPU_TRIG_ACC',0,7,239,9,3
	.word	15178
	.byte	13
	.byte	'_Ifx_CPU_CPR',0,7,250,9,25,8,14
	.byte	'L',0
	.word	11068
	.byte	4,2,35,0,14
	.byte	'U',0
	.word	11131
	.byte	4,2,35,4,0,5
	.word	15244
	.byte	19
	.byte	'Ifx_CPU_CPR',0,7,254,9,3
	.word	15286
	.byte	13
	.byte	'_Ifx_CPU_DPR',0,7,129,10,25,8,14
	.byte	'L',0
	.word	12132
	.byte	4,2,35,0,14
	.byte	'U',0
	.word	12195
	.byte	4,2,35,4,0,5
	.word	15312
	.byte	19
	.byte	'Ifx_CPU_DPR',0,7,133,10,3
	.word	15354
	.byte	13
	.byte	'_Ifx_CPU_SPROT_RGN',0,7,136,10,25,16,14
	.byte	'LA',0
	.word	14585
	.byte	4,2,35,0,14
	.byte	'UA',0
	.word	14655
	.byte	4,2,35,4,14
	.byte	'ACCENA',0
	.word	14437
	.byte	4,2,35,8,14
	.byte	'ACCENB',0
	.word	14511
	.byte	4,2,35,12,0,5
	.word	15380
	.byte	19
	.byte	'Ifx_CPU_SPROT_RGN',0,7,142,10,3
	.word	15462
	.byte	23,12
	.word	14983
	.byte	24,2,0,13
	.byte	'_Ifx_CPU_TPS',0,7,145,10,25,16,14
	.byte	'CON',0
	.word	14918
	.byte	4,2,35,0,14
	.byte	'TIMER',0
	.word	15494
	.byte	12,2,35,4,0,5
	.word	15503
	.byte	19
	.byte	'Ifx_CPU_TPS',0,7,149,10,3
	.word	15551
	.byte	13
	.byte	'_Ifx_CPU_TR',0,7,152,10,25,8,14
	.byte	'EVT',0
	.word	15114
	.byte	4,2,35,0,14
	.byte	'ADR',0
	.word	15050
	.byte	4,2,35,4,0,5
	.word	15577
	.byte	19
	.byte	'Ifx_CPU_TR',0,7,156,10,3
	.word	15622
	.byte	13
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,8,45,16,4,21
	.byte	'EN0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'EN1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'EN2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'EN3',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'EN4',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'EN5',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'EN6',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'EN7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'EN8',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'EN9',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'EN10',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'EN11',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'EN12',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'EN13',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'EN14',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'EN15',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'EN16',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'EN17',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'EN18',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'EN19',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'EN20',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'EN21',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'EN22',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'EN23',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'EN24',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'EN25',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'EN26',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'EN27',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'EN28',0,1
	.word	308
	.byte	1,3,2,35,3,21
	.byte	'EN29',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'EN30',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'EN31',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_ACCEN0_Bits',0,8,79,3
	.word	15647
	.byte	13
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,8,82,16,4,21
	.byte	'reserved_0',0,4
	.word	1471
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_SCU_ACCEN1_Bits',0,8,85,3
	.word	16204
	.byte	13
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,8,88,16,4,21
	.byte	'STM0DIS',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'STM1DIS',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'STM2DIS',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,4
	.word	1471
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,8,94,3
	.word	16281
	.byte	13
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,8,97,16,4,21
	.byte	'BAUD1DIV',0,1
	.word	308
	.byte	4,4,2,35,0,21
	.byte	'BAUD2DIV',0,1
	.word	308
	.byte	4,0,2,35,0,21
	.byte	'SRIDIV',0,1
	.word	308
	.byte	4,4,2,35,1,21
	.byte	'LPDIV',0,1
	.word	308
	.byte	4,0,2,35,1,21
	.byte	'SPBDIV',0,1
	.word	308
	.byte	4,4,2,35,2,21
	.byte	'FSI2DIV',0,1
	.word	308
	.byte	2,2,2,35,2,21
	.byte	'reserved_22',0,1
	.word	308
	.byte	2,0,2,35,2,21
	.byte	'FSIDIV',0,1
	.word	308
	.byte	2,6,2,35,3,21
	.byte	'reserved_26',0,1
	.word	308
	.byte	2,4,2,35,3,21
	.byte	'CLKSEL',0,1
	.word	308
	.byte	2,2,2,35,3,21
	.byte	'UP',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON0_Bits',0,8,111,3
	.word	16417
	.byte	13
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,8,114,16,4,21
	.byte	'CANDIV',0,1
	.word	308
	.byte	4,4,2,35,0,21
	.byte	'ERAYDIV',0,1
	.word	308
	.byte	4,0,2,35,0,21
	.byte	'STMDIV',0,1
	.word	308
	.byte	4,4,2,35,1,21
	.byte	'GTMDIV',0,1
	.word	308
	.byte	4,0,2,35,1,21
	.byte	'ETHDIV',0,1
	.word	308
	.byte	4,4,2,35,2,21
	.byte	'ASCLINFDIV',0,1
	.word	308
	.byte	4,0,2,35,2,21
	.byte	'ASCLINSDIV',0,1
	.word	308
	.byte	4,4,2,35,3,21
	.byte	'INSEL',0,1
	.word	308
	.byte	2,2,2,35,3,21
	.byte	'UP',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON1_Bits',0,8,126,3
	.word	16697
	.byte	13
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,8,129,1,16,4,21
	.byte	'BBBDIV',0,1
	.word	308
	.byte	4,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	1471
	.byte	26,2,2,35,0,21
	.byte	'UP',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON2_Bits',0,8,135,1,3
	.word	16935
	.byte	13
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,8,138,1,16,4,21
	.byte	'PLLDIV',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'PLLSEL',0,1
	.word	308
	.byte	2,0,2,35,0,21
	.byte	'PLLERAYDIV',0,1
	.word	308
	.byte	6,2,2,35,1,21
	.byte	'PLLERAYSEL',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'SRIDIV',0,1
	.word	308
	.byte	6,2,2,35,2,21
	.byte	'SRISEL',0,1
	.word	308
	.byte	2,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	5,3,2,35,3,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'UP',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON3_Bits',0,8,150,1,3
	.word	17063
	.byte	13
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,8,153,1,16,4,21
	.byte	'SPBDIV',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'SPBSEL',0,1
	.word	308
	.byte	2,0,2,35,0,21
	.byte	'GTMDIV',0,1
	.word	308
	.byte	6,2,2,35,1,21
	.byte	'GTMSEL',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'STMDIV',0,1
	.word	308
	.byte	6,2,2,35,2,21
	.byte	'STMSEL',0,1
	.word	308
	.byte	2,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	5,3,2,35,3,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'UP',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON4_Bits',0,8,165,1,3
	.word	17306
	.byte	13
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,8,168,1,16,4,21
	.byte	'MAXDIV',0,1
	.word	308
	.byte	4,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	1471
	.byte	26,2,2,35,0,21
	.byte	'UP',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON5_Bits',0,8,174,1,3
	.word	17541
	.byte	13
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,8,177,1,16,4,21
	.byte	'CPU0DIV',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'reserved_6',0,4
	.word	1471
	.byte	26,0,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON6_Bits',0,8,181,1,3
	.word	17669
	.byte	13
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,8,184,1,16,4,21
	.byte	'CPU1DIV',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'reserved_6',0,4
	.word	1471
	.byte	26,0,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON7_Bits',0,8,188,1,3
	.word	17769
	.byte	13
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,8,191,1,16,4,21
	.byte	'CPU2DIV',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'reserved_6',0,4
	.word	1471
	.byte	26,0,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON8_Bits',0,8,195,1,3
	.word	17869
	.byte	13
	.byte	'_Ifx_SCU_CHIPID_Bits',0,8,198,1,16,4,21
	.byte	'CHREV',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'CHTEC',0,1
	.word	308
	.byte	2,0,2,35,0,21
	.byte	'CHID',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'EEA',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'UCODE',0,1
	.word	308
	.byte	7,0,2,35,2,21
	.byte	'FSIZE',0,1
	.word	308
	.byte	4,4,2,35,3,21
	.byte	'SP',0,1
	.word	308
	.byte	2,2,2,35,3,21
	.byte	'SEC',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CHIPID_Bits',0,8,209,1,3
	.word	17969
	.byte	13
	.byte	'_Ifx_SCU_DTSCON_Bits',0,8,212,1,16,4,21
	.byte	'PWD',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'START',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	2,4,2,35,0,21
	.byte	'CAL',0,4
	.word	1471
	.byte	22,6,2,35,0,21
	.byte	'reserved_26',0,1
	.word	308
	.byte	5,1,2,35,3,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_DTSCON_Bits',0,8,220,1,3
	.word	18177
	.byte	13
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,8,223,1,16,4,21
	.byte	'LOWER',0,2
	.word	510
	.byte	10,6,2,35,0,21
	.byte	'reserved_10',0,1
	.word	308
	.byte	5,1,2,35,1,21
	.byte	'LLU',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'UPPER',0,2
	.word	510
	.byte	10,6,2,35,2,21
	.byte	'reserved_26',0,1
	.word	308
	.byte	4,2,2,35,3,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'UOF',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_DTSLIM_Bits',0,8,232,1,3
	.word	18342
	.byte	13
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,8,235,1,16,4,21
	.byte	'RESULT',0,2
	.word	510
	.byte	10,6,2,35,0,21
	.byte	'reserved_10',0,1
	.word	308
	.byte	4,2,2,35,1,21
	.byte	'RDY',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'BUSY',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,8,242,1,3
	.word	18525
	.byte	13
	.byte	'_Ifx_SCU_EICR_Bits',0,8,245,1,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	4,4,2,35,0,21
	.byte	'EXIS0',0,1
	.word	308
	.byte	3,1,2,35,0,21
	.byte	'reserved_7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'FEN0',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'REN0',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'LDEN0',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'EIEN0',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'INP0',0,1
	.word	308
	.byte	3,1,2,35,1,21
	.byte	'reserved_15',0,4
	.word	1471
	.byte	5,12,2,35,0,21
	.byte	'EXIS1',0,1
	.word	308
	.byte	3,1,2,35,2,21
	.byte	'reserved_23',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'FEN1',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'REN1',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'LDEN1',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'EIEN1',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'INP1',0,1
	.word	308
	.byte	3,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EICR_Bits',0,8,136,2,3
	.word	18679
	.byte	13
	.byte	'_Ifx_SCU_EIFR_Bits',0,8,139,2,16,4,21
	.byte	'INTF0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'INTF1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'INTF2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'INTF3',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'INTF4',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'INTF5',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'INTF6',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'INTF7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1471
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_SCU_EIFR_Bits',0,8,150,2,3
	.word	19043
	.byte	13
	.byte	'_Ifx_SCU_EMSR_Bits',0,8,153,2,16,4,21
	.byte	'POL',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'MODE',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'ENON',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'PSEL',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,2
	.word	510
	.byte	12,0,2,35,0,21
	.byte	'EMSF',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'SEMSF',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'reserved_18',0,1
	.word	308
	.byte	6,0,2,35,2,21
	.byte	'EMSFM',0,1
	.word	308
	.byte	2,6,2,35,3,21
	.byte	'SEMSFM',0,1
	.word	308
	.byte	2,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	308
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_EMSR_Bits',0,8,166,2,3
	.word	19254
	.byte	13
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,8,169,2,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	7,1,2,35,0,21
	.byte	'EDCON',0,2
	.word	510
	.byte	2,7,2,35,0,21
	.byte	'reserved_9',0,4
	.word	1471
	.byte	23,0,2,35,0,0,19
	.byte	'Ifx_SCU_ESRCFG_Bits',0,8,174,2,3
	.word	19506
	.byte	13
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,8,177,2,16,4,21
	.byte	'ARI',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'ARC',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1471
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_SCU_ESROCFG_Bits',0,8,182,2,3
	.word	19624
	.byte	13
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,8,185,2,16,4,21
	.byte	'reserved_0',0,4
	.word	1471
	.byte	28,4,2,35,0,21
	.byte	'EVR13OFF',0,1
	.word	308
	.byte	1,3,2,35,3,21
	.byte	'BPEVR13OFF',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVR13CON_Bits',0,8,192,2,3
	.word	19735
	.byte	13
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,8,195,2,16,4,21
	.byte	'reserved_0',0,4
	.word	1471
	.byte	28,4,2,35,0,21
	.byte	'EVR33OFF',0,1
	.word	308
	.byte	1,3,2,35,3,21
	.byte	'BPEVR33OFF',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVR33CON_Bits',0,8,202,2,3
	.word	19898
	.byte	13
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,8,205,2,16,4,21
	.byte	'ADC13V',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'ADC33V',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'ADCSWDV',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	7,1,2,35,3,21
	.byte	'VAL',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,8,212,2,3
	.word	20061
	.byte	13
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,8,215,2,16,4,21
	.byte	'DVS13TRIM',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'DVS33TRIM',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	7,1,2,35,3,21
	.byte	'VAL',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,8,222,2,3
	.word	20219
	.byte	13
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,8,225,2,16,4,21
	.byte	'EVR13OVMOD',0,1
	.word	308
	.byte	2,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	2,4,2,35,0,21
	.byte	'EVR13UVMOD',0,1
	.word	308
	.byte	2,2,2,35,0,21
	.byte	'reserved_6',0,1
	.word	308
	.byte	2,0,2,35,0,21
	.byte	'EVR33OVMOD',0,1
	.word	308
	.byte	2,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	308
	.byte	2,4,2,35,1,21
	.byte	'EVR33UVMOD',0,1
	.word	308
	.byte	2,2,2,35,1,21
	.byte	'reserved_14',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'SWDOVMOD',0,1
	.word	308
	.byte	2,6,2,35,2,21
	.byte	'reserved_18',0,1
	.word	308
	.byte	2,4,2,35,2,21
	.byte	'SWDUVMOD',0,1
	.word	308
	.byte	2,2,2,35,2,21
	.byte	'reserved_22',0,2
	.word	510
	.byte	8,2,2,35,2,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,8,241,2,3
	.word	20384
	.byte	13
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,8,244,2,16,4,21
	.byte	'EVR13OVVAL',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'EVR33OVVAL',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'SWDOVVAL',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	6,2,2,35,3,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVROVMON_Bits',0,8,252,2,3
	.word	20752
	.byte	13
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,8,255,2,16,4,21
	.byte	'RST13TRIM',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1471
	.byte	16,8,2,35,0,21
	.byte	'RST13OFF',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'BPRST13OFF',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'RST33OFF',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'BPRST33OFF',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'RSTSWDOFF',0,1
	.word	308
	.byte	1,3,2,35,3,21
	.byte	'BPRSTSWDOFF',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,8,139,3,3
	.word	20931
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,8,142,3,16,4,21
	.byte	'SD5P',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'SD5I',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'SD5D',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	7,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,8,149,3,3
	.word	21196
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,8,152,3,16,4,21
	.byte	'SD33P',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'SD33I',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'SD33D',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	7,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,8,159,3,3
	.word	21349
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,8,162,3,16,4,21
	.byte	'CT5REG0',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'CT5REG1',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'CT5REG2',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	7,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,8,169,3,3
	.word	21505
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,8,172,3,16,4,21
	.byte	'CT5REG3',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'CT5REG4',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	15,1,2,35,2,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,8,178,3,3
	.word	21667
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,8,181,3,16,4,21
	.byte	'CT33REG0',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'CT33REG1',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'CT33REG2',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	7,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,8,188,3,3
	.word	21810
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,8,191,3,16,4,21
	.byte	'CT33REG3',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'CT33REG4',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	15,1,2,35,2,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,8,197,3,3
	.word	21975
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,8,200,3,16,4,21
	.byte	'SDFREQSPRD',0,2
	.word	510
	.byte	16,0,2,35,0,21
	.byte	'SDFREQ',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'SDSTEP',0,1
	.word	308
	.byte	4,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	308
	.byte	2,2,2,35,3,21
	.byte	'SDSAMPLE',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,8,208,3,3
	.word	22120
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,8,211,3,16,4,21
	.byte	'DRVP',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'SDMINMAXDC',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'DRVN',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'SDLUT',0,1
	.word	308
	.byte	6,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,8,219,3,3
	.word	22301
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,8,222,3,16,4,21
	.byte	'SDPWMPRE',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'SDPID',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'SDVOKLVL',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	7,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,8,229,3,3
	.word	22475
	.byte	13
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,8,232,3,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'SYNCDIV',0,1
	.word	308
	.byte	3,5,2,35,1,21
	.byte	'reserved_11',0,4
	.word	1471
	.byte	20,1,2,35,0,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,8,238,3,3
	.word	22635
	.byte	13
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,8,241,3,16,4,21
	.byte	'EVR13',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'OV13',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'EVR33',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'OV33',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'OVSWD',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'UV13',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'UV33',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'UVSWD',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'EXTPASS13',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'EXTPASS33',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'BGPROK',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'reserved_11',0,4
	.word	1471
	.byte	21,0,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,8,255,3,3
	.word	22779
	.byte	13
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,8,130,4,16,4,21
	.byte	'EVR13TRIM',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'SDVOUTSEL',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	14,2,2,35,2,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,8,137,4,3
	.word	23053
	.byte	13
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,8,140,4,16,4,21
	.byte	'EVR13UVVAL',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'EVR33UVVAL',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'SWDUVVAL',0,1
	.word	308
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	6,2,2,35,3,21
	.byte	'SLCK',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,8,148,4,3
	.word	23208
	.byte	13
	.byte	'_Ifx_SCU_EXTCON_Bits',0,8,151,4,16,4,21
	.byte	'EN0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'SEL0',0,1
	.word	308
	.byte	4,2,2,35,0,21
	.byte	'reserved_6',0,2
	.word	510
	.byte	10,0,2,35,0,21
	.byte	'EN1',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'NSEL',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'SEL1',0,1
	.word	308
	.byte	4,2,2,35,2,21
	.byte	'reserved_22',0,1
	.word	308
	.byte	2,0,2,35,2,21
	.byte	'DIV1',0,1
	.word	308
	.byte	8,0,2,35,3,0,19
	.byte	'Ifx_SCU_EXTCON_Bits',0,8,162,4,3
	.word	23387
	.byte	13
	.byte	'_Ifx_SCU_FDR_Bits',0,8,165,4,16,4,21
	.byte	'STEP',0,2
	.word	510
	.byte	10,6,2,35,0,21
	.byte	'reserved_10',0,1
	.word	308
	.byte	4,2,2,35,1,21
	.byte	'DM',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'RESULT',0,2
	.word	510
	.byte	10,6,2,35,2,21
	.byte	'reserved_26',0,1
	.word	308
	.byte	5,1,2,35,3,21
	.byte	'DISCLK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_FDR_Bits',0,8,173,4,3
	.word	23605
	.byte	13
	.byte	'_Ifx_SCU_FMR_Bits',0,8,176,4,16,4,21
	.byte	'FS0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'FS1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'FS2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'FS3',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'FS4',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'FS5',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'FS6',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'FS7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'FC0',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'FC1',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'FC2',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'FC3',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'FC4',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'FC5',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'FC6',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'FC7',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	8,0,2,35,3,0,19
	.byte	'Ifx_SCU_FMR_Bits',0,8,196,4,3
	.word	23768
	.byte	13
	.byte	'_Ifx_SCU_ID_Bits',0,8,199,4,16,4,21
	.byte	'MODREV',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'MODTYPE',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'MODNUMBER',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_ID_Bits',0,8,204,4,3
	.word	24104
	.byte	13
	.byte	'_Ifx_SCU_IGCR_Bits',0,8,207,4,16,4,21
	.byte	'IPEN00',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'IPEN01',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'IPEN02',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'IPEN03',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'IPEN04',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'IPEN05',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'IPEN06',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'IPEN07',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	308
	.byte	5,3,2,35,1,21
	.byte	'GEEN0',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'IGP0',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'IPEN10',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'IPEN11',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'IPEN12',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'IPEN13',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'IPEN14',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'IPEN15',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'IPEN16',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'IPEN17',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	5,3,2,35,3,21
	.byte	'GEEN1',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'IGP1',0,1
	.word	308
	.byte	2,0,2,35,3,0,19
	.byte	'Ifx_SCU_IGCR_Bits',0,8,231,4,3
	.word	24211
	.byte	13
	.byte	'_Ifx_SCU_IN_Bits',0,8,234,4,16,4,21
	.byte	'P0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'P1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1471
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_SCU_IN_Bits',0,8,239,4,3
	.word	24663
	.byte	13
	.byte	'_Ifx_SCU_IOCR_Bits',0,8,242,4,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	4,4,2,35,0,21
	.byte	'PC0',0,1
	.word	308
	.byte	4,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	308
	.byte	4,4,2,35,1,21
	.byte	'PC1',0,1
	.word	308
	.byte	4,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_IOCR_Bits',0,8,249,4,3
	.word	24762
	.byte	13
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,8,252,4,16,4,21
	.byte	'LBISTREQ',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'LBISTREQP',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'PATTERNS',0,2
	.word	510
	.byte	14,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,8,130,5,3
	.word	24912
	.byte	13
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,8,133,5,16,4,21
	.byte	'SEED',0,4
	.word	1471
	.byte	23,9,2,35,0,21
	.byte	'reserved_23',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'SPLITSH',0,1
	.word	308
	.byte	3,5,2,35,3,21
	.byte	'BODY',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'LBISTFREQU',0,1
	.word	308
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,8,140,5,3
	.word	25061
	.byte	13
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,8,143,5,16,4,21
	.byte	'SIGNATURE',0,4
	.word	1471
	.byte	24,8,2,35,0,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	7,1,2,35,3,21
	.byte	'LBISTDONE',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,8,148,5,3
	.word	25222
	.byte	13
	.byte	'_Ifx_SCU_LCLCON_Bits',0,8,151,5,16,4,21
	.byte	'reserved_0',0,2
	.word	510
	.byte	16,0,2,35,0,21
	.byte	'LS',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,2
	.word	510
	.byte	14,1,2,35,2,21
	.byte	'LSEN',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_LCLCON_Bits',0,8,157,5,3
	.word	25352
	.byte	13
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,8,160,5,16,4,21
	.byte	'LCLT0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'LCLT1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1471
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_SCU_LCLTEST_Bits',0,8,165,5,3
	.word	25484
	.byte	13
	.byte	'_Ifx_SCU_MANID_Bits',0,8,168,5,16,4,21
	.byte	'DEPT',0,1
	.word	308
	.byte	5,3,2,35,0,21
	.byte	'MANUF',0,2
	.word	510
	.byte	11,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_MANID_Bits',0,8,173,5,3
	.word	25599
	.byte	13
	.byte	'_Ifx_SCU_OMR_Bits',0,8,176,5,16,4,21
	.byte	'PS0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'PS1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,2
	.word	510
	.byte	14,0,2,35,0,21
	.byte	'PCL0',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'PCL1',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'reserved_18',0,2
	.word	510
	.byte	14,0,2,35,2,0,19
	.byte	'Ifx_SCU_OMR_Bits',0,8,184,5,3
	.word	25710
	.byte	13
	.byte	'_Ifx_SCU_OSCCON_Bits',0,8,187,5,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'PLLLV',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'OSCRES',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'GAINSEL',0,1
	.word	308
	.byte	2,3,2,35,0,21
	.byte	'MODE',0,1
	.word	308
	.byte	2,1,2,35,0,21
	.byte	'SHBY',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'PLLHV',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'X1D',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'X1DEN',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'reserved_12',0,1
	.word	308
	.byte	4,0,2,35,1,21
	.byte	'OSCVAL',0,1
	.word	308
	.byte	5,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	308
	.byte	2,1,2,35,2,21
	.byte	'APREN',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'CAP0EN',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'CAP1EN',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'CAP2EN',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'CAP3EN',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	308
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_OSCCON_Bits',0,8,208,5,3
	.word	25868
	.byte	13
	.byte	'_Ifx_SCU_OUT_Bits',0,8,211,5,16,4,21
	.byte	'P0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'P1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1471
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_SCU_OUT_Bits',0,8,216,5,3
	.word	26280
	.byte	13
	.byte	'_Ifx_SCU_OVCCON_Bits',0,8,219,5,16,4,21
	.byte	'CSEL0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'CSEL1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'CSEL2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,2
	.word	510
	.byte	13,0,2,35,0,21
	.byte	'OVSTRT',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'OVSTP',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'DCINVAL',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	308
	.byte	5,0,2,35,2,21
	.byte	'OVCONF',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'POVCONF',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'reserved_26',0,1
	.word	308
	.byte	6,0,2,35,3,0,19
	.byte	'Ifx_SCU_OVCCON_Bits',0,8,232,5,3
	.word	26381
	.byte	13
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,8,235,5,16,4,21
	.byte	'OVEN0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'OVEN1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'OVEN2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,4
	.word	1471
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,8,241,5,3
	.word	26648
	.byte	13
	.byte	'_Ifx_SCU_PDISC_Bits',0,8,244,5,16,4,21
	.byte	'PDIS0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'PDIS1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1471
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_SCU_PDISC_Bits',0,8,249,5,3
	.word	26784
	.byte	13
	.byte	'_Ifx_SCU_PDR_Bits',0,8,252,5,16,4,21
	.byte	'PD0',0,1
	.word	308
	.byte	3,5,2,35,0,21
	.byte	'PL0',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'PD1',0,1
	.word	308
	.byte	3,1,2,35,0,21
	.byte	'PL1',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1471
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_SCU_PDR_Bits',0,8,131,6,3
	.word	26895
	.byte	13
	.byte	'_Ifx_SCU_PDRR_Bits',0,8,134,6,16,4,21
	.byte	'PDR0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'PDR1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'PDR2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'PDR3',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'PDR4',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'PDR5',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'PDR6',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'PDR7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1471
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_SCU_PDRR_Bits',0,8,145,6,3
	.word	27028
	.byte	13
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,8,148,6,16,4,21
	.byte	'VCOBYP',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'VCOPWD',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'MODEN',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'SETFINDIS',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'CLRFINDIS',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'OSCDISCDIS',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'reserved_7',0,2
	.word	510
	.byte	2,7,2,35,0,21
	.byte	'NDIV',0,1
	.word	308
	.byte	7,0,2,35,1,21
	.byte	'PLLPWD',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'RESLD',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	308
	.byte	5,0,2,35,2,21
	.byte	'PDIV',0,1
	.word	308
	.byte	4,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	308
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_PLLCON0_Bits',0,8,165,6,3
	.word	27231
	.byte	13
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,8,168,6,16,4,21
	.byte	'K2DIV',0,1
	.word	308
	.byte	7,1,2,35,0,21
	.byte	'reserved_7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'K3DIV',0,1
	.word	308
	.byte	7,1,2,35,1,21
	.byte	'reserved_15',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'K1DIV',0,1
	.word	308
	.byte	7,1,2,35,2,21
	.byte	'reserved_23',0,2
	.word	510
	.byte	9,0,2,35,2,0,19
	.byte	'Ifx_SCU_PLLCON1_Bits',0,8,176,6,3
	.word	27587
	.byte	13
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,8,179,6,16,4,21
	.byte	'MODCFG',0,2
	.word	510
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_PLLCON2_Bits',0,8,183,6,3
	.word	27765
	.byte	13
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,8,186,6,16,4,21
	.byte	'VCOBYP',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'VCOPWD',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	2,4,2,35,0,21
	.byte	'SETFINDIS',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'CLRFINDIS',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'OSCDISCDIS',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'reserved_7',0,2
	.word	510
	.byte	2,7,2,35,0,21
	.byte	'NDIV',0,1
	.word	308
	.byte	5,2,2,35,1,21
	.byte	'reserved_14',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'PLLPWD',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'RESLD',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	308
	.byte	5,0,2,35,2,21
	.byte	'PDIV',0,1
	.word	308
	.byte	4,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	308
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,8,203,6,3
	.word	27865
	.byte	13
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,8,206,6,16,4,21
	.byte	'K2DIV',0,1
	.word	308
	.byte	7,1,2,35,0,21
	.byte	'reserved_7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'K3DIV',0,1
	.word	308
	.byte	4,4,2,35,1,21
	.byte	'reserved_12',0,1
	.word	308
	.byte	4,0,2,35,1,21
	.byte	'K1DIV',0,1
	.word	308
	.byte	7,1,2,35,2,21
	.byte	'reserved_23',0,2
	.word	510
	.byte	9,0,2,35,2,0,19
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,8,214,6,3
	.word	28235
	.byte	13
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,8,217,6,16,4,21
	.byte	'VCOBYST',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'PWDSTAT',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'VCOLOCK',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'FINDIS',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'K1RDY',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'K2RDY',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,4
	.word	1471
	.byte	26,0,2,35,0,0,19
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,8,226,6,3
	.word	28421
	.byte	13
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,8,229,6,16,4,21
	.byte	'VCOBYST',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'VCOLOCK',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'FINDIS',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'K1RDY',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'K2RDY',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'MODRUN',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1471
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,8,240,6,3
	.word	28619
	.byte	13
	.byte	'_Ifx_SCU_PMCSR_Bits',0,8,243,6,16,4,21
	.byte	'REQSLP',0,1
	.word	308
	.byte	2,6,2,35,0,21
	.byte	'SMUSLP',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	308
	.byte	5,0,2,35,0,21
	.byte	'PMST',0,1
	.word	308
	.byte	3,5,2,35,1,21
	.byte	'reserved_11',0,4
	.word	1471
	.byte	21,0,2,35,0,0,19
	.byte	'Ifx_SCU_PMCSR_Bits',0,8,250,6,3
	.word	28852
	.byte	13
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,8,253,6,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'ESR1WKEN',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'PINAWKEN',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'PINBWKEN',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'ESR0DFEN',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'ESR0EDCON',0,1
	.word	308
	.byte	2,1,2,35,0,21
	.byte	'ESR1DFEN',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'ESR1EDCON',0,1
	.word	308
	.byte	2,6,2,35,1,21
	.byte	'PINADFEN',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'PINAEDCON',0,1
	.word	308
	.byte	2,3,2,35,1,21
	.byte	'PINBDFEN',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'PINBEDCON',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'reserved_16',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'STBYRAMSEL',0,1
	.word	308
	.byte	2,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	308
	.byte	2,3,2,35,2,21
	.byte	'TRISTEN',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'TRISTREQ',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'PORSTDF',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'PWRWKEN',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'DCDCSYNC',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'BLNKFIL',0,1
	.word	308
	.byte	3,3,2,35,3,21
	.byte	'ESR0TRIST',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'LCK',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,8,151,7,3
	.word	29004
	.byte	13
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,8,154,7,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'CPUIDLSEL',0,1
	.word	308
	.byte	3,5,2,35,1,21
	.byte	'reserved_11',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'IRADIS',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'reserved_13',0,4
	.word	1471
	.byte	11,8,2,35,0,21
	.byte	'CPUSEL',0,1
	.word	308
	.byte	3,5,2,35,3,21
	.byte	'STBYEVEN',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'STBYEV',0,1
	.word	308
	.byte	3,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,8,165,7,3
	.word	29552
	.byte	13
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,8,168,7,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	2,6,2,35,0,21
	.byte	'ESR1WKP',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'ESR1OVRUN',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'PINAWKP',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'PINAOVRUN',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'PINBWKP',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'PINBOVRUN',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'PWRWKP',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'PORSTDF',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'HWCFGEVR',0,1
	.word	308
	.byte	3,3,2,35,1,21
	.byte	'STBYRAM',0,1
	.word	308
	.byte	2,1,2,35,1,21
	.byte	'TRIST',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,1
	.word	308
	.byte	4,4,2,35,2,21
	.byte	'ESR1WKEN',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'PINAWKEN',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'PINBWKEN',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'PWRWKEN',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'BLNKFIL',0,1
	.word	308
	.byte	3,5,2,35,3,21
	.byte	'ESR0TRIST',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	308
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,8,190,7,3
	.word	29797
	.byte	13
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,8,193,7,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	2,6,2,35,0,21
	.byte	'ESR1WKPCLR',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'ESR1OVRUNCLR',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'PINAWKPCLR',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'PINAOVRUNCLR',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'PINBWKPCLR',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'PINBOVRUNCLR',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'PWRWKPCLR',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,4
	.word	1471
	.byte	23,0,2,35,0,0,19
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,8,204,7,3
	.word	30258
	.byte	13
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,8,207,7,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'CLRC',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,2
	.word	510
	.byte	10,4,2,35,0,21
	.byte	'CSS0',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'CSS1',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'CSS2',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'reserved_15',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'USRINFO',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_RSTCON2_Bits',0,8,217,7,3
	.word	30528
	.byte	13
	.byte	'_Ifx_SCU_RSTCON_Bits',0,8,220,7,16,4,21
	.byte	'ESR0',0,1
	.word	308
	.byte	2,6,2,35,0,21
	.byte	'ESR1',0,1
	.word	308
	.byte	2,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	308
	.byte	2,2,2,35,0,21
	.byte	'SMU',0,1
	.word	308
	.byte	2,0,2,35,0,21
	.byte	'SW',0,1
	.word	308
	.byte	2,6,2,35,1,21
	.byte	'STM0',0,1
	.word	308
	.byte	2,4,2,35,1,21
	.byte	'STM1',0,1
	.word	308
	.byte	2,2,2,35,1,21
	.byte	'STM2',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_RSTCON_Bits',0,8,231,7,3
	.word	30737
	.byte	13
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,8,234,7,16,4,21
	.byte	'ESR0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'ESR1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'SMU',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'SW',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'STM0',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'STM1',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'STM2',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'PORST',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'CB0',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'CB1',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'CB3',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	308
	.byte	2,1,2,35,2,21
	.byte	'EVR13',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'EVR33',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'SWD',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'reserved_26',0,1
	.word	308
	.byte	2,4,2,35,3,21
	.byte	'STBYR',0,1
	.word	308
	.byte	1,3,2,35,3,21
	.byte	'reserved_29',0,1
	.word	308
	.byte	3,0,2,35,3,0,19
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,8,129,8,3
	.word	30948
	.byte	13
	.byte	'_Ifx_SCU_SAFECON_Bits',0,8,132,8,16,4,21
	.byte	'HBT',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,4
	.word	1471
	.byte	31,0,2,35,0,0,19
	.byte	'Ifx_SCU_SAFECON_Bits',0,8,136,8,3
	.word	31380
	.byte	13
	.byte	'_Ifx_SCU_STSTAT_Bits',0,8,139,8,16,4,21
	.byte	'HWCFG',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'FTM',0,1
	.word	308
	.byte	7,1,2,35,1,21
	.byte	'MODE',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'LUDIS',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'reserved_18',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'TRSTL',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'SPDEN',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	308
	.byte	3,0,2,35,2,21
	.byte	'RAMINT',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'reserved_25',0,1
	.word	308
	.byte	7,0,2,35,3,0,19
	.byte	'Ifx_SCU_STSTAT_Bits',0,8,152,8,3
	.word	31476
	.byte	13
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,8,155,8,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'SWRSTREQ',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1471
	.byte	30,0,2,35,0,0,19
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,8,160,8,3
	.word	31742
	.byte	13
	.byte	'_Ifx_SCU_SYSCON_Bits',0,8,163,8,16,4,21
	.byte	'CCTRIG0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'RAMINTM',0,1
	.word	308
	.byte	2,4,2,35,0,21
	.byte	'SETLUDIS',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,1
	.word	308
	.byte	3,0,2,35,0,21
	.byte	'DATM',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,4
	.word	1471
	.byte	23,0,2,35,0,0,19
	.byte	'Ifx_SCU_SYSCON_Bits',0,8,172,8,3
	.word	31867
	.byte	13
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,8,175,8,16,4,21
	.byte	'ESR0T',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'ESR1T',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'SMUT',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	1471
	.byte	28,0,2,35,0,0,19
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,8,182,8,3
	.word	32064
	.byte	13
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,8,185,8,16,4,21
	.byte	'ESR0T',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'ESR1T',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'SMUT',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	1471
	.byte	28,0,2,35,0,0,19
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,8,192,8,3
	.word	32217
	.byte	13
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,8,195,8,16,4,21
	.byte	'ESR0T',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'ESR1T',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'SMUT',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	1471
	.byte	28,0,2,35,0,0,19
	.byte	'Ifx_SCU_TRAPSET_Bits',0,8,202,8,3
	.word	32370
	.byte	13
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,8,205,8,16,4,21
	.byte	'ESR0T',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'ESR1T',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'SMUT',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	1471
	.byte	28,0,2,35,0,0,19
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,8,212,8,3
	.word	32523
	.byte	13
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,8,215,8,16,4,21
	.byte	'ENDINIT',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'LCK',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'PW',0,4
	.word	1587
	.byte	14,16,2,35,0,21
	.byte	'REL',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,8,221,8,3
	.word	32678
	.byte	13
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,8,224,8,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	2,6,2,35,0,21
	.byte	'IR0',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'DR',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'IR1',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'UR',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'PAR',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'TCR',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'TCTR',0,1
	.word	308
	.byte	7,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,8,236,8,3
	.word	32808
	.byte	13
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,8,239,8,16,4,21
	.byte	'AE',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'OE',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'IS0',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'DS',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'TO',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'IS1',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'US',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'PAS',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'TCS',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'TCT',0,1
	.word	308
	.byte	7,0,2,35,1,21
	.byte	'TIM',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,8,252,8,3
	.word	33046
	.byte	13
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,8,255,8,16,4,21
	.byte	'ENDINIT',0,4
	.word	1587
	.byte	1,31,2,35,0,21
	.byte	'LCK',0,4
	.word	1587
	.byte	1,30,2,35,0,21
	.byte	'PW',0,4
	.word	1587
	.byte	14,16,2,35,0,21
	.byte	'REL',0,4
	.word	1587
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,8,133,9,3
	.word	33269
	.byte	13
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,8,136,9,16,4,21
	.byte	'CLRIRF',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'IR0',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'DR',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'IR1',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'UR',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'PAR',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'TCR',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'TCTR',0,1
	.word	308
	.byte	7,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,8,149,9,3
	.word	33395
	.byte	13
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,8,152,9,16,4,21
	.byte	'AE',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'OE',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'IS0',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'DS',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'TO',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'IS1',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'US',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'PAS',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'TCS',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'TCT',0,1
	.word	308
	.byte	7,0,2,35,1,21
	.byte	'TIM',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,8,165,9,3
	.word	33647
	.byte	22,8,173,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15647
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_ACCEN0',0,8,178,9,3
	.word	33866
	.byte	22,8,181,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16204
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_ACCEN1',0,8,186,9,3
	.word	33930
	.byte	22,8,189,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16281
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_ARSTDIS',0,8,194,9,3
	.word	33994
	.byte	22,8,197,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16417
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON0',0,8,202,9,3
	.word	34059
	.byte	22,8,205,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16697
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON1',0,8,210,9,3
	.word	34124
	.byte	22,8,213,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16935
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON2',0,8,218,9,3
	.word	34189
	.byte	22,8,221,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17063
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON3',0,8,226,9,3
	.word	34254
	.byte	22,8,229,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17306
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON4',0,8,234,9,3
	.word	34319
	.byte	22,8,237,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17541
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON5',0,8,242,9,3
	.word	34384
	.byte	22,8,245,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17669
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON6',0,8,250,9,3
	.word	34449
	.byte	22,8,253,9,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17769
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON7',0,8,130,10,3
	.word	34514
	.byte	22,8,133,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17869
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON8',0,8,138,10,3
	.word	34579
	.byte	22,8,141,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17969
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_CHIPID',0,8,146,10,3
	.word	34644
	.byte	22,8,149,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18177
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_DTSCON',0,8,154,10,3
	.word	34708
	.byte	22,8,157,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18342
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_DTSLIM',0,8,162,10,3
	.word	34772
	.byte	22,8,165,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18525
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_DTSSTAT',0,8,170,10,3
	.word	34836
	.byte	22,8,173,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18679
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EICR',0,8,178,10,3
	.word	34901
	.byte	22,8,181,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19043
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EIFR',0,8,186,10,3
	.word	34963
	.byte	22,8,189,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19254
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EMSR',0,8,194,10,3
	.word	35025
	.byte	22,8,197,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19506
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_ESRCFG',0,8,202,10,3
	.word	35087
	.byte	22,8,205,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19624
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_ESROCFG',0,8,210,10,3
	.word	35151
	.byte	22,8,213,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19735
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVR13CON',0,8,218,10,3
	.word	35216
	.byte	22,8,221,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19898
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVR33CON',0,8,226,10,3
	.word	35282
	.byte	22,8,229,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20061
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRADCSTAT',0,8,234,10,3
	.word	35348
	.byte	22,8,237,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20219
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRDVSTAT',0,8,242,10,3
	.word	35416
	.byte	22,8,245,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20384
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRMONCTRL',0,8,250,10,3
	.word	35483
	.byte	22,8,253,10,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20752
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVROVMON',0,8,130,11,3
	.word	35551
	.byte	22,8,133,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20931
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRRSTCON',0,8,138,11,3
	.word	35617
	.byte	22,8,141,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21196
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,8,146,11,3
	.word	35684
	.byte	22,8,149,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21349
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,8,154,11,3
	.word	35753
	.byte	22,8,157,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21505
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,8,162,11,3
	.word	35822
	.byte	22,8,165,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21667
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,8,170,11,3
	.word	35891
	.byte	22,8,173,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21810
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,8,178,11,3
	.word	35960
	.byte	22,8,181,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21975
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,8,186,11,3
	.word	36029
	.byte	22,8,189,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22120
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCTRL1',0,8,194,11,3
	.word	36098
	.byte	22,8,197,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22301
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCTRL2',0,8,202,11,3
	.word	36166
	.byte	22,8,205,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22475
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCTRL3',0,8,210,11,3
	.word	36234
	.byte	22,8,213,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22635
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCTRL4',0,8,218,11,3
	.word	36302
	.byte	22,8,221,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22779
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRSTAT',0,8,226,11,3
	.word	36370
	.byte	22,8,229,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23053
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRTRIM',0,8,234,11,3
	.word	36435
	.byte	22,8,237,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23208
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EVRUVMON',0,8,242,11,3
	.word	36500
	.byte	22,8,245,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23387
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_EXTCON',0,8,250,11,3
	.word	36566
	.byte	22,8,253,11,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23605
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_FDR',0,8,130,12,3
	.word	36630
	.byte	22,8,133,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23768
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_FMR',0,8,138,12,3
	.word	36691
	.byte	22,8,141,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24104
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_ID',0,8,146,12,3
	.word	36752
	.byte	22,8,149,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24211
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_IGCR',0,8,154,12,3
	.word	36812
	.byte	22,8,157,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24663
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_IN',0,8,162,12,3
	.word	36874
	.byte	22,8,165,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24762
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_IOCR',0,8,170,12,3
	.word	36934
	.byte	22,8,173,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24912
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_LBISTCTRL0',0,8,178,12,3
	.word	36996
	.byte	22,8,181,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25061
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_LBISTCTRL1',0,8,186,12,3
	.word	37064
	.byte	22,8,189,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25222
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_LBISTCTRL2',0,8,194,12,3
	.word	37132
	.byte	22,8,197,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25352
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_LCLCON',0,8,202,12,3
	.word	37200
	.byte	22,8,205,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25484
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_LCLTEST',0,8,210,12,3
	.word	37264
	.byte	22,8,213,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25599
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_MANID',0,8,218,12,3
	.word	37329
	.byte	22,8,221,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25710
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_OMR',0,8,226,12,3
	.word	37392
	.byte	22,8,229,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25868
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_OSCCON',0,8,234,12,3
	.word	37453
	.byte	22,8,237,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26280
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_OUT',0,8,242,12,3
	.word	37517
	.byte	22,8,245,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26381
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_OVCCON',0,8,250,12,3
	.word	37578
	.byte	22,8,253,12,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26648
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_OVCENABLE',0,8,130,13,3
	.word	37642
	.byte	22,8,133,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26784
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PDISC',0,8,138,13,3
	.word	37709
	.byte	22,8,141,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26895
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PDR',0,8,146,13,3
	.word	37772
	.byte	22,8,149,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27028
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PDRR',0,8,154,13,3
	.word	37833
	.byte	22,8,157,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27231
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PLLCON0',0,8,162,13,3
	.word	37895
	.byte	22,8,165,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27587
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PLLCON1',0,8,170,13,3
	.word	37960
	.byte	22,8,173,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27765
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PLLCON2',0,8,178,13,3
	.word	38025
	.byte	22,8,181,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27865
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PLLERAYCON0',0,8,186,13,3
	.word	38090
	.byte	22,8,189,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28235
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PLLERAYCON1',0,8,194,13,3
	.word	38159
	.byte	22,8,197,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28421
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PLLERAYSTAT',0,8,202,13,3
	.word	38228
	.byte	22,8,205,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28619
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PLLSTAT',0,8,210,13,3
	.word	38297
	.byte	22,8,213,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28852
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PMCSR',0,8,218,13,3
	.word	38362
	.byte	22,8,221,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29004
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PMSWCR0',0,8,226,13,3
	.word	38425
	.byte	22,8,229,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29552
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PMSWCR1',0,8,234,13,3
	.word	38490
	.byte	22,8,237,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29797
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PMSWSTAT',0,8,242,13,3
	.word	38555
	.byte	22,8,245,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30258
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_PMSWSTATCLR',0,8,250,13,3
	.word	38621
	.byte	22,8,253,13,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30737
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_RSTCON',0,8,130,14,3
	.word	38690
	.byte	22,8,133,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30528
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_RSTCON2',0,8,138,14,3
	.word	38754
	.byte	22,8,141,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30948
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_RSTSTAT',0,8,146,14,3
	.word	38819
	.byte	22,8,149,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31380
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_SAFECON',0,8,154,14,3
	.word	38884
	.byte	22,8,157,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31476
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_STSTAT',0,8,162,14,3
	.word	38949
	.byte	22,8,165,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31742
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_SWRSTCON',0,8,170,14,3
	.word	39013
	.byte	22,8,173,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31867
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_SYSCON',0,8,178,14,3
	.word	39079
	.byte	22,8,181,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32064
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_TRAPCLR',0,8,186,14,3
	.word	39143
	.byte	22,8,189,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32217
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_TRAPDIS',0,8,194,14,3
	.word	39208
	.byte	22,8,197,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32370
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_TRAPSET',0,8,202,14,3
	.word	39273
	.byte	22,8,205,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32523
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_TRAPSTAT',0,8,210,14,3
	.word	39338
	.byte	22,8,213,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32678
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_WDTCPU_CON0',0,8,218,14,3
	.word	39404
	.byte	22,8,221,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32808
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_WDTCPU_CON1',0,8,226,14,3
	.word	39473
	.byte	22,8,229,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33046
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_WDTCPU_SR',0,8,234,14,3
	.word	39542
	.byte	22,8,237,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33269
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_WDTS_CON0',0,8,242,14,3
	.word	39609
	.byte	22,8,245,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33395
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_WDTS_CON1',0,8,250,14,3
	.word	39676
	.byte	22,8,253,14,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33647
	.byte	4,2,35,0,0,19
	.byte	'Ifx_SCU_WDTS_SR',0,8,130,15,3
	.word	39743
	.byte	13
	.byte	'_Ifx_SCU_WDTCPU',0,8,141,15,25,12,14
	.byte	'CON0',0
	.word	39404
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	39473
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	39542
	.byte	4,2,35,8,0,5
	.word	39808
	.byte	19
	.byte	'Ifx_SCU_WDTCPU',0,8,146,15,3
	.word	39871
	.byte	13
	.byte	'_Ifx_SCU_WDTS',0,8,149,15,25,12,14
	.byte	'CON0',0
	.word	39609
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	39676
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	39743
	.byte	4,2,35,8,0,5
	.word	39900
	.byte	19
	.byte	'Ifx_SCU_WDTS',0,8,154,15,3
	.word	39961
	.byte	13
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,9,45,16,4,21
	.byte	'EN0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'EN1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'EN2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'EN3',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'EN4',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'EN5',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'EN6',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'EN7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'EN8',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'EN9',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'EN10',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'EN11',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'EN12',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'EN13',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'EN14',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'EN15',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'EN16',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'EN17',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'EN18',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'EN19',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'EN20',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'EN21',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'EN22',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'EN23',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'EN24',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'EN25',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'EN26',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'EN27',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'EN28',0,1
	.word	308
	.byte	1,3,2,35,3,21
	.byte	'EN29',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'EN30',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'EN31',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,9,79,3
	.word	39988
	.byte	13
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,9,82,16,4,21
	.byte	'reserved_0',0,4
	.word	1471
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,9,85,3
	.word	40549
	.byte	13
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,9,88,16,4,21
	.byte	'SEL',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'reserved_6',0,1
	.word	308
	.byte	2,0,2,35,0,21
	.byte	'CLR',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'DIS',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,4
	.word	1471
	.byte	22,0,2,35,0,0,19
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,9,95,3
	.word	40630
	.byte	13
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,9,98,16,4,21
	.byte	'VLD0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'VLD1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'VLD2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'VLD3',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'VLD4',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'VLD5',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'VLD6',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'VLD7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'VLD8',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'VLD9',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,4
	.word	1471
	.byte	22,0,2,35,0,0,19
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,9,111,3
	.word	40783
	.byte	13
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,9,114,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	5,3,2,35,0,21
	.byte	'ADDR',0,4
	.word	1471
	.byte	19,8,2,35,0,21
	.byte	'ERR',0,1
	.word	308
	.byte	6,2,2,35,3,21
	.byte	'VLD',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'CLR',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,9,121,3
	.word	41031
	.byte	13
	.byte	'_Ifx_FLASH_COMM0_Bits',0,9,124,16,4,21
	.byte	'STATUS',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'reserved_8',0,4
	.word	1471
	.byte	24,0,2,35,0,0,19
	.byte	'Ifx_FLASH_COMM0_Bits',0,9,128,1,3
	.word	41177
	.byte	13
	.byte	'_Ifx_FLASH_COMM1_Bits',0,9,131,1,16,4,21
	.byte	'STATUS',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'DATA',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_FLASH_COMM1_Bits',0,9,136,1,3
	.word	41275
	.byte	13
	.byte	'_Ifx_FLASH_COMM2_Bits',0,9,139,1,16,4,21
	.byte	'STATUS',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'DATA',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_FLASH_COMM2_Bits',0,9,144,1,3
	.word	41391
	.byte	13
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,9,147,1,16,4,21
	.byte	'RCODE',0,4
	.word	1471
	.byte	22,10,2,35,0,21
	.byte	'reserved_22',0,2
	.word	510
	.byte	8,2,2,35,2,21
	.byte	'EDCERRINJ',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'ECCORDIS',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_ECCRD_Bits',0,9,153,1,3
	.word	41507
	.byte	13
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,9,156,1,16,4,21
	.byte	'RCODE',0,4
	.word	1471
	.byte	22,10,2,35,0,21
	.byte	'reserved_22',0,2
	.word	510
	.byte	8,2,2,35,2,21
	.byte	'EDCERRINJ',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'ECCORDIS',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_ECCRP_Bits',0,9,162,1,3
	.word	41647
	.byte	13
	.byte	'_Ifx_FLASH_ECCW_Bits',0,9,165,1,16,4,21
	.byte	'WCODE',0,4
	.word	1471
	.byte	22,10,2,35,0,21
	.byte	'reserved_22',0,2
	.word	510
	.byte	8,2,2,35,2,21
	.byte	'DECENCDIS',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'PECENCDIS',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_ECCW_Bits',0,9,171,1,3
	.word	41787
	.byte	13
	.byte	'_Ifx_FLASH_FCON_Bits',0,9,174,1,16,4,21
	.byte	'WSPFLASH',0,1
	.word	308
	.byte	4,4,2,35,0,21
	.byte	'WSECPF',0,1
	.word	308
	.byte	2,2,2,35,0,21
	.byte	'WSDFLASH',0,2
	.word	510
	.byte	6,4,2,35,0,21
	.byte	'WSECDF',0,1
	.word	308
	.byte	3,1,2,35,1,21
	.byte	'IDLE',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'ESLDIS',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'SLEEP',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'NSAFECC',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'STALL',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'RES21',0,1
	.word	308
	.byte	2,2,2,35,2,21
	.byte	'RES23',0,1
	.word	308
	.byte	2,0,2,35,2,21
	.byte	'VOPERM',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'SQERM',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'PROERM',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	308
	.byte	3,2,2,35,3,21
	.byte	'PR5V',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'EOBM',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_FCON_Bits',0,9,193,1,3
	.word	41926
	.byte	13
	.byte	'_Ifx_FLASH_FPRO_Bits',0,9,196,1,16,4,21
	.byte	'PROINP',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'PRODISP',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'PROIND',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'PRODISD',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'PROINHSMCOTP',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'RES5',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'PROINOTP',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'RES7',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'PROINDBG',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'PRODISDBG',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'PROINHSM',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'reserved_11',0,1
	.word	308
	.byte	5,0,2,35,1,21
	.byte	'DCFP',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'DDFP',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'DDFPX',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'DDFD',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'ENPE',0,1
	.word	308
	.byte	2,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	308
	.byte	8,0,2,35,3,0,19
	.byte	'Ifx_FLASH_FPRO_Bits',0,9,218,1,3
	.word	42288
	.byte	13
	.byte	'_Ifx_FLASH_FSR_Bits',0,9,221,1,16,4,21
	.byte	'FABUSY',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'D0BUSY',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'D1BUSY',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'P0BUSY',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'P1BUSY',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'RES5',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'RES6',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'PROG',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'ERASE',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'PFPAGE',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'DFPAGE',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'OPER',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'SQER',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'PROER',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'PFSBER',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'PFDBER',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'PFMBER',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'RES17',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'DFSBER',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'DFDBER',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'DFTBER',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'DFMBER',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'SRIADDERR',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'reserved_23',0,2
	.word	510
	.byte	2,7,2,35,2,21
	.byte	'PVER',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'EVER',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'SPND',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'SLM',0,1
	.word	308
	.byte	1,3,2,35,3,21
	.byte	'reserved_29',0,1
	.word	308
	.byte	1,2,2,35,3,21
	.byte	'ORIER',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_FSR_Bits',0,9,254,1,3
	.word	42729
	.byte	13
	.byte	'_Ifx_FLASH_HSMFCON_Bits',0,9,129,2,16,4,21
	.byte	'LCKHSMUCB',0,1
	.word	308
	.byte	2,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	1471
	.byte	22,8,2,35,0,21
	.byte	'VOPERM',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'SQERM',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'reserved_26',0,1
	.word	308
	.byte	5,1,2,35,3,21
	.byte	'EOBM',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_HSMFCON_Bits',0,9,137,2,3
	.word	43337
	.byte	13
	.byte	'_Ifx_FLASH_HSMFSR_Bits',0,9,140,2,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	2,6,2,35,0,21
	.byte	'D1BUSY',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	308
	.byte	4,1,2,35,0,21
	.byte	'PROG',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'ERASE',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'DFPAGE',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'OPER',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'SQER',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'reserved_13',0,4
	.word	1471
	.byte	12,7,2,35,0,21
	.byte	'PVER',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'EVER',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'SPND',0,1
	.word	308
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	308
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_FLASH_HSMFSR_Bits',0,9,156,2,3
	.word	43517
	.byte	13
	.byte	'_Ifx_FLASH_HSMMARD_Bits',0,9,159,2,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'SELD1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'SPND',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'SPNDERR',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,4
	.word	1471
	.byte	27,0,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMMARD_Bits',0,9,167,2,3
	.word	43839
	.byte	13
	.byte	'_Ifx_FLASH_HSMRRAD_Bits',0,9,170,2,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	3,5,2,35,0,21
	.byte	'ADD',0,4
	.word	1471
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMRRAD_Bits',0,9,174,2,3
	.word	44020
	.byte	13
	.byte	'_Ifx_FLASH_HSMRRCT_Bits',0,9,177,2,16,4,21
	.byte	'STRT',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'STP',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'BUSY',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'DONE',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'ERR',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,1
	.word	308
	.byte	3,0,2,35,0,21
	.byte	'EOBM',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,1
	.word	308
	.byte	7,0,2,35,1,21
	.byte	'CNT',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_FLASH_HSMRRCT_Bits',0,9,188,2,3
	.word	44120
	.byte	13
	.byte	'_Ifx_FLASH_HSMRRD0_Bits',0,9,191,2,16,4,21
	.byte	'DATA',0,4
	.word	1471
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMRRD0_Bits',0,9,194,2,3
	.word	44336
	.byte	13
	.byte	'_Ifx_FLASH_HSMRRD1_Bits',0,9,197,2,16,4,21
	.byte	'DATA',0,4
	.word	1471
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMRRD1_Bits',0,9,200,2,3
	.word	44415
	.byte	13
	.byte	'_Ifx_FLASH_ID_Bits',0,9,203,2,16,4,21
	.byte	'MOD_REV',0,1
	.word	308
	.byte	8,0,2,35,0,21
	.byte	'MOD_TYPE',0,1
	.word	308
	.byte	8,0,2,35,1,21
	.byte	'MODNUMBER',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_FLASH_ID_Bits',0,9,208,2,3
	.word	44494
	.byte	13
	.byte	'_Ifx_FLASH_MARD_Bits',0,9,211,2,16,4,21
	.byte	'HMARGIN',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'SELD0',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'SPND',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'SPNDERR',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,2
	.word	510
	.byte	10,1,2,35,0,21
	.byte	'TRAPDIS',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_FLASH_MARD_Bits',0,9,221,2,3
	.word	44607
	.byte	13
	.byte	'_Ifx_FLASH_MARP_Bits',0,9,224,2,16,4,21
	.byte	'SELP0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'SELP1',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'RES2',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'RES3',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,2
	.word	510
	.byte	11,1,2,35,0,21
	.byte	'TRAPDIS',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_FLASH_MARP_Bits',0,9,233,2,3
	.word	44821
	.byte	13
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,9,236,2,16,4,21
	.byte	'L',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'NSAFECC',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'RAMIN',0,1
	.word	308
	.byte	2,4,2,35,0,21
	.byte	'RAMINSEL',0,1
	.word	308
	.byte	4,0,2,35,0,21
	.byte	'OSCCFG',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'MODE',0,1
	.word	308
	.byte	2,5,2,35,1,21
	.byte	'APREN',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'CAP0EN',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'CAP1EN',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'CAP2EN',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'CAP3EN',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'ESR0CNT',0,2
	.word	510
	.byte	12,4,2,35,2,21
	.byte	'RES29',0,1
	.word	308
	.byte	2,2,2,35,3,21
	.byte	'RES30',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'RPRO',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_PROCOND_Bits',0,9,253,2,3
	.word	45008
	.byte	13
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,9,128,3,16,4,21
	.byte	'OCDSDIS',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'DBGIFLCK',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'EDM',0,1
	.word	308
	.byte	2,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	1471
	.byte	28,0,2,35,0,0,19
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,9,134,3,3
	.word	45332
	.byte	13
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,9,137,3,16,4,21
	.byte	'HSMDBGDIS',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'DBGIFLCK',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'TSTIFLCK',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'HSMTSTDIS',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'RES15',0,2
	.word	510
	.byte	12,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,9,145,3,3
	.word	45475
	.byte	13
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,9,148,3,16,4,21
	.byte	'HSMBOOTEN',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'SSWWAIT',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'HSMDX',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'HSM6X',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'HSM16X',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'HSM17X',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'S6ROM',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'HSMENPINS',0,2
	.word	510
	.byte	2,7,2,35,0,21
	.byte	'HSMENRES',0,1
	.word	308
	.byte	2,5,2,35,1,21
	.byte	'DESTDBG',0,1
	.word	308
	.byte	2,3,2,35,1,21
	.byte	'BLKFLAN',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'reserved_14',0,1
	.word	308
	.byte	2,0,2,35,1,21
	.byte	'S16ROM',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'S17ROM',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'reserved_18',0,2
	.word	510
	.byte	14,0,2,35,2,0,19
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,9,165,3,3
	.word	45664
	.byte	13
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,9,168,3,16,4,21
	.byte	'S0ROM',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'S1ROM',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'S2ROM',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'S3ROM',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'S4ROM',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'S5ROM',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'S6ROM',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'S7ROM',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'S8ROM',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'S9ROM',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'S10ROM',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'S11ROM',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'S12ROM',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'S13ROM',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'S14ROM',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'S15ROM',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'S16ROM',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'S17ROM',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'S18ROM',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'S19ROM',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'S20ROM',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'S21ROM',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'S22ROM',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'S23ROM',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'S24ROM',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'S25ROM',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'S26ROM',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	308
	.byte	2,3,2,35,3,21
	.byte	'BML',0,1
	.word	308
	.byte	2,1,2,35,3,21
	.byte	'TP',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,9,200,3,3
	.word	46027
	.byte	13
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,9,203,3,16,4,21
	.byte	'S0L',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'S1L',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'S2L',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'S3L',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'S4L',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'S5L',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'S6L',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'S7L',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'S8L',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'S9L',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'S10L',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'S11L',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'S12L',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'S13L',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'S14L',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'S15L',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'S16L',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'S17L',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'S18L',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'S19L',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'S20L',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'S21L',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'S22L',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'S23L',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'S24L',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'S25L',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'S26L',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	308
	.byte	4,1,2,35,3,21
	.byte	'RPRO',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_PROCONP_Bits',0,9,234,3,3
	.word	46622
	.byte	13
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,9,237,3,16,4,21
	.byte	'S0WOP',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'S1WOP',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'S2WOP',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'S3WOP',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'S4WOP',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'S5WOP',0,1
	.word	308
	.byte	1,2,2,35,0,21
	.byte	'S6WOP',0,1
	.word	308
	.byte	1,1,2,35,0,21
	.byte	'S7WOP',0,1
	.word	308
	.byte	1,0,2,35,0,21
	.byte	'S8WOP',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'S9WOP',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'S10WOP',0,1
	.word	308
	.byte	1,5,2,35,1,21
	.byte	'S11WOP',0,1
	.word	308
	.byte	1,4,2,35,1,21
	.byte	'S12WOP',0,1
	.word	308
	.byte	1,3,2,35,1,21
	.byte	'S13WOP',0,1
	.word	308
	.byte	1,2,2,35,1,21
	.byte	'S14WOP',0,1
	.word	308
	.byte	1,1,2,35,1,21
	.byte	'S15WOP',0,1
	.word	308
	.byte	1,0,2,35,1,21
	.byte	'S16WOP',0,1
	.word	308
	.byte	1,7,2,35,2,21
	.byte	'S17WOP',0,1
	.word	308
	.byte	1,6,2,35,2,21
	.byte	'S18WOP',0,1
	.word	308
	.byte	1,5,2,35,2,21
	.byte	'S19WOP',0,1
	.word	308
	.byte	1,4,2,35,2,21
	.byte	'S20WOP',0,1
	.word	308
	.byte	1,3,2,35,2,21
	.byte	'S21WOP',0,1
	.word	308
	.byte	1,2,2,35,2,21
	.byte	'S22WOP',0,1
	.word	308
	.byte	1,1,2,35,2,21
	.byte	'S23WOP',0,1
	.word	308
	.byte	1,0,2,35,2,21
	.byte	'S24WOP',0,1
	.word	308
	.byte	1,7,2,35,3,21
	.byte	'S25WOP',0,1
	.word	308
	.byte	1,6,2,35,3,21
	.byte	'S26WOP',0,1
	.word	308
	.byte	1,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	308
	.byte	4,1,2,35,3,21
	.byte	'DATM',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,9,140,4,3
	.word	47146
	.byte	13
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,9,143,4,16,4,21
	.byte	'TAG',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'reserved_6',0,4
	.word	1471
	.byte	26,0,2,35,0,0,19
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,9,147,4,3
	.word	47728
	.byte	13
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,9,150,4,16,4,21
	.byte	'TAG',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'reserved_6',0,4
	.word	1471
	.byte	26,0,2,35,0,0,19
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,9,154,4,3
	.word	47830
	.byte	13
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,9,157,4,16,4,21
	.byte	'TAG',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'reserved_6',0,4
	.word	1471
	.byte	26,0,2,35,0,0,19
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,9,161,4,3
	.word	47932
	.byte	13
	.byte	'_Ifx_FLASH_RRAD_Bits',0,9,164,4,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	3,5,2,35,0,21
	.byte	'ADD',0,4
	.word	1471
	.byte	29,0,2,35,0,0,19
	.byte	'Ifx_FLASH_RRAD_Bits',0,9,168,4,3
	.word	48034
	.byte	13
	.byte	'_Ifx_FLASH_RRCT_Bits',0,9,171,4,16,4,21
	.byte	'STRT',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'STP',0,1
	.word	308
	.byte	1,6,2,35,0,21
	.byte	'BUSY',0,1
	.word	308
	.byte	1,5,2,35,0,21
	.byte	'DONE',0,1
	.word	308
	.byte	1,4,2,35,0,21
	.byte	'ERR',0,1
	.word	308
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,1
	.word	308
	.byte	3,0,2,35,0,21
	.byte	'EOBM',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,1
	.word	308
	.byte	7,0,2,35,1,21
	.byte	'CNT',0,2
	.word	510
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_FLASH_RRCT_Bits',0,9,182,4,3
	.word	48128
	.byte	13
	.byte	'_Ifx_FLASH_RRD0_Bits',0,9,185,4,16,4,21
	.byte	'DATA',0,4
	.word	1471
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_FLASH_RRD0_Bits',0,9,188,4,3
	.word	48338
	.byte	13
	.byte	'_Ifx_FLASH_RRD1_Bits',0,9,191,4,16,4,21
	.byte	'DATA',0,4
	.word	1471
	.byte	32,0,2,35,0,0,19
	.byte	'Ifx_FLASH_RRD1_Bits',0,9,194,4,3
	.word	48411
	.byte	13
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,9,197,4,16,4,21
	.byte	'SEL',0,1
	.word	308
	.byte	6,2,2,35,0,21
	.byte	'reserved_6',0,1
	.word	308
	.byte	2,0,2,35,0,21
	.byte	'CLR',0,1
	.word	308
	.byte	1,7,2,35,1,21
	.byte	'DIS',0,1
	.word	308
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,4
	.word	1471
	.byte	22,0,2,35,0,0,19
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,9,204,4,3
	.word	48484
	.byte	13
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,9,207,4,16,4,21
	.byte	'VLD0',0,1
	.word	308
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,4
	.word	1471
	.byte	31,0,2,35,0,0,19
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,9,211,4,3
	.word	48639
	.byte	13
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,9,214,4,16,4,21
	.byte	'reserved_0',0,1
	.word	308
	.byte	5,3,2,35,0,21
	.byte	'ADDR',0,4
	.word	1471
	.byte	19,8,2,35,0,21
	.byte	'ERR',0,1
	.word	308
	.byte	6,2,2,35,3,21
	.byte	'VLD',0,1
	.word	308
	.byte	1,1,2,35,3,21
	.byte	'CLR',0,1
	.word	308
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,9,221,4,3
	.word	48744
	.byte	22,9,229,4,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39988
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_ACCEN0',0,9,234,4,3
	.word	48892
	.byte	22,9,237,4,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40549
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_ACCEN1',0,9,242,4,3
	.word	48958
	.byte	22,9,245,4,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40630
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_CBAB_CFG',0,9,250,4,3
	.word	49024
	.byte	22,9,253,4,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40783
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_CBAB_STAT',0,9,130,5,3
	.word	49092
	.byte	22,9,133,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41031
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_CBAB_TOP',0,9,138,5,3
	.word	49161
	.byte	22,9,141,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41177
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_COMM0',0,9,146,5,3
	.word	49229
	.byte	22,9,149,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41275
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_COMM1',0,9,154,5,3
	.word	49294
	.byte	22,9,157,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41391
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_COMM2',0,9,162,5,3
	.word	49359
	.byte	22,9,165,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41507
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_ECCRD',0,9,170,5,3
	.word	49424
	.byte	22,9,173,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41647
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_ECCRP',0,9,178,5,3
	.word	49489
	.byte	22,9,181,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41787
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_ECCW',0,9,186,5,3
	.word	49554
	.byte	22,9,189,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41926
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_FCON',0,9,194,5,3
	.word	49618
	.byte	22,9,197,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42288
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_FPRO',0,9,202,5,3
	.word	49682
	.byte	22,9,205,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42729
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_FSR',0,9,210,5,3
	.word	49746
	.byte	22,9,213,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43337
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMFCON',0,9,218,5,3
	.word	49809
	.byte	22,9,221,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43517
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMFSR',0,9,226,5,3
	.word	49876
	.byte	22,9,229,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43839
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMMARD',0,9,234,5,3
	.word	49942
	.byte	22,9,237,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44020
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMRRAD',0,9,242,5,3
	.word	50009
	.byte	22,9,245,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44120
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMRRCT',0,9,250,5,3
	.word	50076
	.byte	22,9,253,5,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44336
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMRRD0',0,9,130,6,3
	.word	50143
	.byte	22,9,133,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44415
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_HSMRRD1',0,9,138,6,3
	.word	50210
	.byte	22,9,141,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44494
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_ID',0,9,146,6,3
	.word	50277
	.byte	22,9,149,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44607
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_MARD',0,9,154,6,3
	.word	50339
	.byte	22,9,157,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44821
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_MARP',0,9,162,6,3
	.word	50403
	.byte	22,9,165,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45008
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_PROCOND',0,9,170,6,3
	.word	50467
	.byte	22,9,173,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45332
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_PROCONDBG',0,9,178,6,3
	.word	50534
	.byte	22,9,181,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45475
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_PROCONHSM',0,9,186,6,3
	.word	50603
	.byte	22,9,189,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45664
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,9,194,6,3
	.word	50672
	.byte	22,9,197,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46027
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_PROCONOTP',0,9,202,6,3
	.word	50745
	.byte	22,9,205,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46622
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_PROCONP',0,9,210,6,3
	.word	50814
	.byte	22,9,213,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47146
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_PROCONWOP',0,9,218,6,3
	.word	50881
	.byte	22,9,221,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47728
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_RDB_CFG0',0,9,226,6,3
	.word	50950
	.byte	22,9,229,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47830
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_RDB_CFG1',0,9,234,6,3
	.word	51018
	.byte	22,9,237,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47932
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_RDB_CFG2',0,9,242,6,3
	.word	51086
	.byte	22,9,245,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48034
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_RRAD',0,9,250,6,3
	.word	51154
	.byte	22,9,253,6,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48128
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_RRCT',0,9,130,7,3
	.word	51218
	.byte	22,9,133,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48338
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_RRD0',0,9,138,7,3
	.word	51282
	.byte	22,9,141,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48411
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_RRD1',0,9,146,7,3
	.word	51346
	.byte	22,9,149,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48484
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_UBAB_CFG',0,9,154,7,3
	.word	51410
	.byte	22,9,157,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48639
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_UBAB_STAT',0,9,162,7,3
	.word	51478
	.byte	22,9,165,7,9,4,14
	.byte	'U',0
	.word	1471
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	198
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48744
	.byte	4,2,35,0,0,19
	.byte	'Ifx_FLASH_UBAB_TOP',0,9,170,7,3
	.word	51547
	.byte	13
	.byte	'_Ifx_FLASH_CBAB',0,9,181,7,25,12,14
	.byte	'CFG',0
	.word	49024
	.byte	4,2,35,0,14
	.byte	'STAT',0
	.word	49092
	.byte	4,2,35,4,14
	.byte	'TOP',0
	.word	49161
	.byte	4,2,35,8,0,5
	.word	51615
	.byte	19
	.byte	'Ifx_FLASH_CBAB',0,9,186,7,3
	.word	51678
	.byte	13
	.byte	'_Ifx_FLASH_RDB',0,9,189,7,25,12,14
	.byte	'CFG0',0
	.word	50950
	.byte	4,2,35,0,14
	.byte	'CFG1',0
	.word	51018
	.byte	4,2,35,4,14
	.byte	'CFG2',0
	.word	51086
	.byte	4,2,35,8,0,5
	.word	51707
	.byte	19
	.byte	'Ifx_FLASH_RDB',0,9,194,7,3
	.word	51771
	.byte	13
	.byte	'_Ifx_FLASH_UBAB',0,9,197,7,25,12,14
	.byte	'CFG',0
	.word	51410
	.byte	4,2,35,0,14
	.byte	'STAT',0
	.word	51478
	.byte	4,2,35,4,14
	.byte	'TOP',0
	.word	51547
	.byte	4,2,35,8,0,5
	.word	51799
	.byte	19
	.byte	'Ifx_FLASH_UBAB',0,9,202,7,3
	.word	51862
	.byte	19
	.byte	'EcuM_ConfigType',0,4,163,1,2
	.word	824
	.byte	25
	.word	824
	.byte	26,0,10
	.word	51916
	.byte	27
	.byte	'EcuM_ConfigAlternative',0,4,178,1,41
	.word	51923
	.byte	1,1,19
	.byte	'_iob_flag_t',0,10,82,25
	.word	510
	.byte	19
	.byte	'Mcal_CoreInit_t',0,5,138,2,2
	.word	1210
	.byte	17,5,142,2,9,32,14
	.byte	'stadabm',0
	.word	325
	.byte	4,2,35,0,14
	.byte	'bmi',0
	.word	510
	.byte	2,2,35,4,14
	.byte	'bmhdid',0
	.word	510
	.byte	2,2,35,6,14
	.byte	'chkstart',0
	.word	325
	.byte	4,2,35,8,14
	.byte	'chkend',0
	.word	325
	.byte	4,2,35,12,14
	.byte	'crcrange',0
	.word	325
	.byte	4,2,35,16,14
	.byte	'crcrangeinv',0
	.word	325
	.byte	4,2,35,20,14
	.byte	'crchead',0
	.word	325
	.byte	4,2,35,24,14
	.byte	'crcheadinv',0
	.word	325
	.byte	4,2,35,28,0,19
	.byte	'BMD_HDR',0,5,153,2,2
	.word	52007
.L207:
	.byte	10
	.word	52007
	.byte	23,12
	.word	325
	.byte	24,2,0
.L208:
	.byte	5
	.word	52192
	.byte	27
	.byte	'_SMALL_DATA_',0,5,165,3,16
	.word	1446
	.byte	1,1,27
	.byte	'_SMALL_DATA_TC1',0,5,166,3,16
	.word	1446
	.byte	1,1,27
	.byte	'_SMALL_DATA_TC2',0,5,167,3,16
	.word	1446
	.byte	1,1,27
	.byte	'_LITERAL_DATA_',0,5,168,3,16
	.word	1446
	.byte	1,1,27
	.byte	'_LITERAL_DATA_TC1',0,5,169,3,16
	.word	1446
	.byte	1,1,27
	.byte	'_LITERAL_DATA_TC2',0,5,170,3,16
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ub_table',0,5,173,3,16
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_ustack_tc0',0,5,177,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_ustack_tc1',0,5,178,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_ustack_tc2',0,5,179,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_csa_tc0',0,5,182,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_csa_tc1',0,5,183,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_csa_tc2',0,5,184,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ub_csa_tc0',0,5,185,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ub_csa_tc1',0,5,186,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ub_csa_tc2',0,5,187,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_u_trap_tab_tc0',0,5,190,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_u_trap_tab_tc1',0,5,191,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_u_trap_tab_tc2',0,5,192,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_u_int_tab',0,5,194,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_istack_tc0',0,5,195,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_istack_tc1',0,5,196,3,22
	.word	1446
	.byte	1,1,27
	.byte	'_lc_ue_istack_tc2',0,5,197,3,22
	.word	1446
	.byte	1,1,23,120
	.word	1210
	.byte	24,2,0
.L209:
	.byte	10
	.word	52837
.L210:
	.byte	5
	.word	325
.L211:
	.byte	5
	.word	325
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L64:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,46,1,3,8,54,15,39,12,63,12
	.byte	60,12,0,0,4,5,0,73,19,0,0,5,53,0,73,19,0,0,6,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,7,46,0,3,8,54
	.byte	15,39,12,63,12,60,12,0,0,8,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,9,5,0,3,8,58,15,59,15
	.byte	57,15,73,19,0,0,10,38,0,73,19,0,0,11,19,0,3,8,58,15,59,15,57,15,60,12,0,0,12,15,0,73,19,0,0,13,19,1,3
	.byte	8,58,15,59,15,57,15,11,15,0,0,14,13,0,3,8,73,19,11,15,56,9,0,0,15,46,0,3,8,58,15,59,15,57,15,54,15,39
	.byte	12,63,12,60,12,0,0,16,21,0,54,15,39,12,0,0,17,19,1,58,15,59,15,57,15,11,15,0,0,18,46,0,3,8,58,15,59,15
	.byte	57,15,54,15,63,12,60,12,0,0,19,22,0,3,8,58,15,59,15,57,15,73,19,0,0,20,21,0,54,15,0,0,21,13,0,3,8,11,15
	.byte	73,19,13,15,12,15,56,9,0,0,22,23,1,58,15,59,15,57,15,11,15,0,0,23,1,1,11,15,73,19,0,0,24,33,0,47,15,0
	.byte	0,25,1,1,73,19,0,0,26,33,0,0,0,27,52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L65:
	.word	.L251-.L250
.L250:
	.half	3
	.word	.L253-.L252
.L252:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\inc',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\inc',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\inc',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC',0
	.byte	'R:\\TASKING\\TriCore v6.2r2\\ctc\\include\\',0,0
	.byte	'Mcal_TcLib.h',0,1,0,0
	.byte	'Mcal_WdgLib.h',0,1,0,0
	.byte	'EcuM.h',0,2,0,0
	.byte	'EcuM_Cfg.h',0,3,0,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0
	.byte	'Platform_Types.h',0,4,0,0
	.byte	'IfxCpu_regdef.h',0,5,0,0
	.byte	'IfxScu_regdef.h',0,5,0,0
	.byte	'IfxFlash_regdef.h',0,5,0,0
	.byte	'stdio.h',0,6,0,0,0
.L253:
.L251:
	.sdecl	'.debug_info',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_info'
.L66:
	.word	301
	.half	3
	.word	.L67
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L69,.L68
	.byte	2
	.word	.L62
	.byte	3
	.byte	'Mcal_SafeErrorHandler',0,1,221,15,6,1,1,1
	.word	.L61,.L160,.L60
	.byte	4
	.byte	'ErrorType',0,1,221,15,35
	.word	.L161,.L162
	.byte	5
	.word	.L61,.L160
	.byte	6
	.byte	'TimeOut',0,1,223,15,19
	.word	.L163,.L164
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_abbrev'
.L67:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_line'
.L68:
	.word	.L255-.L254
.L254:
	.half	3
	.word	.L257-.L256
.L256:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L257:
	.byte	5,13,7,0,5,2
	.word	.L61
	.byte	3,224,15,1,5,6,3,124,1,5,19,9
	.half	.L249-.L61
	.byte	3,8,1,5,30,1,5,5,9
	.half	.L36-.L249
	.byte	3,2,1,5,12,9
	.half	.L258-.L36
	.byte	1,5,9,9
	.half	.L259-.L258
	.byte	3,126,1,5,30,9
	.half	.L260-.L259
	.byte	1,5,3,7,9
	.half	.L261-.L260
	.byte	3,5,1,5,1,9
	.half	.L262-.L261
	.byte	3,2,1,7,9
	.half	.L71-.L262
	.byte	0,1,1
.L255:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_ranges'
.L69:
	.word	-1,.L70,0,.L71-.L70,0,0
	.sdecl	'.debug_info',debug,cluster('_Mcal_Start')
	.sect	'.debug_info'
.L72:
	.word	476
	.half	3
	.word	.L73
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L75,.L74
	.byte	2
	.word	.L62
	.byte	3
	.byte	'_Mcal_Start',0,1,204,7,6,1,1,1
	.word	.L40,.L165,.L39
	.byte	4
	.word	.L40,.L165
	.byte	5
	.byte	'CoreTable',0,1,209,7,27
	.word	.L166,.L167
	.byte	5
	.byte	'CoreNumber',0,1,219,7,9
	.word	.L168,.L169
	.byte	4
	.word	.L170,.L171
	.byte	5
	.byte	'PCXValue',0,1,254,7,14
	.word	.L172,.L173
	.byte	0,4
	.word	.L171,.L174
	.byte	5
	.byte	'loopCount',0,1,135,8,14
	.word	.L161,.L175
	.byte	5
	.byte	'x',0,1,136,8,14
	.word	.L161,.L176
	.byte	5
	.byte	'_csa_index',0,1,137,8,14
	.word	.L161,.L177
	.byte	5
	.byte	'_lcx_index',0,1,138,8,14
	.word	.L161,.L178
	.byte	5
	.byte	'_prev_csa',0,1,139,8,16
	.word	.L179,.L180
	.byte	0,4
	.word	.L181,.L7
	.byte	5
	.byte	'FconVal',0,1,156,10,12
	.word	.L161,.L182
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_Mcal_Start')
	.sect	'.debug_abbrev'
.L73:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_Mcal_Start')
	.sect	'.debug_line'
.L74:
	.word	.L264-.L263
.L263:
	.half	3
	.word	.L266-.L265
.L265:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L266:
	.byte	5,16,7,0,5,2
	.word	.L40
	.byte	3,221,7,1,5,30,9
	.half	.L212-.L40
	.byte	3,2,1,5,17,1,5,30,9
	.half	.L267-.L212
	.byte	1,5,6,9
	.half	.L213-.L267
	.byte	3,10,1,5,28,9
	.half	.L268-.L213
	.byte	3,7,1,5,47,9
	.half	.L269-.L268
	.byte	1,5,5,9
	.half	.L270-.L269
	.byte	3,1,1,5,24,9
	.half	.L170-.L270
	.byte	3,13,1,5,7,9
	.half	.L215-.L170
	.byte	3,1,1,5,14,9
	.half	.L271-.L215
	.byte	3,1,1,5,39,9
	.half	.L171-.L271
	.byte	3,24,1,5,17,9
	.half	.L272-.L171
	.byte	1,5,20,9
	.half	.L217-.L272
	.byte	3,5,1,5,36,9
	.half	.L273-.L217
	.byte	1,5,66,9
	.half	.L274-.L273
	.byte	1,5,72,9
	.half	.L219-.L274
	.byte	1,5,50,9
	.half	.L275-.L219
	.byte	3,1,1,5,57,9
	.half	.L276-.L275
	.byte	1,5,22,9
	.half	.L220-.L276
	.byte	3,3,1,5,20,1,5,13,9
	.half	.L277-.L220
	.byte	3,2,1,7,9
	.half	.L278-.L277
	.byte	1,5,34,9
	.half	.L3-.L278
	.byte	3,2,1,5,45,9
	.half	.L223-.L3
	.byte	1,5,52,9
	.half	.L224-.L223
	.byte	1,5,59,9
	.half	.L225-.L224
	.byte	1,5,22,3,2,1,5,13,3,124,1,5,32,7,9
	.half	.L4-.L225
	.byte	3,7,1,5,43,9
	.half	.L226-.L4
	.byte	1,5,50,9
	.half	.L227-.L226
	.byte	1,3,3,1,5,57,9
	.half	.L228-.L227
	.byte	3,125,1,5,69,9
	.half	.L279-.L228
	.byte	3,3,1,5,42,9
	.half	.L280-.L279
	.byte	3,1,1,5,49,9
	.half	.L281-.L280
	.byte	1,5,56,9
	.half	.L229-.L281
	.byte	1,5,7,9
	.half	.L221-.L229
	.byte	3,1,1,5,14,9
	.half	.L282-.L221
	.byte	3,1,1,5,7,9
	.half	.L283-.L282
	.byte	3,6,1,5,14,9
	.half	.L284-.L283
	.byte	3,1,1,5,16,9
	.half	.L174-.L284
	.byte	3,192,0,1,5,3,9
	.half	.L218-.L174
	.byte	3,4,1,9
	.half	.L285-.L218
	.byte	3,2,1,5,14,9
	.half	.L286-.L285
	.byte	3,2,1,5,3,9
	.half	.L287-.L286
	.byte	3,3,1,5,16,9
	.half	.L5-.L287
	.byte	3,3,1,5,57,9
	.half	.L288-.L5
	.byte	1,5,16,7,9
	.half	.L289-.L288
	.byte	3,7,1,5,5,9
	.half	.L290-.L289
	.byte	3,7,1,5,27,7,9
	.half	.L291-.L290
	.byte	3,2,1,5,24,9
	.half	.L292-.L291
	.byte	3,1,1,5,22,1,5,25,9
	.half	.L293-.L292
	.byte	3,1,1,5,22,9
	.half	.L6-.L293
	.byte	3,4,1,5,44,9
	.half	.L294-.L6
	.byte	1,5,42,1,5,3,9
	.half	.L295-.L294
	.byte	3,9,1,9
	.half	.L296-.L295
	.byte	3,9,1,9
	.half	.L297-.L296
	.byte	3,9,1,5,4,9
	.half	.L298-.L297
	.byte	3,9,1,9
	.half	.L299-.L298
	.byte	3,2,1,5,16,9
	.half	.L300-.L299
	.byte	3,17,1,5,30,9
	.half	.L301-.L300
	.byte	3,9,1,5,12,9
	.half	.L302-.L301
	.byte	1,5,5,9
	.half	.L303-.L302
	.byte	3,1,1,5,30,9
	.half	.L304-.L303
	.byte	3,2,1,5,12,9
	.half	.L305-.L304
	.byte	1,5,5,9
	.half	.L306-.L305
	.byte	3,1,1,5,3,9
	.half	.L307-.L306
	.byte	3,58,1,5,26,7,9
	.half	.L181-.L307
	.byte	3,3,1,5,13,9
	.half	.L308-.L181
	.byte	3,1,1,9
	.half	.L230-.L308
	.byte	3,1,1,5,18,3,1,1,5,19,9
	.half	.L309-.L230
	.byte	3,1,1,5,16,9
	.half	.L310-.L309
	.byte	3,1,1,5,35,9
	.half	.L7-.L310
	.byte	3,23,1,5,4,9
	.half	.L311-.L7
	.byte	3,46,1,5,23,7,9
	.half	.L312-.L311
	.byte	3,3,1,5,35,1,5,26,9
	.half	.L313-.L312
	.byte	1,5,23,9
	.half	.L314-.L313
	.byte	3,2,1,5,35,1,5,26,9
	.half	.L315-.L314
	.byte	1,5,47,9
	.half	.L316-.L315
	.byte	3,126,1,5,6,9
	.half	.L8-.L316
	.byte	3,10,1,5,30,9
	.half	.L317-.L8
	.byte	1,5,45,9
	.half	.L318-.L317
	.byte	1,5,43,9
	.half	.L319-.L318
	.byte	1,5,12,9
	.half	.L9-.L319
	.byte	3,4,1,5,20,9
	.half	.L214-.L9
	.byte	1,5,1,7,9
	.half	.L77-.L214
	.byte	3,2,0,1,1
.L264:
	.sdecl	'.debug_ranges',debug,cluster('_Mcal_Start')
	.sect	'.debug_ranges'
.L75:
	.word	-1,.L76,0,.L77-.L76,0,0
	.sdecl	'.debug_info',debug,cluster('_START')
	.sect	'.debug_info'
.L78:
	.word	241
	.half	3
	.word	.L79
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L81,.L80
	.byte	2
	.word	.L62
	.byte	3
	.byte	'_START',0,1,203,6,6,1,1,1
	.word	.L38,.L183,.L37
	.byte	4
	.word	.L38,.L183
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('_START')
	.sect	'.debug_abbrev'
.L79:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('_START')
	.sect	'.debug_line'
.L80:
	.word	.L321-.L320
.L320:
	.half	3
	.word	.L323-.L322
.L322:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L323:
	.byte	5,3,7,0,5,2
	.word	.L38
	.byte	3,204,6,1,5,1,9
	.half	.L324-.L38
	.byte	3,1,1,7,9
	.half	.L83-.L324
	.byte	0,1,1
.L321:
	.sdecl	'.debug_ranges',debug,cluster('_START')
	.sect	'.debug_ranges'
.L81:
	.word	-1,.L82,0,.L83-.L82,0,0
	.sdecl	'.debug_info',debug,cluster('_Exit')
	.sect	'.debug_info'
.L84:
	.word	240
	.half	3
	.word	.L85
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L87,.L86
	.byte	2
	.word	.L62
	.byte	3
	.byte	'_Exit',0,1,164,11,6,1,1,1
	.word	.L10,.L184,.L41
	.byte	4
	.word	.L10,.L184
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('_Exit')
	.sect	'.debug_abbrev'
.L85:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('_Exit')
	.sect	'.debug_line'
.L86:
	.word	.L326-.L325
.L325:
	.half	3
	.word	.L328-.L327
.L327:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L328:
	.byte	5,5,7,0,5,2
	.word	.L10
	.byte	3,167,11,1,5,10,9
	.half	.L329-.L10
	.byte	3,126,1,5,1,9
	.half	.L89-.L329
	.byte	3,4,0,1,1
.L326:
	.sdecl	'.debug_ranges',debug,cluster('_Exit')
	.sect	'.debug_ranges'
.L87:
	.word	-1,.L88,0,.L89-.L88,0,0
	.sdecl	'.debug_info',debug,cluster('_c_init')
	.sect	'.debug_info'
.L90:
	.word	423
	.half	3
	.word	.L91
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L93,.L92
	.byte	2
	.word	.L62
	.byte	3
	.byte	'_c_init',0,1,201,11,6,1,1,1
	.word	.L43,.L185,.L42
	.byte	4
	.byte	'CoreNumber',0,1,201,11,21
	.word	.L161,.L186
	.byte	4
	.byte	'Copytable',0,1,201,11,40
	.word	.L161,.L187
	.byte	5
	.word	.L43,.L185
	.byte	6
	.byte	'table',0,1,203,11,11
	.word	.L179,.L188
	.byte	6
	.byte	'type',0,1,205,11,10
	.word	.L161,.L189
	.byte	6
	.byte	'src',0,1,206,11,11
	.word	.L179,.L190
	.byte	6
	.byte	'dest',0,1,207,11,11
	.word	.L179,.L191
	.byte	6
	.byte	'lenb',0,1,208,11,10
	.word	.L161,.L192
	.byte	6
	.byte	'tempsrc',0,1,209,11,10
	.word	.L193,.L194
	.byte	6
	.byte	'tempdest',0,1,210,11,10
	.word	.L193,.L195
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('_c_init')
	.sect	'.debug_abbrev'
.L91:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('_c_init')
	.sect	'.debug_line'
.L92:
	.word	.L331-.L330
.L330:
	.half	3
	.word	.L333-.L332
.L332:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L333:
	.byte	5,9,7,0,5,2
	.word	.L43
	.byte	3,211,11,1,5,56,9
	.half	.L232-.L43
	.byte	3,11,1,5,55,9
	.half	.L334-.L232
	.byte	3,1,1,5,53,9
	.half	.L335-.L334
	.byte	3,10,1,9
	.half	.L231-.L335
	.byte	3,9,1,5,32,9
	.half	.L336-.L231
	.byte	3,21,1,3,79,1,5,22,9
	.half	.L13-.L336
	.byte	3,2,1,5,10,9
	.half	.L233-.L13
	.byte	1,5,21,9
	.half	.L235-.L233
	.byte	3,1,1,5,9,9
	.half	.L234-.L235
	.byte	1,5,12,9
	.half	.L237-.L234
	.byte	3,1,1,5,10,9
	.half	.L236-.L237
	.byte	3,3,1,5,21,7,9
	.half	.L337-.L236
	.byte	3,1,1,5,26,9
	.half	.L239-.L337
	.byte	1,5,11,9
	.half	.L240-.L239
	.byte	1,5,52,7,9
	.half	.L338-.L240
	.byte	3,1,1,5,9,7,9
	.half	.L14-.L338
	.byte	3,9,1,5,18,7,9
	.half	.L339-.L14
	.byte	3,1,1,5,23,9
	.half	.L241-.L339
	.byte	1,5,50,9
	.half	.L340-.L241
	.byte	1,5,9,7,9
	.half	.L17-.L340
	.byte	3,8,1,5,18,7,9
	.half	.L341-.L17
	.byte	3,1,1,5,23,9
	.half	.L242-.L341
	.byte	1,5,50,9
	.half	.L342-.L242
	.byte	1,5,5,7,9
	.half	.L19-.L342
	.byte	3,8,1,5,16,7,9
	.half	.L343-.L19
	.byte	3,3,1,5,13,9
	.half	.L243-.L343
	.byte	3,2,1,7,9
	.half	.L344-.L243
	.byte	1,9
	.half	.L23-.L344
	.byte	3,3,1,5,23,3,127,1,5,21,9
	.half	.L345-.L23
	.byte	1,5,13,3,126,1,5,5,7,9
	.half	.L21-.L345
	.byte	3,6,1,5,13,7,9
	.half	.L245-.L21
	.byte	3,4,1,7,9
	.half	.L346-.L245
	.byte	1,5,21,9
	.half	.L27-.L346
	.byte	3,2,1,5,13,3,126,1,5,12,7,9
	.half	.L11-.L27
	.byte	3,6,1,5,10,9
	.half	.L246-.L11
	.byte	3,71,1,5,25,7,9
	.half	.L347-.L246
	.byte	1,5,1,7,9
	.half	.L348-.L347
	.byte	3,59,1,7,9
	.half	.L95-.L348
	.byte	0,1,1
.L331:
	.sdecl	'.debug_ranges',debug,cluster('_c_init')
	.sect	'.debug_ranges'
.L93:
	.word	-1,.L94,0,.L95-.L94,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_info'
.L96:
	.word	254
	.half	3
	.word	.L97
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L99,.L98
	.byte	2
	.word	.L62
	.byte	3
	.byte	'Mcal_Core0Container',0,1,129,14,6,1,1,1
	.word	.L49,.L196,.L48
	.byte	4
	.word	.L49,.L196
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_abbrev'
.L97:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_line'
.L98:
	.word	.L350-.L349
.L349:
	.half	3
	.word	.L352-.L351
.L351:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L352:
	.byte	5,64,7,0,5,2
	.word	.L49
	.byte	3,142,14,1,5,34,9
	.half	.L353-.L49
	.byte	1,5,64,9
	.half	.L354-.L353
	.byte	1,5,38,9
	.half	.L355-.L354
	.byte	1,5,74,9
	.half	.L356-.L355
	.byte	1,5,18,7,9
	.half	.L357-.L356
	.byte	3,12,1,5,33,9
	.half	.L358-.L357
	.byte	3,6,1,5,5,9
	.half	.L359-.L358
	.byte	3,5,1,5,12,9
	.half	.L360-.L359
	.byte	1,5,1,7,9
	.half	.L101-.L360
	.byte	3,10,0,1,1
.L350:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_ranges'
.L99:
	.word	-1,.L100,0,.L101-.L100,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_info'
.L102:
	.word	254
	.half	3
	.word	.L103
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L105,.L104
	.byte	2
	.word	.L62
	.byte	3
	.byte	'Mcal_Core1Container',0,1,182,14,6,1,1,1
	.word	.L31,.L197,.L50
	.byte	4
	.word	.L31,.L197
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_abbrev'
.L103:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_line'
.L104:
	.word	.L362-.L361
.L361:
	.half	3
	.word	.L364-.L363
.L363:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L364:
	.byte	5,33,7,0,5,2
	.word	.L31
	.byte	3,185,14,1,5,41,9
	.half	.L365-.L31
	.byte	1,5,3,7,9
	.half	.L366-.L365
	.byte	3,1,1,5,5,9
	.half	.L32-.L366
	.byte	3,4,1,5,20,9
	.half	.L367-.L32
	.byte	1,5,10,9
	.half	.L368-.L367
	.byte	3,126,1,5,1,9
	.half	.L107-.L368
	.byte	3,18,0,1,1
.L362:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_ranges'
.L105:
	.word	-1,.L106,0,.L107-.L106,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_info'
.L108:
	.word	254
	.half	3
	.word	.L109
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L111,.L110
	.byte	2
	.word	.L62
	.byte	3
	.byte	'Mcal_Core2Container',0,1,212,14,6,1,1,1
	.word	.L33,.L198,.L51
	.byte	4
	.word	.L33,.L198
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_abbrev'
.L109:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_line'
.L110:
	.word	.L370-.L369
.L369:
	.half	3
	.word	.L372-.L371
.L371:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L372:
	.byte	5,33,7,0,5,2
	.word	.L33
	.byte	3,227,14,1,5,41,9
	.half	.L373-.L33
	.byte	1,5,3,7,9
	.half	.L374-.L373
	.byte	3,13,1,5,5,9
	.half	.L34-.L374
	.byte	3,24,1,5,20,9
	.half	.L375-.L34
	.byte	1,5,10,9
	.half	.L376-.L375
	.byte	3,126,1,5,1,9
	.half	.L113-.L376
	.byte	3,16,0,1,1
.L370:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_ranges'
.L111:
	.word	-1,.L112,0,.L113-.L112,0,0
	.sdecl	'.debug_info',debug,cluster('safety_endinit_reset')
	.sect	'.debug_info'
.L114:
	.word	254
	.half	3
	.word	.L115
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L117,.L116
	.byte	2
	.word	.L62
	.byte	3
	.byte	'safety_endinit_reset',0,1,156,15,13,1,1
	.word	.L53,.L199,.L52
	.byte	4
	.word	.L53,.L199
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('safety_endinit_reset')
	.sect	'.debug_abbrev'
.L115:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('safety_endinit_reset')
	.sect	'.debug_line'
.L116:
	.word	.L378-.L377
.L377:
	.half	3
	.word	.L380-.L379
.L379:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L380:
	.byte	5,25,7,0,5,2
	.word	.L53
	.byte	3,157,15,1,5,1,9
	.half	.L119-.L53
	.byte	3,1,0,1,1
.L378:
	.sdecl	'.debug_ranges',debug,cluster('safety_endinit_reset')
	.sect	'.debug_ranges'
.L117:
	.word	-1,.L118,0,.L119-.L118,0,0
	.sdecl	'.debug_info',debug,cluster('safety_endinit_set')
	.sect	'.debug_info'
.L120:
	.word	252
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L123,.L122
	.byte	2
	.word	.L62
	.byte	3
	.byte	'safety_endinit_set',0,1,162,15,13,1,1
	.word	.L55,.L200,.L54
	.byte	4
	.word	.L55,.L200
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('safety_endinit_set')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('safety_endinit_set')
	.sect	'.debug_line'
.L122:
	.word	.L382-.L381
.L381:
	.half	3
	.word	.L384-.L383
.L383:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L384:
	.byte	5,23,7,0,5,2
	.word	.L55
	.byte	3,163,15,1,5,1,9
	.half	.L125-.L55
	.byte	3,1,0,1,1
.L382:
	.sdecl	'.debug_ranges',debug,cluster('safety_endinit_set')
	.sect	'.debug_ranges'
.L123:
	.word	-1,.L124,0,.L125-.L124,0,0
	.sdecl	'.debug_info',debug,cluster('endinit_reset')
	.sect	'.debug_info'
.L126:
	.word	268
	.half	3
	.word	.L127
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L129,.L128
	.byte	2
	.word	.L62
	.byte	3
	.byte	'endinit_reset',0,1,168,15,13,1,1
	.word	.L57,.L201,.L56
	.byte	4
	.word	.L57,.L201
	.byte	5
	.byte	'CoreID',0,1,170,15,10
	.word	.L161,.L202
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('endinit_reset')
	.sect	'.debug_abbrev'
.L127:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('endinit_reset')
	.sect	'.debug_line'
.L128:
	.word	.L386-.L385
.L385:
	.half	3
	.word	.L388-.L387
.L387:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L388:
	.byte	5,28,7,0,5,2
	.word	.L57
	.byte	3,169,15,1,5,46,9
	.half	.L389-.L57
	.byte	1,5,25,9
	.half	.L247-.L389
	.byte	3,1,1,5,1,7,9
	.half	.L131-.L247
	.byte	3,1,0,1,1
.L386:
	.sdecl	'.debug_ranges',debug,cluster('endinit_reset')
	.sect	'.debug_ranges'
.L129:
	.word	-1,.L130,0,.L131-.L130,0,0
	.sdecl	'.debug_info',debug,cluster('endinit_set')
	.sect	'.debug_info'
.L132:
	.word	266
	.half	3
	.word	.L133
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L135,.L134
	.byte	2
	.word	.L62
	.byte	3
	.byte	'endinit_set',0,1,175,15,13,1,1
	.word	.L59,.L203,.L58
	.byte	4
	.word	.L59,.L203
	.byte	5
	.byte	'CoreID',0,1,177,15,10
	.word	.L161,.L204
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('endinit_set')
	.sect	'.debug_abbrev'
.L133:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('endinit_set')
	.sect	'.debug_line'
.L134:
	.word	.L391-.L390
.L390:
	.half	3
	.word	.L393-.L392
.L392:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L393:
	.byte	5,28,7,0,5,2
	.word	.L59
	.byte	3,176,15,1,5,46,9
	.half	.L394-.L59
	.byte	1,5,23,9
	.half	.L248-.L394
	.byte	3,1,1,5,1,7,9
	.half	.L137-.L248
	.byte	3,1,0,1,1
.L391:
	.sdecl	'.debug_ranges',debug,cluster('endinit_set')
	.sect	'.debug_ranges'
.L135:
	.word	-1,.L136,0,.L137-.L136,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_info'
.L138:
	.word	263
	.half	3
	.word	.L139
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L141,.L140
	.byte	2
	.word	.L62
	.byte	3
	.byte	'Mcal_lGetEcumCfgSelector',0,1,212,13,7
	.word	.L168
	.byte	1,1,1
	.word	.L45,.L205,.L44
	.byte	4
	.word	.L45,.L205
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_abbrev'
.L139:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_line'
.L140:
	.word	.L396-.L395
.L395:
	.half	3
	.word	.L398-.L397
.L397:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L398:
	.byte	5,9,7,0,5,2
	.word	.L45
	.byte	3,215,13,1,5,1,3,1,1,7,9
	.half	.L143-.L45
	.byte	0,1,1
.L396:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_ranges'
.L141:
	.word	-1,.L142,0,.L143-.L142,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_info'
.L144:
	.word	248
	.half	3
	.word	.L145
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L147,.L146
	.byte	2
	.word	.L62
	.byte	3
	.byte	'Mcal_EcuMInit',0,1,222,13,6,1,1,1
	.word	.L47,.L206,.L46
	.byte	4
	.word	.L47,.L206
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_abbrev'
.L145:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_line'
.L146:
	.word	.L400-.L399
.L399:
	.half	3
	.word	.L402-.L401
.L401:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0,0,0,0,0
.L402:
	.byte	5,21,7,0,5,2
	.word	.L47
	.byte	3,241,13,1,5,1,9
	.half	.L149-.L47
	.byte	3,9,0,1,1
.L400:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_ranges'
.L147:
	.word	-1,.L148,0,.L149-.L148,0,0
	.sdecl	'.debug_info',debug,cluster('Bmiheader')
	.sect	'.debug_info'
.L150:
	.word	222
	.half	3
	.word	.L151
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L62
	.byte	3
	.byte	'Bmiheader',0,5,230,2,15
	.word	.L207
	.byte	1,5,3
	.word	Bmiheader
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Bmiheader')
	.sect	'.debug_abbrev'
.L151:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CpuInitCompletedSem')
	.sect	'.debug_info'
.L152:
	.word	237
	.half	3
	.word	.L153
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L62
	.byte	3
	.byte	'Mcal_CpuInitCompletedSem',0,5,148,3,18
	.word	.L208
	.byte	1,5,3
	.word	Mcal_CpuInitCompletedSem
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CpuInitCompletedSem')
	.sect	'.debug_abbrev'
.L153:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CoreInit')
	.sect	'.debug_info'
.L154:
	.word	226
	.half	3
	.word	.L155
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L62
	.byte	3
	.byte	'Mcal_CoreInit',0,5,144,5,23
	.word	.L209
	.byte	1,5,3
	.word	Mcal_CoreInit
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CoreInit')
	.sect	'.debug_abbrev'
.L155:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('TempCounterCPU1')
	.sect	'.debug_info'
.L156:
	.word	228
	.half	3
	.word	.L157
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L62
	.byte	3
	.byte	'TempCounterCPU1',0,5,180,14,17
	.word	.L210
	.byte	1,5,3
	.word	TempCounterCPU1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('TempCounterCPU1')
	.sect	'.debug_abbrev'
.L157:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('TempCounterCPU2')
	.sect	'.debug_info'
.L158:
	.word	228
	.half	3
	.word	.L159
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L62
	.byte	3
	.byte	'TempCounterCPU2',0,5,180,14,36
	.word	.L211
	.byte	1,5,3
	.word	TempCounterCPU2
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('TempCounterCPU2')
	.sect	'.debug_abbrev'
.L159:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_loc'
.L48:
	.word	-1,.L49,0,.L196-.L49
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_loc'
.L50:
	.word	-1,.L31,0,.L197-.L31
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_loc'
.L51:
	.word	-1,.L33,0,.L198-.L33
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_loc'
.L46:
	.word	-1,.L47,0,.L206-.L47
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_loc'
.L162:
	.word	-1,.L61,0,.L160-.L61
	.half	1
	.byte	84
	.word	0,0
.L60:
	.word	-1,.L61,0,.L249-.L61
	.half	2
	.byte	138,0
	.word	.L249-.L61,.L160-.L61
	.half	2
	.byte	138,8
	.word	.L160-.L61,.L160-.L61
	.half	2
	.byte	138,0
	.word	0,0
.L164:
	.word	-1,.L61,0,.L160-.L61
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_loc'
.L44:
	.word	-1,.L45,0,.L205-.L45
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_Exit')
	.sect	'.debug_loc'
.L41:
	.word	-1,.L10,0,.L184-.L10
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_Mcal_Start')
	.sect	'.debug_loc'
.L169:
	.word	-1,.L40,.L212-.L40,.L165-.L40
	.half	1
	.byte	88
	.word	0,0
.L167:
	.word	-1,.L40,.L213-.L40,.L214-.L40
	.half	1
	.byte	111
	.word	0,0
.L182:
	.word	-1,.L40,.L230-.L40,.L7-.L40
	.half	1
	.byte	95
	.word	0,0
.L173:
	.word	-1,.L40,.L215-.L40,.L216-.L40
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L39:
	.word	-1,.L40,0,.L165-.L40
	.half	2
	.byte	138,0
	.word	0,0
.L177:
	.word	-1,.L40,.L225-.L40,.L4-.L40
	.half	1
	.byte	95
	.word	.L228-.L40,.L218-.L40
	.half	1
	.byte	81
	.word	0,0
.L178:
	.word	-1,.L40,.L229-.L40,.L218-.L40
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L180:
	.word	-1,.L40,.L217-.L40,.L218-.L40
	.half	1
	.byte	98
	.word	.L223-.L40,.L224-.L40
	.half	1
	.byte	95
	.word	.L226-.L40,.L227-.L40
	.half	1
	.byte	95
	.word	0,0
.L175:
	.word	-1,.L40,.L219-.L40,.L3-.L40
	.half	1
	.byte	95
	.word	.L222-.L40,.L4-.L40
	.half	1
	.byte	100
	.word	0,0
.L176:
	.word	-1,.L40,.L220-.L40,.L221-.L40
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_START')
	.sect	'.debug_loc'
.L37:
	.word	-1,.L38,0,.L183-.L38
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('_c_init')
	.sect	'.debug_loc'
.L187:
	.word	-1,.L43,0,.L231-.L43
	.half	1
	.byte	85
	.word	0,0
.L186:
	.word	-1,.L43,0,.L185-.L43
	.half	1
	.byte	84
	.word	0,0
.L42:
	.word	-1,.L43,0,.L185-.L43
	.half	2
	.byte	138,0
	.word	0,0
.L191:
	.word	-1,.L43,.L233-.L43,.L234-.L43
	.half	5
	.byte	144,32,157,32,0
	.word	.L235-.L43,.L11-.L43
	.half	1
	.byte	98
	.word	.L239-.L43,.L240-.L43
	.half	1
	.byte	81
	.word	.L241-.L43,.L17-.L43
	.half	1
	.byte	81
	.word	.L242-.L43,.L19-.L43
	.half	1
	.byte	81
	.word	0,0
.L192:
	.word	-1,.L43,.L236-.L43,.L21-.L43
	.half	5
	.byte	144,32,157,32,0
	.word	.L244-.L43,.L21-.L43
	.half	1
	.byte	102
	.word	.L245-.L43,.L238-.L43
	.half	5
	.byte	144,32,157,32,0
	.word	.L238-.L43,.L11-.L43
	.half	1
	.byte	100
	.word	0,0
.L190:
	.word	-1,.L43,.L234-.L43,.L236-.L43
	.half	5
	.byte	144,32,157,32,0
	.word	.L237-.L43,.L238-.L43
	.half	1
	.byte	100
	.word	0,0
.L188:
	.word	-1,.L43,.L232-.L43,.L185-.L43
	.half	1
	.byte	111
	.word	0,0
.L195:
	.word	-1,.L43,.L243-.L43,.L21-.L43
	.half	1
	.byte	101
	.word	0,0
.L194:
	.word	0,0
.L189:
	.word	-1,.L43,.L13-.L43,.L11-.L43
	.half	1
	.byte	88
	.word	.L246-.L43,.L185-.L43
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('endinit_reset')
	.sect	'.debug_loc'
.L202:
	.word	-1,.L57,.L247-.L57,.L201-.L57
	.half	1
	.byte	84
	.word	0,0
.L56:
	.word	-1,.L57,0,.L201-.L57
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('endinit_set')
	.sect	'.debug_loc'
.L204:
	.word	-1,.L59,.L248-.L59,.L203-.L59
	.half	1
	.byte	84
	.word	0,0
.L58:
	.word	-1,.L59,0,.L203-.L59
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('safety_endinit_reset')
	.sect	'.debug_loc'
.L52:
	.word	-1,.L53,0,.L199-.L53
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('safety_endinit_set')
	.sect	'.debug_loc'
.L54:
	.word	-1,.L55,0,.L200-.L55
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L403:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('_START')
	.sect	'.debug_frame'
	.word	24
	.word	.L403,.L38,.L183-.L38
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('_Mcal_Start')
	.sect	'.debug_frame'
	.word	12
	.word	.L403,.L40,.L165-.L40
	.sdecl	'.debug_frame',debug,cluster('_Exit')
	.sect	'.debug_frame'
	.word	24
	.word	.L403,.L10,.L184-.L10
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('_c_init')
	.sect	'.debug_frame'
	.word	16
	.word	.L403,.L43,.L185-.L43
	.byte	8,19,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_lGetEcumCfgSelector')
	.sect	'.debug_frame'
	.word	24
	.word	.L403,.L45,.L205-.L45
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_EcuMInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L403,.L47,.L206-.L47
	.sdecl	'.debug_frame',debug,cluster('Mcal_Core0Container')
	.sect	'.debug_frame'
	.word	12
	.word	.L403,.L49,.L196-.L49
	.sdecl	'.debug_frame',debug,cluster('Mcal_Core1Container')
	.sect	'.debug_frame'
	.word	24
	.word	.L403,.L31,.L197-.L31
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_Core2Container')
	.sect	'.debug_frame'
	.word	24
	.word	.L403,.L33,.L198-.L33
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('safety_endinit_reset')
	.sect	'.debug_frame'
	.word	12
	.word	.L403,.L53,.L199-.L53
	.sdecl	'.debug_frame',debug,cluster('safety_endinit_set')
	.sect	'.debug_frame'
	.word	12
	.word	.L403,.L55,.L200-.L55
	.sdecl	'.debug_frame',debug,cluster('endinit_reset')
	.sect	'.debug_frame'
	.word	12
	.word	.L403,.L57,.L201-.L57
	.sdecl	'.debug_frame',debug,cluster('endinit_set')
	.sect	'.debug_frame'
	.word	12
	.word	.L403,.L59,.L203-.L59
	.sdecl	'.debug_frame',debug,cluster('Mcal_SafeErrorHandler')
	.sect	'.debug_frame'
	.word	48
	.word	.L403,.L61,.L160-.L61
	.byte	8,18,8,19,8,20,8,21,8,22,8,23,4
	.word	(.L249-.L61)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L160-.L249)/2
	.byte	19,0,8,26,0,0


	; Module end
