

================================================================
== Vivado HLS Report for 'C_drain_IO_L3_out'
================================================================
* Date:           Sun Mar 22 14:27:49 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40| 0.200 us | 0.200 us |   40|   40|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       38|       38|         8|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      227|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      192|    -|
|Register             |        0|      -|      235|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      235|      451|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_647_p2               |     +    |      0|  0|  30|          30|          30|
    |add_ln795_1_fu_289_p2             |     +    |      0|  0|   3|           1|           2|
    |add_ln795_fu_283_p2               |     +    |      0|  0|   6|           1|           6|
    |add_ln796_1_fu_686_p2             |     +    |      0|  0|   6|           1|           6|
    |add_ln796_fu_389_p2               |     +    |      0|  0|   3|           1|           2|
    |add_ln799_1_fu_672_p2             |     +    |      0|  0|   6|           1|           5|
    |add_ln799_fu_473_p2               |     +    |      0|  0|   3|           1|           2|
    |add_ln801_1_fu_658_p2             |     +    |      0|  0|   6|           1|           4|
    |add_ln801_fu_543_p2               |     +    |      0|  0|   3|           1|           2|
    |add_ln808_fu_603_p2               |     +    |      0|  0|   4|           3|           3|
    |c5_fu_652_p2                      |     +    |      0|  0|   3|           1|           2|
    |and_ln796_1_fu_351_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln796_2_fu_363_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln796_3_fu_375_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln796_fu_319_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln799_1_fu_459_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln799_2_fu_619_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln799_fu_453_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln808_fu_529_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln795_fu_277_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln796_fu_295_p2              |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln799_fu_369_p2              |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln801_fu_357_p2              |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln803_fu_345_p2              |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln799_1_fu_447_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln799_fu_395_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln808_1_fu_485_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln808_2_fu_549_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln808_3_fu_555_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln808_fu_479_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln795_fu_381_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln796_1_fu_337_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln796_2_fu_465_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln796_3_fu_692_p3          |  select  |      0|  0|   6|           1|           1|
    |select_ln796_fu_301_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln799_1_fu_413_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln799_2_fu_433_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln799_3_fu_535_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln799_4_fu_678_p3          |  select  |      0|  0|   5|           1|           1|
    |select_ln799_fu_401_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln801_1_fu_664_p3          |  select  |      0|  0|   4|           1|           1|
    |select_ln801_fu_591_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln808_1_fu_507_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln808_2_fu_515_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln808_3_fu_561_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln808_4_fu_583_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln808_5_fu_625_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln808_fu_491_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln796_fu_309_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln799_1_fu_609_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln799_fu_441_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln808_fu_523_p2               |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 227|         112|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |C_V_blk_n_AW                     |   9|          2|    1|          2|
    |C_V_blk_n_B                      |   9|          2|    1|          2|
    |C_V_blk_n_W                      |   9|          2|    1|          2|
    |C_V_offset_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7          |   9|          2|    1|          2|
    |ap_phi_mux_c0_0_i_phi_fu_161_p4  |   9|          2|    2|          4|
    |ap_phi_mux_c1_0_i_phi_fu_183_p4  |   9|          2|    2|          4|
    |c0_0_i_reg_157                   |   9|          2|    2|          4|
    |c1_0_i_reg_179                   |   9|          2|    2|          4|
    |c3_0_i_reg_201                   |   9|          2|    2|          4|
    |c4_0_i_reg_223                   |   9|          2|    2|          4|
    |c5_0_i_reg_234                   |   9|          2|    2|          4|
    |fifo_C_drain_local_in_V_V_blk_n  |   9|          2|    1|          2|
    |indvar_flatten17_i_reg_190       |   9|          2|    5|         10|
    |indvar_flatten47_i_reg_168       |   9|          2|    6|         12|
    |indvar_flatten85_i_reg_146       |   9|          2|    6|         12|
    |indvar_flatten_i_reg_212         |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 192|         42|   44|         90|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln321_reg_744           |  30|   0|   30|          0|
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |   1|   0|    1|          0|
    |c0_0_i_reg_157              |   2|   0|    2|          0|
    |c1_0_i_reg_179              |   2|   0|    2|          0|
    |c3_0_i_reg_201              |   2|   0|    2|          0|
    |c4_0_i_reg_223              |   2|   0|    2|          0|
    |c5_0_i_reg_234              |   2|   0|    2|          0|
    |icmp_ln795_reg_715          |   1|   0|    1|          0|
    |indvar_flatten17_i_reg_190  |   5|   0|    5|          0|
    |indvar_flatten47_i_reg_168  |   6|   0|    6|          0|
    |indvar_flatten85_i_reg_146  |   6|   0|    6|          0|
    |indvar_flatten_i_reg_212    |   4|   0|    4|          0|
    |select_ln795_reg_724        |   2|   0|    2|          0|
    |select_ln796_2_reg_729      |   2|   0|    2|          0|
    |tmp_V_reg_769               |  64|   0|   64|          0|
    |zext_ln795_reg_710          |  29|   0|   30|          1|
    |icmp_ln795_reg_715          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 235|  32|  173|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L3_out     | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L3_out     | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |     C_drain_IO_L3_out     | return value |
|ap_done                            | out |    1| ap_ctrl_hs |     C_drain_IO_L3_out     | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |     C_drain_IO_L3_out     | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |     C_drain_IO_L3_out     | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |     C_drain_IO_L3_out     | return value |
|m_axi_C_V_AWVALID                  | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWREADY                  |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWADDR                   | out |   32|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWID                     | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWLEN                    | out |   32|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWSIZE                   | out |    3|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWBURST                  | out |    2|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWLOCK                   | out |    2|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWCACHE                  | out |    4|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWPROT                   | out |    3|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWQOS                    | out |    4|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWREGION                 | out |    4|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_AWUSER                   | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_WVALID                   | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_WREADY                   |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_WDATA                    | out |   64|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_WSTRB                    | out |    8|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_WLAST                    | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_WID                      | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_WUSER                    | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARVALID                  | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARREADY                  |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARADDR                   | out |   32|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARID                     | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARLEN                    | out |   32|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARSIZE                   | out |    3|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARBURST                  | out |    2|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARLOCK                   | out |    2|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARCACHE                  | out |    4|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARPROT                   | out |    3|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARQOS                    | out |    4|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARREGION                 | out |    4|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_ARUSER                   | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_RVALID                   |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_RREADY                   | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_RDATA                    |  in |   64|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_RLAST                    |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_RID                      |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_RUSER                    |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_RRESP                    |  in |    2|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_BVALID                   |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_BREADY                   | out |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_BRESP                    |  in |    2|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_BID                      |  in |    1|    m_axi   |            C_V            |    pointer   |
|m_axi_C_V_BUSER                    |  in |    1|    m_axi   |            C_V            |    pointer   |
|C_V_offset_dout                    |  in |   32|   ap_fifo  |         C_V_offset        |    pointer   |
|C_V_offset_empty_n                 |  in |    1|   ap_fifo  |         C_V_offset        |    pointer   |
|C_V_offset_read                    | out |    1|   ap_fifo  |         C_V_offset        |    pointer   |
|fifo_C_drain_local_in_V_V_dout     |  in |   64|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %C_V, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [7 x i8]* @p_str34, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str323, [1 x i8]* @p_str324, [1 x i8]* @p_str325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str326, [1 x i8]* @p_str327)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str78, i32 0, i32 0, [1 x i8]* @p_str79, [1 x i8]* @p_str80, [1 x i8]* @p_str81, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str82, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%C_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_V_offset)" [src/kernel_xilinx.cpp:792]   --->   Operation 14 'read' 'C_V_offset_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str323, [1 x i8]* @p_str324, [1 x i8]* @p_str325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str326, [1 x i8]* @p_str327)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %C_V, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [7 x i8]* @p_str34, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %C_V_offset_read, i32 3, i32 31)" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln795 = zext i29 %tmp to i30" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 18 'zext' 'zext_ln795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten85_i = phi i6 [ 0, %entry ], [ %add_ln795, %hls_label_26 ]" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 20 'phi' 'indvar_flatten85_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c0_0_i = phi i2 [ 0, %entry ], [ %select_ln795, %hls_label_26 ]" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 21 'phi' 'c0_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten47_i = phi i6 [ 0, %entry ], [ %select_ln796_3, %hls_label_26 ]" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 22 'phi' 'indvar_flatten47_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c1_0_i = phi i2 [ 0, %entry ], [ %select_ln796_2, %hls_label_26 ]" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 23 'phi' 'c1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten17_i = phi i5 [ 0, %entry ], [ %select_ln799_4, %hls_label_26 ]" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 24 'phi' 'indvar_flatten17_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c3_0_i = phi i2 [ 0, %entry ], [ %select_ln799_3, %hls_label_26 ]" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 25 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_i = phi i4 [ 0, %entry ], [ %select_ln801_1, %hls_label_26 ]" [src/kernel_xilinx.cpp:801->src/kernel_xilinx.cpp:818]   --->   Operation 26 'phi' 'indvar_flatten_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c4_0_i = phi i2 [ 0, %entry ], [ %select_ln801, %hls_label_26 ]" [src/kernel_xilinx.cpp:801->src/kernel_xilinx.cpp:818]   --->   Operation 27 'phi' 'c4_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c5_0_i = phi i2 [ 0, %entry ], [ %c5, %hls_label_26 ]"   --->   Operation 28 'phi' 'c5_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln808 = trunc i2 %c4_0_i to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 29 'trunc' 'trunc_ln808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln808_1 = trunc i2 %c0_0_i to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 30 'trunc' 'trunc_ln808_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln808_1_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %trunc_ln808_1, i1 %trunc_ln808, i1 false)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 31 'bitconcatenate' 'or_ln808_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln795 = icmp eq i6 %indvar_flatten85_i, -32" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 32 'icmp' 'icmp_ln795' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.43ns)   --->   "%add_ln795 = add i6 1, %indvar_flatten85_i" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 33 'add' 'add_ln795' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln795, label %.exit, label %hls_label_26" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.23ns)   --->   "%add_ln795_1 = add i2 1, %c0_0_i" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 35 'add' 'add_ln795_1' <Predicate = (!icmp_ln795)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln796 = icmp eq i6 %indvar_flatten47_i, 16" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 36 'icmp' 'icmp_ln796' <Predicate = (!icmp_ln795)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln796 = select i1 %icmp_ln796, i2 0, i2 %c1_0_i" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 37 'select' 'select_ln796' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.12ns)   --->   "%xor_ln796 = xor i1 %icmp_ln796, true" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 38 'xor' 'xor_ln796' <Predicate = (!icmp_ln795)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%trunc_ln808_2 = trunc i2 %c1_0_i to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 39 'trunc' 'trunc_ln808_2' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%and_ln796 = and i1 %trunc_ln808_2, %xor_ln796" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 40 'and' 'and_ln796' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln799_2)   --->   "%trunc_ln808_3 = trunc i2 %add_ln795_1 to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 41 'trunc' 'trunc_ln808_3' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln799_2)   --->   "%or_ln808_1_mid_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln808_3, i2 0)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 42 'bitconcatenate' 'or_ln808_1_mid_i' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln799_2)   --->   "%select_ln796_1 = select i1 %icmp_ln796, i3 %or_ln808_1_mid_i, i3 %or_ln808_1_i" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 43 'select' 'select_ln796_1' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.34ns)   --->   "%icmp_ln803 = icmp eq i2 %c5_0_i, -2" [src/kernel_xilinx.cpp:803->src/kernel_xilinx.cpp:818]   --->   Operation 44 'icmp' 'icmp_ln803' <Predicate = (!icmp_ln795)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln808)   --->   "%and_ln796_1 = and i1 %icmp_ln803, %xor_ln796" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 45 'and' 'and_ln796_1' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "%icmp_ln801 = icmp eq i4 %indvar_flatten_i, 4" [src/kernel_xilinx.cpp:801->src/kernel_xilinx.cpp:818]   --->   Operation 46 'icmp' 'icmp_ln801' <Predicate = (!icmp_ln795)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln799_1)   --->   "%and_ln796_2 = and i1 %icmp_ln801, %xor_ln796" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 47 'and' 'and_ln796_2' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.63ns)   --->   "%icmp_ln799 = icmp eq i5 %indvar_flatten17_i, 8" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 48 'icmp' 'icmp_ln799' <Predicate = (!icmp_ln795)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.12ns)   --->   "%and_ln796_3 = and i1 %icmp_ln799, %xor_ln796" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 49 'and' 'and_ln796_3' <Predicate = (!icmp_ln795)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln795 = select i1 %icmp_ln796, i2 %add_ln795_1, i2 %c0_0_i" [src/kernel_xilinx.cpp:795->src/kernel_xilinx.cpp:818]   --->   Operation 50 'select' 'select_ln795' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.23ns)   --->   "%add_ln796 = add i2 1, %select_ln796" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 51 'add' 'add_ln796' <Predicate = (!icmp_ln795)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.12ns)   --->   "%or_ln799 = or i1 %and_ln796_3, %icmp_ln796" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 52 'or' 'or_ln799' <Predicate = (!icmp_ln795)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln799 = select i1 %or_ln799, i2 0, i2 %c3_0_i" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 53 'select' 'select_ln799' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%trunc_ln808_4 = trunc i2 %add_ln796 to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 54 'trunc' 'trunc_ln808_4' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%select_ln799_1 = select i1 %and_ln796_3, i1 %trunc_ln808_4, i1 %and_ln796" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 55 'select' 'select_ln799_1' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln808_5 = trunc i2 %select_ln795 to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 56 'trunc' 'trunc_ln808_5' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln808_1_mid3_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln808_5, i2 0)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 57 'bitconcatenate' 'or_ln808_1_mid3_i' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln799_2 = select i1 %and_ln796_3, i3 %or_ln808_1_mid3_i, i3 %select_ln796_1" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 58 'select' 'select_ln799_2' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln799_1)   --->   "%xor_ln799 = xor i1 %icmp_ln799, true" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 59 'xor' 'xor_ln799' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln799_1 = or i1 %icmp_ln796, %xor_ln799" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 60 'or' 'or_ln799_1' <Predicate = (!icmp_ln795)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln808)   --->   "%and_ln799 = and i1 %and_ln796_1, %or_ln799_1" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 61 'and' 'and_ln799' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln799_1 = and i1 %and_ln796_2, %or_ln799_1" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 62 'and' 'and_ln799_1' <Predicate = (!icmp_ln795)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.27ns)   --->   "%select_ln796_2 = select i1 %and_ln796_3, i2 %add_ln796, i2 %select_ln796" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 63 'select' 'select_ln796_2' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.23ns)   --->   "%add_ln799 = add i2 1, %select_ln799" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 64 'add' 'add_ln799' <Predicate = (!icmp_ln795)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln808_1)   --->   "%or_ln808 = or i1 %and_ln799_1, %and_ln796_3" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 65 'or' 'or_ln808' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln808_1 = or i1 %or_ln808, %icmp_ln796" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 66 'or' 'or_ln808_1' <Predicate = (!icmp_ln795)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.27ns)   --->   "%select_ln808 = select i1 %or_ln808_1, i2 0, i2 %c4_0_i" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 67 'select' 'select_ln808' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%trunc_ln808_6 = trunc i2 %add_ln799 to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 68 'trunc' 'trunc_ln808_6' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%trunc_ln808_7 = trunc i2 %select_ln796_2 to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 69 'trunc' 'trunc_ln808_7' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%select_ln808_1 = select i1 %and_ln799_1, i1 %trunc_ln808_7, i1 %select_ln799_1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 70 'select' 'select_ln808_1' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln808)   --->   "%select_ln808_2 = select i1 %and_ln799_1, i3 %or_ln808_1_mid3_i, i3 %select_ln799_2" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 71 'select' 'select_ln808_2' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln808)   --->   "%xor_ln808 = xor i1 %and_ln799_1, true" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 72 'xor' 'xor_ln808' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln808 = and i1 %and_ln799, %xor_ln808" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 73 'and' 'and_ln808' <Predicate = (!icmp_ln795)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.27ns)   --->   "%select_ln799_3 = select i1 %and_ln799_1, i2 %add_ln799, i2 %select_ln799" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 74 'select' 'select_ln799_3' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.23ns)   --->   "%add_ln801 = add i2 1, %select_ln808" [src/kernel_xilinx.cpp:801->src/kernel_xilinx.cpp:818]   --->   Operation 75 'add' 'add_ln801' <Predicate = (!icmp_ln795)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln808_3)   --->   "%or_ln808_2 = or i1 %and_ln808, %and_ln799_1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 76 'or' 'or_ln808_2' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln808_3)   --->   "%or_ln808_3 = or i1 %or_ln808_2, %or_ln799" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 77 'or' 'or_ln808_3' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln808_3 = select i1 %or_ln808_3, i2 0, i2 %c5_0_i" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 78 'select' 'select_ln808_3' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln808)   --->   "%trunc_ln808_8 = trunc i2 %add_ln801 to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 79 'trunc' 'trunc_ln808_8' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln808)   --->   "%or_ln808_1_mid1_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %trunc_ln808_5, i1 %trunc_ln808_8, i1 false)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 80 'bitconcatenate' 'or_ln808_1_mid1_i' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln808)   --->   "%select_ln808_4 = select i1 %and_ln808, i3 %or_ln808_1_mid1_i, i3 %select_ln808_2" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 81 'select' 'select_ln808_4' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.27ns)   --->   "%select_ln801 = select i1 %and_ln808, i2 %add_ln801, i2 %select_ln808" [src/kernel_xilinx.cpp:801->src/kernel_xilinx.cpp:818]   --->   Operation 82 'select' 'select_ln801' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln808)   --->   "%zext_ln808 = zext i2 %select_ln808_3 to i3" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 83 'zext' 'zext_ln808' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.27ns) (out node of the LUT)   --->   "%add_ln808 = add i3 %zext_ln808, %select_ln808_4" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 84 'add' 'add_ln808' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%xor_ln799_1 = xor i1 %or_ln799, true" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 85 'xor' 'xor_ln799_1' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%trunc_ln808_9 = trunc i2 %c3_0_i to i1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 86 'trunc' 'trunc_ln808_9' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%and_ln799_2 = and i1 %trunc_ln808_9, %xor_ln799_1" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 87 'and' 'and_ln799_2' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln_i)   --->   "%select_ln808_5 = select i1 %and_ln799_1, i1 %trunc_ln808_6, i1 %and_ln799_2" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 88 'select' 'select_ln808_5' <Predicate = (!icmp_ln795)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%trunc_ln_i = call i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1(i3 %add_ln808, i1 %select_ln808_1, i1 %select_ln808_5)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 89 'bitconcatenate' 'trunc_ln_i' <Predicate = (!icmp_ln795)> <Delay = 0.27>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%zext_ln321 = zext i5 %trunc_ln_i to i30" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 90 'zext' 'zext_ln321' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.64ns) (out node of the LUT)   --->   "%add_ln321 = add i30 %zext_ln321, %zext_ln795" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 91 'add' 'add_ln321' <Predicate = (!icmp_ln795)> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.23ns)   --->   "%c5 = add i2 1, %select_ln808_3" [src/kernel_xilinx.cpp:803->src/kernel_xilinx.cpp:818]   --->   Operation 92 'add' 'c5' <Predicate = (!icmp_ln795)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.33ns)   --->   "%add_ln801_1 = add i4 1, %indvar_flatten_i" [src/kernel_xilinx.cpp:801->src/kernel_xilinx.cpp:818]   --->   Operation 93 'add' 'add_ln801_1' <Predicate = (!icmp_ln795)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.35ns)   --->   "%select_ln801_1 = select i1 %or_ln808_1, i4 1, i4 %add_ln801_1" [src/kernel_xilinx.cpp:801->src/kernel_xilinx.cpp:818]   --->   Operation 94 'select' 'select_ln801_1' <Predicate = (!icmp_ln795)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.34ns)   --->   "%add_ln799_1 = add i5 1, %indvar_flatten17_i" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 95 'add' 'add_ln799_1' <Predicate = (!icmp_ln795)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln799_4 = select i1 %or_ln799, i5 1, i5 %add_ln799_1" [src/kernel_xilinx.cpp:799->src/kernel_xilinx.cpp:818]   --->   Operation 96 'select' 'select_ln799_4' <Predicate = (!icmp_ln795)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.43ns)   --->   "%add_ln796_1 = add i6 1, %indvar_flatten47_i" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 97 'add' 'add_ln796_1' <Predicate = (!icmp_ln795)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.29ns)   --->   "%select_ln796_3 = select i1 %icmp_ln796, i6 1, i6 %add_ln796_1" [src/kernel_xilinx.cpp:796->src/kernel_xilinx.cpp:818]   --->   Operation 98 'select' 'select_ln796_3' <Predicate = (!icmp_ln795)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 99 [1/1] (1.45ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_xilinx.cpp:807->src/kernel_xilinx.cpp:818]   --->   Operation 99 'read' 'tmp_V' <Predicate = (!icmp_ln795)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i30 %add_ln321 to i64" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 100 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i64* %C_V, i64 %zext_ln321_1" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 101 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (4.37ns)   --->   "%C_V_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %C_V_addr, i32 1)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 102 'writereq' 'C_V_addr_i_req' <Predicate = (!icmp_ln795)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 103 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %C_V_addr, i64 %tmp_V, i8 -1)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 103 'write' <Predicate = (!icmp_ln795)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 104 [5/5] (4.37ns)   --->   "%C_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %C_V_addr)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 104 'writeresp' 'C_V_addr_i_resp' <Predicate = (!icmp_ln795)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 105 [4/5] (4.37ns)   --->   "%C_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %C_V_addr)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 105 'writeresp' 'C_V_addr_i_resp' <Predicate = (!icmp_ln795)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 106 [3/5] (4.37ns)   --->   "%C_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %C_V_addr)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 106 'writeresp' 'C_V_addr_i_resp' <Predicate = (!icmp_ln795)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 107 [2/5] (4.37ns)   --->   "%C_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %C_V_addr)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 107 'writeresp' 'C_V_addr_i_resp' <Predicate = (!icmp_ln795)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [src/kernel_xilinx.cpp:803->src/kernel_xilinx.cpp:818]   --->   Operation 109 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:804->src/kernel_xilinx.cpp:818]   --->   Operation 110 'specpipeline' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_9 : Operation 111 [1/5] (4.37ns)   --->   "%C_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %C_V_addr)" [src/kernel_xilinx.cpp:808->src/kernel_xilinx.cpp:818]   --->   Operation 111 'writeresp' 'C_V_addr_i_resp' <Predicate = (!icmp_ln795)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_i)" [src/kernel_xilinx.cpp:810->src/kernel_xilinx.cpp:818]   --->   Operation 112 'specregionend' 'empty_90' <Predicate = (!icmp_ln795)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_xilinx.cpp:803->src/kernel_xilinx.cpp:818]   --->   Operation 113 'br' <Predicate = (!icmp_ln795)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:818]   --->   Operation 114 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
C_V_offset_read    (read             ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
tmp                (partselect       ) [ 00000000000]
zext_ln795         (zext             ) [ 00111111110]
br_ln795           (br               ) [ 01111111110]
indvar_flatten85_i (phi              ) [ 00100000000]
c0_0_i             (phi              ) [ 00100000000]
indvar_flatten47_i (phi              ) [ 00100000000]
c1_0_i             (phi              ) [ 00100000000]
indvar_flatten17_i (phi              ) [ 00100000000]
c3_0_i             (phi              ) [ 00100000000]
indvar_flatten_i   (phi              ) [ 00100000000]
c4_0_i             (phi              ) [ 00100000000]
c5_0_i             (phi              ) [ 00100000000]
trunc_ln808        (trunc            ) [ 00000000000]
trunc_ln808_1      (trunc            ) [ 00000000000]
or_ln808_1_i       (bitconcatenate   ) [ 00000000000]
icmp_ln795         (icmp             ) [ 00111111110]
add_ln795          (add              ) [ 01111111110]
br_ln795           (br               ) [ 00000000000]
add_ln795_1        (add              ) [ 00000000000]
icmp_ln796         (icmp             ) [ 00000000000]
select_ln796       (select           ) [ 00000000000]
xor_ln796          (xor              ) [ 00000000000]
trunc_ln808_2      (trunc            ) [ 00000000000]
and_ln796          (and              ) [ 00000000000]
trunc_ln808_3      (trunc            ) [ 00000000000]
or_ln808_1_mid_i   (bitconcatenate   ) [ 00000000000]
select_ln796_1     (select           ) [ 00000000000]
icmp_ln803         (icmp             ) [ 00000000000]
and_ln796_1        (and              ) [ 00000000000]
icmp_ln801         (icmp             ) [ 00000000000]
and_ln796_2        (and              ) [ 00000000000]
icmp_ln799         (icmp             ) [ 00000000000]
and_ln796_3        (and              ) [ 00000000000]
select_ln795       (select           ) [ 01111111110]
add_ln796          (add              ) [ 00000000000]
or_ln799           (or               ) [ 00000000000]
select_ln799       (select           ) [ 00000000000]
trunc_ln808_4      (trunc            ) [ 00000000000]
select_ln799_1     (select           ) [ 00000000000]
trunc_ln808_5      (trunc            ) [ 00000000000]
or_ln808_1_mid3_i  (bitconcatenate   ) [ 00000000000]
select_ln799_2     (select           ) [ 00000000000]
xor_ln799          (xor              ) [ 00000000000]
or_ln799_1         (or               ) [ 00000000000]
and_ln799          (and              ) [ 00000000000]
and_ln799_1        (and              ) [ 00000000000]
select_ln796_2     (select           ) [ 01111111110]
add_ln799          (add              ) [ 00000000000]
or_ln808           (or               ) [ 00000000000]
or_ln808_1         (or               ) [ 00000000000]
select_ln808       (select           ) [ 00000000000]
trunc_ln808_6      (trunc            ) [ 00000000000]
trunc_ln808_7      (trunc            ) [ 00000000000]
select_ln808_1     (select           ) [ 00000000000]
select_ln808_2     (select           ) [ 00000000000]
xor_ln808          (xor              ) [ 00000000000]
and_ln808          (and              ) [ 00000000000]
select_ln799_3     (select           ) [ 01111111110]
add_ln801          (add              ) [ 00000000000]
or_ln808_2         (or               ) [ 00000000000]
or_ln808_3         (or               ) [ 00000000000]
select_ln808_3     (select           ) [ 00000000000]
trunc_ln808_8      (trunc            ) [ 00000000000]
or_ln808_1_mid1_i  (bitconcatenate   ) [ 00000000000]
select_ln808_4     (select           ) [ 00000000000]
select_ln801       (select           ) [ 01111111110]
zext_ln808         (zext             ) [ 00000000000]
add_ln808          (add              ) [ 00000000000]
xor_ln799_1        (xor              ) [ 00000000000]
trunc_ln808_9      (trunc            ) [ 00000000000]
and_ln799_2        (and              ) [ 00000000000]
select_ln808_5     (select           ) [ 00000000000]
trunc_ln_i         (bitconcatenate   ) [ 00000000000]
zext_ln321         (zext             ) [ 00000000000]
add_ln321          (add              ) [ 00110000000]
c5                 (add              ) [ 01111111110]
add_ln801_1        (add              ) [ 00000000000]
select_ln801_1     (select           ) [ 01111111110]
add_ln799_1        (add              ) [ 00000000000]
select_ln799_4     (select           ) [ 01111111110]
add_ln796_1        (add              ) [ 00000000000]
select_ln796_3     (select           ) [ 01111111110]
tmp_V              (read             ) [ 00101000000]
zext_ln321_1       (zext             ) [ 00000000000]
C_V_addr           (getelementptr    ) [ 00101111110]
C_V_addr_i_req     (writereq         ) [ 00000000000]
write_ln808        (write            ) [ 00000000000]
empty              (speclooptripcount) [ 00000000000]
tmp_i              (specregionbegin  ) [ 00000000000]
specpipeline_ln804 (specpipeline     ) [ 00000000000]
C_V_addr_i_resp    (writeresp        ) [ 00000000000]
empty_90           (specregionend    ) [ 00000000000]
br_ln803           (br               ) [ 01111111110]
ret_ln818          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_local_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="C_V_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_V_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_V_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_writeresp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="C_V_addr_i_req/3 C_V_addr_i_resp/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln808_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="1"/>
<pin id="140" dir="0" index="2" bw="64" slack="1"/>
<pin id="141" dir="0" index="3" bw="1" slack="0"/>
<pin id="142" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln808/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvar_flatten85_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="1"/>
<pin id="148" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten85_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten85_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten85_i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="c0_0_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c0_0_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="c0_0_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_0_i/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten47_i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="1"/>
<pin id="170" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten47_i (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten47_i_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten47_i/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="c1_0_i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c1_0_i (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="c1_0_i_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_0_i/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten17_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="1"/>
<pin id="192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten17_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17_i/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c3_0_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c3_0_i_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="indvar_flatten_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="indvar_flatten_i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="c4_0_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4_0_i (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="c4_0_i_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_0_i/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="c5_0_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="1"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c5_0_i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="c5_0_i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="2" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_0_i/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="29" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="0" index="3" bw="6" slack="0"/>
<pin id="250" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln795_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="29" slack="0"/>
<pin id="257" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln795/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln808_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln808_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="or_ln808_1_i_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="0" index="3" bw="1" slack="0"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln808_1_i/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln795_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln795/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln795_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln795/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln795_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln795_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln796_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln796/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln796_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="0" index="2" bw="2" slack="0"/>
<pin id="305" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln796/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln796_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln796/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln808_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln796_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln796/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln808_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_3/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln808_1_mid_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln808_1_mid_i/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln796_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln796_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln803_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln803/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="and_ln796_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln796_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln801_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln801/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln796_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln796_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln799_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln799/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln796_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln796_3/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln795_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="0" index="2" bw="2" slack="0"/>
<pin id="385" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln795/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln796_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln796/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln799_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln799/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln799_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="2" slack="0"/>
<pin id="404" dir="0" index="2" bw="2" slack="0"/>
<pin id="405" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln799/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln808_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_4/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln799_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln799_1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln808_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_5/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln808_1_mid3_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln808_1_mid3_i/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="select_ln799_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="0" index="2" bw="3" slack="0"/>
<pin id="437" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln799_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="xor_ln799_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln799/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_ln799_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln799_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln799_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln799/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln799_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln799_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln796_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="2" slack="0"/>
<pin id="468" dir="0" index="2" bw="2" slack="0"/>
<pin id="469" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln796_2/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln799_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="0"/>
<pin id="476" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln799/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln808_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln808_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808_1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln808_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="0" index="2" bw="2" slack="0"/>
<pin id="495" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln808_6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_6/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln808_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_7/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln808_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln808_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="0" index="2" bw="3" slack="0"/>
<pin id="519" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln808_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln808/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="and_ln808_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln808/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln799_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="0"/>
<pin id="538" dir="0" index="2" bw="2" slack="0"/>
<pin id="539" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln799_3/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln801_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="2" slack="0"/>
<pin id="546" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln801/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln808_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808_2/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln808_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808_3/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln808_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="2" slack="0"/>
<pin id="564" dir="0" index="2" bw="2" slack="0"/>
<pin id="565" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_3/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln808_8_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_8/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="or_ln808_1_mid1_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="0" index="3" bw="1" slack="0"/>
<pin id="578" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln808_1_mid1_i/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln808_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="3" slack="0"/>
<pin id="586" dir="0" index="2" bw="3" slack="0"/>
<pin id="587" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_4/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln801_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="2" slack="0"/>
<pin id="594" dir="0" index="2" bw="2" slack="0"/>
<pin id="595" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln801/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln808_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln808/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln808_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln808/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln799_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln799_1/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln808_9_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808_9/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln799_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln799_2/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln808_5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_5/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="0" index="1" bw="3" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="0" index="3" bw="1" slack="0"/>
<pin id="638" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln_i/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln321_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln321_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="0" index="1" bw="29" slack="1"/>
<pin id="650" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="c5_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="0"/>
<pin id="655" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln801_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln801_1/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="select_ln801_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="0"/>
<pin id="667" dir="0" index="2" bw="4" slack="0"/>
<pin id="668" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln801_1/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln799_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="5" slack="0"/>
<pin id="675" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln799_1/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln799_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="5" slack="0"/>
<pin id="681" dir="0" index="2" bw="5" slack="0"/>
<pin id="682" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln799_4/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln796_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="6" slack="0"/>
<pin id="689" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln796_1/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln796_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="6" slack="0"/>
<pin id="695" dir="0" index="2" bw="6" slack="0"/>
<pin id="696" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln796_3/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln321_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="30" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="C_V_addr_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/3 "/>
</bind>
</comp>

<comp id="710" class="1005" name="zext_ln795_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="30" slack="1"/>
<pin id="712" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln795 "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln795_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln795 "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln795_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln795 "/>
</bind>
</comp>

<comp id="724" class="1005" name="select_ln795_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln795 "/>
</bind>
</comp>

<comp id="729" class="1005" name="select_ln796_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="0"/>
<pin id="731" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln796_2 "/>
</bind>
</comp>

<comp id="734" class="1005" name="select_ln799_3_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="0"/>
<pin id="736" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln799_3 "/>
</bind>
</comp>

<comp id="739" class="1005" name="select_ln801_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="0"/>
<pin id="741" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln801 "/>
</bind>
</comp>

<comp id="744" class="1005" name="add_ln321_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="30" slack="1"/>
<pin id="746" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="749" class="1005" name="c5_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c5 "/>
</bind>
</comp>

<comp id="754" class="1005" name="select_ln801_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="0"/>
<pin id="756" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln801_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="select_ln799_4_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="0"/>
<pin id="761" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln799_4 "/>
</bind>
</comp>

<comp id="764" class="1005" name="select_ln796_3_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="6" slack="0"/>
<pin id="766" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln796_3 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_V_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="1"/>
<pin id="771" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="774" class="1005" name="C_V_addr_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="94" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="96" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="98" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="100" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="102" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="145"><net_src comp="104" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="118" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="245" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="227" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="161" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="259" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="150" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="72" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="150" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="74" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="161" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="172" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="183" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="295" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="78" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="183" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="309" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="289" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="80" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="295" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="329" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="267" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="238" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="82" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="309" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="216" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="84" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="309" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="194" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="309" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="295" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="289" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="161" pin="4"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="301" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="375" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="295" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="205" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="389" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="375" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="319" pin="2"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="381" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="375" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="337" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="369" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="295" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="351" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="363" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="447" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="375" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="389" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="301" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="401" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="459" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="375" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="295" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="227" pin="4"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="473" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="465" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="459" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="413" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="459" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="425" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="433" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="459" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="78" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="453" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="459" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="473" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="401" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="74" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="491" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="529" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="459" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="395" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="60" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="238" pin="4"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="543" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="421" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="569" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="68" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="588"><net_src comp="529" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="573" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="515" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="529" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="543" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="491" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="561" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="583" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="395" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="78" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="205" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="609" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="459" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="499" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="639"><net_src comp="88" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="603" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="507" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="625" pin="3"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="633" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="74" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="561" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="90" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="216" pin="4"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="485" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="90" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="658" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="92" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="194" pin="4"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="395" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="92" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="672" pin="2"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="72" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="172" pin="4"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="295" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="72" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="686" pin="2"/><net_sink comp="692" pin=2"/></net>

<net id="707"><net_src comp="0" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="709"><net_src comp="703" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="713"><net_src comp="255" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="718"><net_src comp="277" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="283" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="727"><net_src comp="381" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="732"><net_src comp="465" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="737"><net_src comp="535" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="742"><net_src comp="591" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="747"><net_src comp="647" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="752"><net_src comp="652" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="757"><net_src comp="664" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="762"><net_src comp="678" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="767"><net_src comp="692" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="772"><net_src comp="124" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="777"><net_src comp="703" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_V | {3 4 5 6 7 8 9 }
 - Input state : 
	Port: C_drain_IO_L3_out : C_V | {}
	Port: C_drain_IO_L3_out : C_V_offset | {1 }
	Port: C_drain_IO_L3_out : fifo_C_drain_local_in_V_V | {3 }
  - Chain level:
	State 1
		zext_ln795 : 1
	State 2
		trunc_ln808 : 1
		trunc_ln808_1 : 1
		or_ln808_1_i : 2
		icmp_ln795 : 1
		add_ln795 : 1
		br_ln795 : 2
		add_ln795_1 : 1
		icmp_ln796 : 1
		select_ln796 : 2
		xor_ln796 : 2
		trunc_ln808_2 : 1
		and_ln796 : 2
		trunc_ln808_3 : 2
		or_ln808_1_mid_i : 3
		select_ln796_1 : 4
		icmp_ln803 : 1
		and_ln796_1 : 2
		icmp_ln801 : 1
		and_ln796_2 : 2
		icmp_ln799 : 1
		and_ln796_3 : 2
		select_ln795 : 2
		add_ln796 : 3
		or_ln799 : 2
		select_ln799 : 2
		trunc_ln808_4 : 4
		select_ln799_1 : 5
		trunc_ln808_5 : 3
		or_ln808_1_mid3_i : 4
		select_ln799_2 : 5
		xor_ln799 : 2
		or_ln799_1 : 2
		and_ln799 : 2
		and_ln799_1 : 2
		select_ln796_2 : 2
		add_ln799 : 3
		or_ln808 : 2
		or_ln808_1 : 2
		select_ln808 : 2
		trunc_ln808_6 : 4
		trunc_ln808_7 : 3
		select_ln808_1 : 4
		select_ln808_2 : 6
		xor_ln808 : 2
		and_ln808 : 2
		select_ln799_3 : 4
		add_ln801 : 3
		or_ln808_2 : 2
		or_ln808_3 : 2
		select_ln808_3 : 2
		trunc_ln808_8 : 4
		or_ln808_1_mid1_i : 5
		select_ln808_4 : 6
		select_ln801 : 4
		zext_ln808 : 3
		add_ln808 : 7
		xor_ln799_1 : 2
		trunc_ln808_9 : 1
		and_ln799_2 : 2
		select_ln808_5 : 5
		trunc_ln_i : 8
		zext_ln321 : 9
		add_ln321 : 10
		c5 : 3
		add_ln801_1 : 1
		select_ln801_1 : 2
		add_ln799_1 : 1
		select_ln799_4 : 2
		add_ln796_1 : 1
		select_ln796_3 : 2
	State 3
		C_V_addr : 1
		C_V_addr_i_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_90 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln795_fu_283      |    0    |    6    |
|          |      add_ln795_1_fu_289     |    0    |    3    |
|          |       add_ln796_fu_389      |    0    |    3    |
|          |       add_ln799_fu_473      |    0    |    3    |
|          |       add_ln801_fu_543      |    0    |    3    |
|    add   |       add_ln808_fu_603      |    0    |    4    |
|          |       add_ln321_fu_647      |    0    |    29   |
|          |          c5_fu_652          |    0    |    3    |
|          |      add_ln801_1_fu_658     |    0    |    6    |
|          |      add_ln799_1_fu_672     |    0    |    6    |
|          |      add_ln796_1_fu_686     |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln795_fu_277      |    0    |    11   |
|          |      icmp_ln796_fu_295      |    0    |    11   |
|   icmp   |      icmp_ln803_fu_345      |    0    |    8    |
|          |      icmp_ln801_fu_357      |    0    |    9    |
|          |      icmp_ln799_fu_369      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |     select_ln796_fu_301     |    0    |    2    |
|          |    select_ln796_1_fu_337    |    0    |    3    |
|          |     select_ln795_fu_381     |    0    |    2    |
|          |     select_ln799_fu_401     |    0    |    2    |
|          |    select_ln799_1_fu_413    |    0    |    2    |
|          |    select_ln799_2_fu_433    |    0    |    3    |
|          |    select_ln796_2_fu_465    |    0    |    2    |
|          |     select_ln808_fu_491     |    0    |    2    |
|  select  |    select_ln808_1_fu_507    |    0    |    2    |
|          |    select_ln808_2_fu_515    |    0    |    3    |
|          |    select_ln799_3_fu_535    |    0    |    2    |
|          |    select_ln808_3_fu_561    |    0    |    2    |
|          |    select_ln808_4_fu_583    |    0    |    3    |
|          |     select_ln801_fu_591     |    0    |    2    |
|          |    select_ln808_5_fu_625    |    0    |    2    |
|          |    select_ln801_1_fu_664    |    0    |    4    |
|          |    select_ln799_4_fu_678    |    0    |    5    |
|          |    select_ln796_3_fu_692    |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |       and_ln796_fu_319      |    0    |    2    |
|          |      and_ln796_1_fu_351     |    0    |    2    |
|          |      and_ln796_2_fu_363     |    0    |    2    |
|    and   |      and_ln796_3_fu_375     |    0    |    2    |
|          |       and_ln799_fu_453      |    0    |    2    |
|          |      and_ln799_1_fu_459     |    0    |    2    |
|          |       and_ln808_fu_529      |    0    |    2    |
|          |      and_ln799_2_fu_619     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       or_ln799_fu_395       |    0    |    2    |
|          |      or_ln799_1_fu_447      |    0    |    2    |
|    or    |       or_ln808_fu_479       |    0    |    2    |
|          |      or_ln808_1_fu_485      |    0    |    2    |
|          |      or_ln808_2_fu_549      |    0    |    2    |
|          |      or_ln808_3_fu_555      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln796_fu_309      |    0    |    2    |
|    xor   |       xor_ln799_fu_441      |    0    |    2    |
|          |       xor_ln808_fu_523      |    0    |    2    |
|          |      xor_ln799_1_fu_609     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | C_V_offset_read_read_fu_118 |    0    |    0    |
|          |      tmp_V_read_fu_124      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_130    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln808_write_fu_137  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_245         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln795_fu_255      |    0    |    0    |
|   zext   |      zext_ln808_fu_599      |    0    |    0    |
|          |      zext_ln321_fu_643      |    0    |    0    |
|          |     zext_ln321_1_fu_700     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln808_fu_259     |    0    |    0    |
|          |     trunc_ln808_1_fu_263    |    0    |    0    |
|          |     trunc_ln808_2_fu_315    |    0    |    0    |
|          |     trunc_ln808_3_fu_325    |    0    |    0    |
|   trunc  |     trunc_ln808_4_fu_409    |    0    |    0    |
|          |     trunc_ln808_5_fu_421    |    0    |    0    |
|          |     trunc_ln808_6_fu_499    |    0    |    0    |
|          |     trunc_ln808_7_fu_503    |    0    |    0    |
|          |     trunc_ln808_8_fu_569    |    0    |    0    |
|          |     trunc_ln808_9_fu_615    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     or_ln808_1_i_fu_267     |    0    |    0    |
|          |   or_ln808_1_mid_i_fu_329   |    0    |    0    |
|bitconcatenate|   or_ln808_1_mid3_i_fu_425  |    0    |    0    |
|          |   or_ln808_1_mid1_i_fu_573  |    0    |    0    |
|          |      trunc_ln_i_fu_633      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   207   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     C_V_addr_reg_774     |   64   |
|     add_ln321_reg_744    |   30   |
|     add_ln795_reg_719    |    6   |
|      c0_0_i_reg_157      |    2   |
|      c1_0_i_reg_179      |    2   |
|      c3_0_i_reg_201      |    2   |
|      c4_0_i_reg_223      |    2   |
|      c5_0_i_reg_234      |    2   |
|        c5_reg_749        |    2   |
|    icmp_ln795_reg_715    |    1   |
|indvar_flatten17_i_reg_190|    5   |
|indvar_flatten47_i_reg_168|    6   |
|indvar_flatten85_i_reg_146|    6   |
| indvar_flatten_i_reg_212 |    4   |
|   select_ln795_reg_724   |    2   |
|  select_ln796_2_reg_729  |    2   |
|  select_ln796_3_reg_764  |    6   |
|  select_ln799_3_reg_734  |    2   |
|  select_ln799_4_reg_759  |    5   |
|  select_ln801_1_reg_754  |    4   |
|   select_ln801_reg_739   |    2   |
|       tmp_V_reg_769      |   64   |
|    zext_ln795_reg_710    |   30   |
+--------------------------+--------+
|           Total          |   251  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_130 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_130 |  p1  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   130  ||  1.206  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   207  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   251  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   251  |   216  |
+-----------+--------+--------+--------+
