# Output products list for <ddrneu>
_xmsgs\pn_parser.xmsgs
ddrneu.gise
ddrneu.vho
ddrneu.xco
ddrneu.xise
ddrneu\docs\768c.pdf
ddrneu\docs\adr_cntrl_timing_0.xls
ddrneu\docs\read_data_timing_0.xls
ddrneu\docs\ug086.pdf
ddrneu\docs\write_data_timing_0.xls
ddrneu\docs\xapp454_sp3.url
ddrneu\example_design\datasheet.txt
ddrneu\example_design\log.txt
ddrneu\example_design\mig.prj
ddrneu\example_design\par\create_ise.bat
ddrneu\example_design\par\ddrneu.ucf
ddrneu\example_design\par\icon_coregen.xco
ddrneu\example_design\par\ila_coregen.xco
ddrneu\example_design\par\ise_flow.bat
ddrneu\example_design\par\ise_run.txt
ddrneu\example_design\par\makeproj.bat
ddrneu\example_design\par\mem_interface_top.ut
ddrneu\example_design\par\readme.txt
ddrneu\example_design\par\rem_files.bat
ddrneu\example_design\par\set_ise_prop.tcl
ddrneu\example_design\par\vio_coregen.xco
ddrneu\example_design\rtl\ddrneu.vhd
ddrneu\example_design\rtl\ddrneu_addr_gen_0.vhd
ddrneu\example_design\rtl\ddrneu_cal_ctl.vhd
ddrneu\example_design\rtl\ddrneu_cal_top.vhd
ddrneu\example_design\rtl\ddrneu_clk_dcm.vhd
ddrneu\example_design\rtl\ddrneu_cmd_fsm_0.vhd
ddrneu\example_design\rtl\ddrneu_cmp_data_0.vhd
ddrneu\example_design\rtl\ddrneu_controller_0.vhd
ddrneu\example_design\rtl\ddrneu_controller_iobs_0.vhd
ddrneu\example_design\rtl\ddrneu_data_gen_0.vhd
ddrneu\example_design\rtl\ddrneu_data_path_0.vhd
ddrneu\example_design\rtl\ddrneu_data_path_iobs_0.vhd
ddrneu\example_design\rtl\ddrneu_data_read_0.vhd
ddrneu\example_design\rtl\ddrneu_data_read_controller_0.vhd
ddrneu\example_design\rtl\ddrneu_data_write_0.vhd
ddrneu\example_design\rtl\ddrneu_dqs_delay_0.vhd
ddrneu\example_design\rtl\ddrneu_fifo_0_wr_en_0.vhd
ddrneu\example_design\rtl\ddrneu_fifo_1_wr_en_0.vhd
ddrneu\example_design\rtl\ddrneu_infrastructure.vhd
ddrneu\example_design\rtl\ddrneu_infrastructure_iobs_0.vhd
ddrneu\example_design\rtl\ddrneu_infrastructure_top.vhd
ddrneu\example_design\rtl\ddrneu_iobs_0.vhd
ddrneu\example_design\rtl\ddrneu_main_0.vhd
ddrneu\example_design\rtl\ddrneu_parameters_0.vhd
ddrneu\example_design\rtl\ddrneu_ram8d_0.vhd
ddrneu\example_design\rtl\ddrneu_rd_gray_cntr.vhd
ddrneu\example_design\rtl\ddrneu_s3_dm_iob.vhd
ddrneu\example_design\rtl\ddrneu_s3_dq_iob.vhd
ddrneu\example_design\rtl\ddrneu_s3_dqs_iob.vhd
ddrneu\example_design\rtl\ddrneu_tap_dly.vhd
ddrneu\example_design\rtl\ddrneu_test_bench_0.vhd
ddrneu\example_design\rtl\ddrneu_top_0.vhd
ddrneu\example_design\rtl\ddrneu_wr_gray_cntr.vhd
ddrneu\example_design\sim\ddr2_model.v
ddrneu\example_design\sim\ddr2_model_parameters.vh
ddrneu\example_design\sim\sim.do
ddrneu\example_design\sim\sim_tb_top.vhd
ddrneu\example_design\sim\wiredly.vhd
ddrneu\example_design\synth\ddrneu.lso
ddrneu\example_design\synth\ddrneu.prj
ddrneu\example_design\synth\mem_interface_top_synp.sdc
ddrneu\example_design\synth\script_synp.tcl
ddrneu\user_design\datasheet.txt
ddrneu\user_design\log.txt
ddrneu\user_design\mig.prj
ddrneu\user_design\par\create_ise.bat
ddrneu\user_design\par\ddrneu.ucf
ddrneu\user_design\par\icon_coregen.xco
ddrneu\user_design\par\ila_coregen.xco
ddrneu\user_design\par\ise_flow.bat
ddrneu\user_design\par\ise_run.txt
ddrneu\user_design\par\makeproj.bat
ddrneu\user_design\par\mem_interface_top.ut
ddrneu\user_design\par\readme.txt
ddrneu\user_design\par\rem_files.bat
ddrneu\user_design\par\set_ise_prop.tcl
ddrneu\user_design\par\vio_coregen.xco
ddrneu\user_design\rtl\ddrneu.vhd
ddrneu\user_design\rtl\ddrneu_cal_ctl.vhd
ddrneu\user_design\rtl\ddrneu_cal_top.vhd
ddrneu\user_design\rtl\ddrneu_clk_dcm.vhd
ddrneu\user_design\rtl\ddrneu_controller_0.vhd
ddrneu\user_design\rtl\ddrneu_controller_iobs_0.vhd
ddrneu\user_design\rtl\ddrneu_data_path_0.vhd
ddrneu\user_design\rtl\ddrneu_data_path_iobs_0.vhd
ddrneu\user_design\rtl\ddrneu_data_read_0.vhd
ddrneu\user_design\rtl\ddrneu_data_read_controller_0.vhd
ddrneu\user_design\rtl\ddrneu_data_write_0.vhd
ddrneu\user_design\rtl\ddrneu_dqs_delay_0.vhd
ddrneu\user_design\rtl\ddrneu_fifo_0_wr_en_0.vhd
ddrneu\user_design\rtl\ddrneu_fifo_1_wr_en_0.vhd
ddrneu\user_design\rtl\ddrneu_infrastructure.vhd
ddrneu\user_design\rtl\ddrneu_infrastructure_iobs_0.vhd
ddrneu\user_design\rtl\ddrneu_infrastructure_top.vhd
ddrneu\user_design\rtl\ddrneu_iobs_0.vhd
ddrneu\user_design\rtl\ddrneu_parameters_0.vhd
ddrneu\user_design\rtl\ddrneu_ram8d_0.vhd
ddrneu\user_design\rtl\ddrneu_rd_gray_cntr.vhd
ddrneu\user_design\rtl\ddrneu_s3_dm_iob.vhd
ddrneu\user_design\rtl\ddrneu_s3_dq_iob.vhd
ddrneu\user_design\rtl\ddrneu_s3_dqs_iob.vhd
ddrneu\user_design\rtl\ddrneu_tap_dly.vhd
ddrneu\user_design\rtl\ddrneu_top_0.vhd
ddrneu\user_design\rtl\ddrneu_wr_gray_cntr.vhd
ddrneu\user_design\sim\ddr2_model.v
ddrneu\user_design\sim\ddr2_model_parameters.vh
ddrneu\user_design\sim\ddrneu_addr_gen_0.vhd
ddrneu\user_design\sim\ddrneu_cmd_fsm_0.vhd
ddrneu\user_design\sim\ddrneu_cmp_data_0.vhd
ddrneu\user_design\sim\ddrneu_data_gen_0.vhd
ddrneu\user_design\sim\ddrneu_test_bench_0.vhd
ddrneu\user_design\sim\sim.do
ddrneu\user_design\sim\sim_tb_top.vhd
ddrneu\user_design\sim\wiredly.vhd
ddrneu\user_design\synth\ddrneu.lso
ddrneu\user_design\synth\ddrneu.prj
ddrneu\user_design\synth\mem_interface_top_synp.sdc
ddrneu\user_design\synth\script_synp.tcl
ddrneu_flist.txt
ddrneu_xmdf.tcl
