
ATSAM4_OTA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004728  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404728  00404728  00014728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000954  20000000  00404730  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00002718  20000954  00405084  00020954  2**2
                  ALLOC
  4 .stack        00003004  2000306c  0040779c  00020954  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00020954  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002097e  2**0
                  CONTENTS, READONLY
  7 .debug_info   00016672  00000000  00000000  000209d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003234  00000000  00000000  00037049  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007064  00000000  00000000  0003a27d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cb0  00000000  00000000  000412e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ba8  00000000  00000000  00041f91  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000171d4  00000000  00000000  00042b39  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010e1e  00000000  00000000  00059d0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00056c32  00000000  00000000  0006ab2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003c84  00000000  00000000  000c1760  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	70 60 00 20 fd 27 40 00 c5 28 40 00 c5 28 40 00     p`. .'@..(@..(@.
  400010:	c5 28 40 00 c5 28 40 00 c5 28 40 00 00 00 00 00     .(@..(@..(@.....
	...
  40002c:	c5 28 40 00 c5 28 40 00 00 00 00 00 c5 28 40 00     .(@..(@......(@.
  40003c:	c5 28 40 00 c5 28 40 00 c5 28 40 00 c5 28 40 00     .(@..(@..(@..(@.
  40004c:	c5 28 40 00 c5 28 40 00 c5 28 40 00 c5 28 40 00     .(@..(@..(@..(@.
  40005c:	c5 28 40 00 c5 28 40 00 05 0d 40 00 00 00 00 00     .(@..(@...@.....
  40006c:	11 21 40 00 29 21 40 00 41 21 40 00 c5 28 40 00     .!@.)!@.A!@..(@.
  40007c:	c5 28 40 00 00 00 00 00 00 00 00 00 c5 28 40 00     .(@..........(@.
  40008c:	c5 28 40 00 c5 28 40 00 c5 28 40 00 c5 28 40 00     .(@..(@..(@..(@.
  40009c:	c5 28 40 00 c5 28 40 00 c5 28 40 00 c5 28 40 00     .(@..(@..(@..(@.
  4000ac:	c5 28 40 00 c5 28 40 00 c5 28 40 00 c5 28 40 00     .(@..(@..(@..(@.
  4000bc:	c5 28 40 00 c5 28 40 00 c5 28 40 00 c5 28 40 00     .(@..(@..(@..(@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000954 	.word	0x20000954
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00404730 	.word	0x00404730

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00404730 	.word	0x00404730
  40012c:	20000958 	.word	0x20000958
  400130:	00404730 	.word	0x00404730
  400134:	00000000 	.word	0x00000000

00400138 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400138:	b480      	push	{r7}
  40013a:	b083      	sub	sp, #12
  40013c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40013e:	f3ef 8310 	mrs	r3, PRIMASK
  400142:	607b      	str	r3, [r7, #4]
  return(result);
  400144:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400146:	2b00      	cmp	r3, #0
  400148:	bf0c      	ite	eq
  40014a:	2301      	moveq	r3, #1
  40014c:	2300      	movne	r3, #0
  40014e:	b2db      	uxtb	r3, r3
  400150:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400152:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400154:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400158:	4b04      	ldr	r3, [pc, #16]	; (40016c <cpu_irq_save+0x34>)
  40015a:	2200      	movs	r2, #0
  40015c:	701a      	strb	r2, [r3, #0]
	return flags;
  40015e:	683b      	ldr	r3, [r7, #0]
}
  400160:	4618      	mov	r0, r3
  400162:	370c      	adds	r7, #12
  400164:	46bd      	mov	sp, r7
  400166:	bc80      	pop	{r7}
  400168:	4770      	bx	lr
  40016a:	bf00      	nop
  40016c:	2000010b 	.word	0x2000010b

00400170 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400170:	b480      	push	{r7}
  400172:	b083      	sub	sp, #12
  400174:	af00      	add	r7, sp, #0
  400176:	6078      	str	r0, [r7, #4]
	return (flags);
  400178:	687b      	ldr	r3, [r7, #4]
  40017a:	2b00      	cmp	r3, #0
  40017c:	bf14      	ite	ne
  40017e:	2301      	movne	r3, #1
  400180:	2300      	moveq	r3, #0
  400182:	b2db      	uxtb	r3, r3
}
  400184:	4618      	mov	r0, r3
  400186:	370c      	adds	r7, #12
  400188:	46bd      	mov	sp, r7
  40018a:	bc80      	pop	{r7}
  40018c:	4770      	bx	lr
	...

00400190 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400190:	b580      	push	{r7, lr}
  400192:	b082      	sub	sp, #8
  400194:	af00      	add	r7, sp, #0
  400196:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400198:	6878      	ldr	r0, [r7, #4]
  40019a:	4b07      	ldr	r3, [pc, #28]	; (4001b8 <cpu_irq_restore+0x28>)
  40019c:	4798      	blx	r3
  40019e:	4603      	mov	r3, r0
  4001a0:	2b00      	cmp	r3, #0
  4001a2:	d005      	beq.n	4001b0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4001a4:	4b05      	ldr	r3, [pc, #20]	; (4001bc <cpu_irq_restore+0x2c>)
  4001a6:	2201      	movs	r2, #1
  4001a8:	701a      	strb	r2, [r3, #0]
  4001aa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4001ae:	b662      	cpsie	i
}
  4001b0:	bf00      	nop
  4001b2:	3708      	adds	r7, #8
  4001b4:	46bd      	mov	sp, r7
  4001b6:	bd80      	pop	{r7, pc}
  4001b8:	00400171 	.word	0x00400171
  4001bc:	2000010b 	.word	0x2000010b

004001c0 <efc_init>:
 * \param ul_fws The number of wait states in cycle (no shift).
 *
 * \return 0 if successful.
 */
uint32_t efc_init(Efc *p_efc, uint32_t ul_access_mode, uint32_t ul_fws)
{
  4001c0:	b580      	push	{r7, lr}
  4001c2:	b084      	sub	sp, #16
  4001c4:	af00      	add	r7, sp, #0
  4001c6:	60f8      	str	r0, [r7, #12]
  4001c8:	60b9      	str	r1, [r7, #8]
  4001ca:	607a      	str	r2, [r7, #4]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
	efc_write_fmr(p_efc, ul_access_mode | EEFC_FMR_FWS(ul_fws) | EEFC_FMR_CLOE);
  4001cc:	687b      	ldr	r3, [r7, #4]
  4001ce:	021b      	lsls	r3, r3, #8
  4001d0:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
  4001d4:	68bb      	ldr	r3, [r7, #8]
  4001d6:	4313      	orrs	r3, r2
  4001d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
  4001dc:	4619      	mov	r1, r3
  4001de:	68f8      	ldr	r0, [r7, #12]
  4001e0:	4b03      	ldr	r3, [pc, #12]	; (4001f0 <efc_init+0x30>)
  4001e2:	4798      	blx	r3
#else
	efc_write_fmr(p_efc, ul_access_mode | EEFC_FMR_FWS(ul_fws));
#endif
	return EFC_RC_OK;
  4001e4:	2300      	movs	r3, #0
}
  4001e6:	4618      	mov	r0, r3
  4001e8:	3710      	adds	r7, #16
  4001ea:	46bd      	mov	sp, r7
  4001ec:	bd80      	pop	{r7, pc}
  4001ee:	bf00      	nop
  4001f0:	200000b5 	.word	0x200000b5

004001f4 <efc_perform_command>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
  4001f4:	b580      	push	{r7, lr}
  4001f6:	b086      	sub	sp, #24
  4001f8:	af00      	add	r7, sp, #0
  4001fa:	60f8      	str	r0, [r7, #12]
  4001fc:	60b9      	str	r1, [r7, #8]
  4001fe:	607a      	str	r2, [r7, #4]
	uint32_t result;
	irqflags_t flags;

	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
  400200:	68bb      	ldr	r3, [r7, #8]
  400202:	2b0e      	cmp	r3, #14
  400204:	d002      	beq.n	40020c <efc_perform_command+0x18>
  400206:	68bb      	ldr	r3, [r7, #8]
  400208:	2b0f      	cmp	r3, #15
  40020a:	d102      	bne.n	400212 <efc_perform_command+0x1e>
		return EFC_RC_NOT_SUPPORT;
  40020c:	f04f 33ff 	mov.w	r3, #4294967295
  400210:	e016      	b.n	400240 <efc_perform_command+0x4c>
	}

	flags = cpu_irq_save();
  400212:	4b0d      	ldr	r3, [pc, #52]	; (400248 <efc_perform_command+0x54>)
  400214:	4798      	blx	r3
  400216:	6178      	str	r0, [r7, #20]
	/* Use RAM Function. */
	result = efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
  400218:	687b      	ldr	r3, [r7, #4]
  40021a:	021b      	lsls	r3, r3, #8
  40021c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  400220:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
			EEFC_FCR_FCMD(ul_command));
  400224:	68ba      	ldr	r2, [r7, #8]
  400226:	b2d2      	uxtb	r2, r2
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
  400228:	4313      	orrs	r3, r2
	result = efc_perform_fcr(p_efc,
  40022a:	f043 43b4 	orr.w	r3, r3, #1509949440	; 0x5a000000
  40022e:	4619      	mov	r1, r3
  400230:	68f8      	ldr	r0, [r7, #12]
  400232:	4b06      	ldr	r3, [pc, #24]	; (40024c <efc_perform_command+0x58>)
  400234:	4798      	blx	r3
  400236:	6138      	str	r0, [r7, #16]
	cpu_irq_restore(flags);
  400238:	6978      	ldr	r0, [r7, #20]
  40023a:	4b05      	ldr	r3, [pc, #20]	; (400250 <efc_perform_command+0x5c>)
  40023c:	4798      	blx	r3
	return result;
  40023e:	693b      	ldr	r3, [r7, #16]
}
  400240:	4618      	mov	r0, r3
  400242:	3718      	adds	r7, #24
  400244:	46bd      	mov	sp, r7
  400246:	bd80      	pop	{r7, pc}
  400248:	00400139 	.word	0x00400139
  40024c:	200000cf 	.word	0x200000cf
  400250:	00400191 	.word	0x00400191

00400254 <efc_get_result>:
 * \param p_efc Pointer to an EFC instance.
 *
 * \return The result of the last executed command.
 */
uint32_t efc_get_result(Efc *p_efc)
{
  400254:	b480      	push	{r7}
  400256:	b083      	sub	sp, #12
  400258:	af00      	add	r7, sp, #0
  40025a:	6078      	str	r0, [r7, #4]
	return p_efc->EEFC_FRR;
  40025c:	687b      	ldr	r3, [r7, #4]
  40025e:	68db      	ldr	r3, [r3, #12]
}
  400260:	4618      	mov	r0, r3
  400262:	370c      	adds	r7, #12
  400264:	46bd      	mov	sp, r7
  400266:	bc80      	pop	{r7}
  400268:	4770      	bx	lr
	...

0040026c <translate_address>:
 * \param pus_page The first page accessed.
 * \param pus_offset Byte offset in the first page.
 */
static void translate_address(Efc **pp_efc, uint32_t ul_addr,
		uint16_t *pus_page, uint16_t *pus_offset)
{
  40026c:	b580      	push	{r7, lr}
  40026e:	b088      	sub	sp, #32
  400270:	af00      	add	r7, sp, #0
  400272:	60f8      	str	r0, [r7, #12]
  400274:	60b9      	str	r1, [r7, #8]
  400276:	607a      	str	r2, [r7, #4]
  400278:	603b      	str	r3, [r7, #0]
		us_page = (ul_addr - IFLASH0_ADDR) / IFLASH0_PAGE_SIZE;
		us_offset = (ul_addr - IFLASH0_ADDR) % IFLASH0_PAGE_SIZE;
	}
#elif (SAM4SD16 || SAM4SD32 || SAM4C32 || SAM4CMP32 || SAM4CMS32)
	uint32_t uc_gpnvm2;
	uc_gpnvm2 = flash_is_gpnvm_set(2);
  40027a:	2002      	movs	r0, #2
  40027c:	4b20      	ldr	r3, [pc, #128]	; (400300 <translate_address+0x94>)
  40027e:	4798      	blx	r3
  400280:	6178      	str	r0, [r7, #20]
	if (ul_addr >= IFLASH1_ADDR) {
  400282:	68bb      	ldr	r3, [r7, #8]
  400284:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
  400288:	d312      	bcc.n	4002b0 <translate_address+0x44>
		if(uc_gpnvm2 == FLASH_RC_YES) {
  40028a:	697b      	ldr	r3, [r7, #20]
  40028c:	2b01      	cmp	r3, #1
  40028e:	d102      	bne.n	400296 <translate_address+0x2a>
			p_efc = EFC0;
  400290:	4b1c      	ldr	r3, [pc, #112]	; (400304 <translate_address+0x98>)
  400292:	61fb      	str	r3, [r7, #28]
  400294:	e001      	b.n	40029a <translate_address+0x2e>
		} else {
			p_efc = EFC1;
  400296:	4b1c      	ldr	r3, [pc, #112]	; (400308 <translate_address+0x9c>)
  400298:	61fb      	str	r3, [r7, #28]
		}
		us_page = (ul_addr - IFLASH1_ADDR) / IFLASH1_PAGE_SIZE;
  40029a:	68bb      	ldr	r3, [r7, #8]
  40029c:	f5a3 03a0 	sub.w	r3, r3, #5242880	; 0x500000
  4002a0:	0a5b      	lsrs	r3, r3, #9
  4002a2:	837b      	strh	r3, [r7, #26]
		us_offset = (ul_addr - IFLASH1_ADDR) % IFLASH1_PAGE_SIZE;
  4002a4:	68bb      	ldr	r3, [r7, #8]
  4002a6:	b29b      	uxth	r3, r3
  4002a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4002ac:	833b      	strh	r3, [r7, #24]
  4002ae:	e011      	b.n	4002d4 <translate_address+0x68>
	} else {
		if(uc_gpnvm2 == FLASH_RC_YES) {
  4002b0:	697b      	ldr	r3, [r7, #20]
  4002b2:	2b01      	cmp	r3, #1
  4002b4:	d102      	bne.n	4002bc <translate_address+0x50>
			p_efc = EFC1;
  4002b6:	4b14      	ldr	r3, [pc, #80]	; (400308 <translate_address+0x9c>)
  4002b8:	61fb      	str	r3, [r7, #28]
  4002ba:	e001      	b.n	4002c0 <translate_address+0x54>
		} else {
			p_efc = EFC0;
  4002bc:	4b11      	ldr	r3, [pc, #68]	; (400304 <translate_address+0x98>)
  4002be:	61fb      	str	r3, [r7, #28]
		}
		us_page = (ul_addr - IFLASH0_ADDR) / IFLASH0_PAGE_SIZE;
  4002c0:	68bb      	ldr	r3, [r7, #8]
  4002c2:	f5a3 0380 	sub.w	r3, r3, #4194304	; 0x400000
  4002c6:	0a5b      	lsrs	r3, r3, #9
  4002c8:	837b      	strh	r3, [r7, #26]
		us_offset = (ul_addr - IFLASH0_ADDR) % IFLASH0_PAGE_SIZE;
  4002ca:	68bb      	ldr	r3, [r7, #8]
  4002cc:	b29b      	uxth	r3, r3
  4002ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4002d2:	833b      	strh	r3, [r7, #24]
	us_page = (ul_addr - IFLASH_ADDR) / IFLASH_PAGE_SIZE;
	us_offset = (ul_addr - IFLASH_ADDR) % IFLASH_PAGE_SIZE;
#endif

	/* Store values */
	if (pp_efc) {
  4002d4:	68fb      	ldr	r3, [r7, #12]
  4002d6:	2b00      	cmp	r3, #0
  4002d8:	d002      	beq.n	4002e0 <translate_address+0x74>
		*pp_efc = p_efc;
  4002da:	68fb      	ldr	r3, [r7, #12]
  4002dc:	69fa      	ldr	r2, [r7, #28]
  4002de:	601a      	str	r2, [r3, #0]
	}

	if (pus_page) {
  4002e0:	687b      	ldr	r3, [r7, #4]
  4002e2:	2b00      	cmp	r3, #0
  4002e4:	d002      	beq.n	4002ec <translate_address+0x80>
		*pus_page = us_page;
  4002e6:	687b      	ldr	r3, [r7, #4]
  4002e8:	8b7a      	ldrh	r2, [r7, #26]
  4002ea:	801a      	strh	r2, [r3, #0]
	}

	if (pus_offset) {
  4002ec:	683b      	ldr	r3, [r7, #0]
  4002ee:	2b00      	cmp	r3, #0
  4002f0:	d002      	beq.n	4002f8 <translate_address+0x8c>
		*pus_offset = us_offset;
  4002f2:	683b      	ldr	r3, [r7, #0]
  4002f4:	8b3a      	ldrh	r2, [r7, #24]
  4002f6:	801a      	strh	r2, [r3, #0]
	}
}
  4002f8:	bf00      	nop
  4002fa:	3720      	adds	r7, #32
  4002fc:	46bd      	mov	sp, r7
  4002fe:	bd80      	pop	{r7, pc}
  400300:	004006c1 	.word	0x004006c1
  400304:	400e0a00 	.word	0x400e0a00
  400308:	400e0c00 	.word	0x400e0c00

0040030c <compute_address>:
 * \param us_offset Byte offset inside page.
 * \param pul_addr Computed address (optional).
 */
static void compute_address(Efc *p_efc, uint16_t us_page, uint16_t us_offset,
		uint32_t *pul_addr)
{
  40030c:	b580      	push	{r7, lr}
  40030e:	b086      	sub	sp, #24
  400310:	af00      	add	r7, sp, #0
  400312:	60f8      	str	r0, [r7, #12]
  400314:	607b      	str	r3, [r7, #4]
  400316:	460b      	mov	r3, r1
  400318:	817b      	strh	r3, [r7, #10]
  40031a:	4613      	mov	r3, r2
  40031c:	813b      	strh	r3, [r7, #8]
/* Dual bank flash */
#ifdef EFC1
	/* Compute address */
#if (SAM4SD16 || SAM4SD32 || SAM4C32 || SAM4CMP32 || SAM4CMS32)
	uint32_t uc_gpnvm2;
	uc_gpnvm2 = flash_is_gpnvm_set(2);
  40031e:	2002      	movs	r0, #2
  400320:	4b1a      	ldr	r3, [pc, #104]	; (40038c <compute_address+0x80>)
  400322:	4798      	blx	r3
  400324:	6138      	str	r0, [r7, #16]
	if (p_efc == EFC0) {
  400326:	68fb      	ldr	r3, [r7, #12]
  400328:	4a19      	ldr	r2, [pc, #100]	; (400390 <compute_address+0x84>)
  40032a:	4293      	cmp	r3, r2
  40032c:	d112      	bne.n	400354 <compute_address+0x48>
		if(uc_gpnvm2 == FLASH_RC_YES) {
  40032e:	693b      	ldr	r3, [r7, #16]
  400330:	2b01      	cmp	r3, #1
  400332:	d107      	bne.n	400344 <compute_address+0x38>
			ul_addr = IFLASH1_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
  400334:	897b      	ldrh	r3, [r7, #10]
  400336:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
  40033a:	025a      	lsls	r2, r3, #9
  40033c:	893b      	ldrh	r3, [r7, #8]
  40033e:	4413      	add	r3, r2
  400340:	617b      	str	r3, [r7, #20]
  400342:	e019      	b.n	400378 <compute_address+0x6c>
		} else {
			ul_addr = IFLASH0_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
  400344:	897b      	ldrh	r3, [r7, #10]
  400346:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
  40034a:	025a      	lsls	r2, r3, #9
  40034c:	893b      	ldrh	r3, [r7, #8]
  40034e:	4413      	add	r3, r2
  400350:	617b      	str	r3, [r7, #20]
  400352:	e011      	b.n	400378 <compute_address+0x6c>
		}
	} else {
		if(uc_gpnvm2 == FLASH_RC_YES) {
  400354:	693b      	ldr	r3, [r7, #16]
  400356:	2b01      	cmp	r3, #1
  400358:	d107      	bne.n	40036a <compute_address+0x5e>
			ul_addr = IFLASH0_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
  40035a:	897b      	ldrh	r3, [r7, #10]
  40035c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
  400360:	025a      	lsls	r2, r3, #9
  400362:	893b      	ldrh	r3, [r7, #8]
  400364:	4413      	add	r3, r2
  400366:	617b      	str	r3, [r7, #20]
  400368:	e006      	b.n	400378 <compute_address+0x6c>
		} else {
			ul_addr = IFLASH1_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
  40036a:	897b      	ldrh	r3, [r7, #10]
  40036c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
  400370:	025a      	lsls	r2, r3, #9
  400372:	893b      	ldrh	r3, [r7, #8]
  400374:	4413      	add	r3, r2
  400376:	617b      	str	r3, [r7, #20]
	/* Compute address */
	ul_addr = IFLASH_ADDR + us_page * IFLASH_PAGE_SIZE + us_offset;
#endif

	/* Store result */
	if (pul_addr != NULL) {
  400378:	687b      	ldr	r3, [r7, #4]
  40037a:	2b00      	cmp	r3, #0
  40037c:	d002      	beq.n	400384 <compute_address+0x78>
		*pul_addr = ul_addr;
  40037e:	687b      	ldr	r3, [r7, #4]
  400380:	697a      	ldr	r2, [r7, #20]
  400382:	601a      	str	r2, [r3, #0]
	}
}
  400384:	bf00      	nop
  400386:	3718      	adds	r7, #24
  400388:	46bd      	mov	sp, r7
  40038a:	bd80      	pop	{r7, pc}
  40038c:	004006c1 	.word	0x004006c1
  400390:	400e0a00 	.word	0x400e0a00

00400394 <compute_lock_range>:
 * \param pul_actual_start Actual start address of lock range.
 * \param pul_actual_end Actual end address of lock range.
 */
static void compute_lock_range(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
  400394:	b480      	push	{r7}
  400396:	b087      	sub	sp, #28
  400398:	af00      	add	r7, sp, #0
  40039a:	60f8      	str	r0, [r7, #12]
  40039c:	60b9      	str	r1, [r7, #8]
  40039e:	607a      	str	r2, [r7, #4]
  4003a0:	603b      	str	r3, [r7, #0]
	uint32_t ul_actual_start, ul_actual_end;

	ul_actual_start = ul_start - (ul_start % IFLASH_LOCK_REGION_SIZE);
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
  4003a8:	f023 031f 	bic.w	r3, r3, #31
  4003ac:	617b      	str	r3, [r7, #20]
	ul_actual_end = ul_end - (ul_end % IFLASH_LOCK_REGION_SIZE) +
  4003ae:	68bb      	ldr	r3, [r7, #8]
  4003b0:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
  4003b4:	f023 031f 	bic.w	r3, r3, #31
  4003b8:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
  4003bc:	331f      	adds	r3, #31
  4003be:	613b      	str	r3, [r7, #16]
			IFLASH_LOCK_REGION_SIZE - 1;

	if (pul_actual_start) {
  4003c0:	687b      	ldr	r3, [r7, #4]
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d002      	beq.n	4003cc <compute_lock_range+0x38>
		*pul_actual_start = ul_actual_start;
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	697a      	ldr	r2, [r7, #20]
  4003ca:	601a      	str	r2, [r3, #0]
	}

	if (pul_actual_end) {
  4003cc:	683b      	ldr	r3, [r7, #0]
  4003ce:	2b00      	cmp	r3, #0
  4003d0:	d002      	beq.n	4003d8 <compute_lock_range+0x44>
		*pul_actual_end = ul_actual_end;
  4003d2:	683b      	ldr	r3, [r7, #0]
  4003d4:	693a      	ldr	r2, [r7, #16]
  4003d6:	601a      	str	r2, [r3, #0]
	}
}
  4003d8:	bf00      	nop
  4003da:	371c      	adds	r7, #28
  4003dc:	46bd      	mov	sp, r7
  4003de:	bc80      	pop	{r7}
  4003e0:	4770      	bx	lr
	...

004003e4 <flash_init>:
 * \param ul_fws The number of wait states in cycle (no shift).
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_init(uint32_t ul_mode, uint32_t ul_fws)
{
  4003e4:	b580      	push	{r7, lr}
  4003e6:	b082      	sub	sp, #8
  4003e8:	af00      	add	r7, sp, #0
  4003ea:	6078      	str	r0, [r7, #4]
  4003ec:	6039      	str	r1, [r7, #0]
	efc_init(EFC, ul_mode, ul_fws);
  4003ee:	683a      	ldr	r2, [r7, #0]
  4003f0:	6879      	ldr	r1, [r7, #4]
  4003f2:	4806      	ldr	r0, [pc, #24]	; (40040c <flash_init+0x28>)
  4003f4:	4b06      	ldr	r3, [pc, #24]	; (400410 <flash_init+0x2c>)
  4003f6:	4798      	blx	r3

#ifdef EFC1
	efc_init(EFC1, ul_mode, ul_fws);
  4003f8:	683a      	ldr	r2, [r7, #0]
  4003fa:	6879      	ldr	r1, [r7, #4]
  4003fc:	4805      	ldr	r0, [pc, #20]	; (400414 <flash_init+0x30>)
  4003fe:	4b04      	ldr	r3, [pc, #16]	; (400410 <flash_init+0x2c>)
  400400:	4798      	blx	r3
#endif

	return FLASH_RC_OK;
  400402:	2300      	movs	r3, #0
}
  400404:	4618      	mov	r0, r3
  400406:	3708      	adds	r7, #8
  400408:	46bd      	mov	sp, r7
  40040a:	bd80      	pop	{r7, pc}
  40040c:	400e0a00 	.word	0x400e0a00
  400410:	004001c1 	.word	0x004001c1
  400414:	400e0c00 	.word	0x400e0c00

00400418 <flash_erase_sector>:
 * \param ul_address Flash sector start address.
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_erase_sector(uint32_t ul_address)
{
  400418:	b590      	push	{r4, r7, lr}
  40041a:	b085      	sub	sp, #20
  40041c:	af00      	add	r7, sp, #0
  40041e:	6078      	str	r0, [r7, #4]
	Efc *p_efc;
	uint16_t us_page;

	translate_address(&p_efc, ul_address, &us_page, NULL);
  400420:	f107 020a 	add.w	r2, r7, #10
  400424:	f107 000c 	add.w	r0, r7, #12
  400428:	2300      	movs	r3, #0
  40042a:	6879      	ldr	r1, [r7, #4]
  40042c:	4c08      	ldr	r4, [pc, #32]	; (400450 <flash_erase_sector+0x38>)
  40042e:	47a0      	blx	r4

	if (EFC_RC_OK != efc_perform_command(p_efc, EFC_FCMD_ES, us_page)) {
  400430:	68fb      	ldr	r3, [r7, #12]
  400432:	897a      	ldrh	r2, [r7, #10]
  400434:	2111      	movs	r1, #17
  400436:	4618      	mov	r0, r3
  400438:	4b06      	ldr	r3, [pc, #24]	; (400454 <flash_erase_sector+0x3c>)
  40043a:	4798      	blx	r3
  40043c:	4603      	mov	r3, r0
  40043e:	2b00      	cmp	r3, #0
  400440:	d001      	beq.n	400446 <flash_erase_sector+0x2e>
		return FLASH_RC_ERROR;
  400442:	2310      	movs	r3, #16
  400444:	e000      	b.n	400448 <flash_erase_sector+0x30>
	}

	return FLASH_RC_OK;
  400446:	2300      	movs	r3, #0
}
  400448:	4618      	mov	r0, r3
  40044a:	3714      	adds	r7, #20
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	0040026d 	.word	0x0040026d
  400454:	004001f5 	.word	0x004001f5

00400458 <flash_write>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_write(uint32_t ul_address, const void *p_buffer,
		uint32_t ul_size, uint32_t ul_erase_flag)
{
  400458:	b590      	push	{r4, r7, lr}
  40045a:	b08f      	sub	sp, #60	; 0x3c
  40045c:	af00      	add	r7, sp, #0
  40045e:	60f8      	str	r0, [r7, #12]
  400460:	60b9      	str	r1, [r7, #8]
  400462:	607a      	str	r2, [r7, #4]
  400464:	603b      	str	r3, [r7, #0]
	uint32_t ul_page_addr;
	uint16_t us_padding;
	uint32_t ul_error;
	uint32_t ul_idx;
	uint32_t *p_aligned_dest;
	uint8_t *puc_page_buffer = (uint8_t *) gs_ul_page_buffer;
  400466:	4b43      	ldr	r3, [pc, #268]	; (400574 <flash_write+0x11c>)
  400468:	62bb      	str	r3, [r7, #40]	; 0x28

	translate_address(&p_efc, ul_address, &us_page, &us_offset);
  40046a:	f107 0318 	add.w	r3, r7, #24
  40046e:	f107 021a 	add.w	r2, r7, #26
  400472:	f107 001c 	add.w	r0, r7, #28
  400476:	68f9      	ldr	r1, [r7, #12]
  400478:	4c3f      	ldr	r4, [pc, #252]	; (400578 <flash_write+0x120>)
  40047a:	47a0      	blx	r4
#else
	UNUSED(ul_fws_temp);
#endif

	/* Write all pages */
	while (ul_size > 0) {
  40047c:	e071      	b.n	400562 <flash_write+0x10a>
		/* Copy data in temporary buffer to avoid alignment problems. */
		writeSize = Min((uint32_t) IFLASH_PAGE_SIZE - us_offset,
  40047e:	8b3b      	ldrh	r3, [r7, #24]
  400480:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
  400484:	687b      	ldr	r3, [r7, #4]
  400486:	4293      	cmp	r3, r2
  400488:	bf28      	it	cs
  40048a:	4613      	movcs	r3, r2
  40048c:	627b      	str	r3, [r7, #36]	; 0x24
				ul_size);
		compute_address(p_efc, us_page, 0, &ul_page_addr);
  40048e:	69f8      	ldr	r0, [r7, #28]
  400490:	8b79      	ldrh	r1, [r7, #26]
  400492:	f107 0314 	add.w	r3, r7, #20
  400496:	2200      	movs	r2, #0
  400498:	4c38      	ldr	r4, [pc, #224]	; (40057c <flash_write+0x124>)
  40049a:	47a0      	blx	r4
		us_padding = IFLASH_PAGE_SIZE - us_offset - writeSize;
  40049c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40049e:	b29b      	uxth	r3, r3
  4004a0:	425b      	negs	r3, r3
  4004a2:	b29a      	uxth	r2, r3
  4004a4:	8b3b      	ldrh	r3, [r7, #24]
  4004a6:	1ad3      	subs	r3, r2, r3
  4004a8:	b29b      	uxth	r3, r3
  4004aa:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4004ae:	847b      	strh	r3, [r7, #34]	; 0x22

		/* Pre-buffer data */
		memcpy(puc_page_buffer, (void *)ul_page_addr, us_offset);
  4004b0:	697b      	ldr	r3, [r7, #20]
  4004b2:	4619      	mov	r1, r3
  4004b4:	8b3b      	ldrh	r3, [r7, #24]
  4004b6:	461a      	mov	r2, r3
  4004b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  4004ba:	4b31      	ldr	r3, [pc, #196]	; (400580 <flash_write+0x128>)
  4004bc:	4798      	blx	r3

		/* Buffer data */
		memcpy(puc_page_buffer + us_offset, p_buffer, writeSize);
  4004be:	8b3b      	ldrh	r3, [r7, #24]
  4004c0:	461a      	mov	r2, r3
  4004c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4004c4:	4413      	add	r3, r2
  4004c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4004c8:	68b9      	ldr	r1, [r7, #8]
  4004ca:	4618      	mov	r0, r3
  4004cc:	4b2c      	ldr	r3, [pc, #176]	; (400580 <flash_write+0x128>)
  4004ce:	4798      	blx	r3

		/* Post-buffer data */
		memcpy(puc_page_buffer + us_offset + writeSize,
  4004d0:	8b3b      	ldrh	r3, [r7, #24]
  4004d2:	461a      	mov	r2, r3
  4004d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4004d6:	4413      	add	r3, r2
  4004d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4004da:	18d0      	adds	r0, r2, r3
				(void *)(ul_page_addr + us_offset + writeSize),
  4004dc:	8b3b      	ldrh	r3, [r7, #24]
  4004de:	461a      	mov	r2, r3
  4004e0:	697b      	ldr	r3, [r7, #20]
  4004e2:	441a      	add	r2, r3
  4004e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4004e6:	4413      	add	r3, r2
		memcpy(puc_page_buffer + us_offset + writeSize,
  4004e8:	4619      	mov	r1, r3
  4004ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
  4004ec:	461a      	mov	r2, r3
  4004ee:	4b24      	ldr	r3, [pc, #144]	; (400580 <flash_write+0x128>)
  4004f0:	4798      	blx	r3

		/* Write page.
		 * Writing 8-bit and 16-bit data is not allowed and may lead to
		 * unpredictable data corruption.
		 */
		p_aligned_dest = (uint32_t *) ul_page_addr;
  4004f2:	697b      	ldr	r3, [r7, #20]
  4004f4:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / sizeof(uint32_t));
  4004f6:	2300      	movs	r3, #0
  4004f8:	633b      	str	r3, [r7, #48]	; 0x30
  4004fa:	e00a      	b.n	400512 <flash_write+0xba>
				++ul_idx) {
			*p_aligned_dest++ = gs_ul_page_buffer[ul_idx];
  4004fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004fe:	1d1a      	adds	r2, r3, #4
  400500:	62fa      	str	r2, [r7, #44]	; 0x2c
  400502:	491c      	ldr	r1, [pc, #112]	; (400574 <flash_write+0x11c>)
  400504:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  400506:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  40050a:	601a      	str	r2, [r3, #0]
				++ul_idx) {
  40050c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40050e:	3301      	adds	r3, #1
  400510:	633b      	str	r3, [r7, #48]	; 0x30
		for (ul_idx = 0; ul_idx < (IFLASH_PAGE_SIZE / sizeof(uint32_t));
  400512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400514:	2b7f      	cmp	r3, #127	; 0x7f
  400516:	d9f1      	bls.n	4004fc <flash_write+0xa4>
		}

		if (ul_erase_flag) {
  400518:	683b      	ldr	r3, [r7, #0]
  40051a:	2b00      	cmp	r3, #0
  40051c:	d007      	beq.n	40052e <flash_write+0xd6>
			ul_error = efc_perform_command(p_efc, EFC_FCMD_EWP,
  40051e:	69fb      	ldr	r3, [r7, #28]
  400520:	8b7a      	ldrh	r2, [r7, #26]
  400522:	2103      	movs	r1, #3
  400524:	4618      	mov	r0, r3
  400526:	4b17      	ldr	r3, [pc, #92]	; (400584 <flash_write+0x12c>)
  400528:	4798      	blx	r3
  40052a:	6378      	str	r0, [r7, #52]	; 0x34
  40052c:	e006      	b.n	40053c <flash_write+0xe4>
					us_page);
		} else {
			ul_error = efc_perform_command(p_efc, EFC_FCMD_WP,
  40052e:	69fb      	ldr	r3, [r7, #28]
  400530:	8b7a      	ldrh	r2, [r7, #26]
  400532:	2101      	movs	r1, #1
  400534:	4618      	mov	r0, r3
  400536:	4b13      	ldr	r3, [pc, #76]	; (400584 <flash_write+0x12c>)
  400538:	4798      	blx	r3
  40053a:	6378      	str	r0, [r7, #52]	; 0x34
					us_page);
		}

		if (ul_error) {
  40053c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40053e:	2b00      	cmp	r3, #0
  400540:	d001      	beq.n	400546 <flash_write+0xee>
			return ul_error;
  400542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400544:	e011      	b.n	40056a <flash_write+0x112>
		}

		/* Progression */
		p_buffer = (void *)((uint32_t) p_buffer + writeSize);
  400546:	68ba      	ldr	r2, [r7, #8]
  400548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40054a:	4413      	add	r3, r2
  40054c:	60bb      	str	r3, [r7, #8]
		ul_size -= writeSize;
  40054e:	687a      	ldr	r2, [r7, #4]
  400550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400552:	1ad3      	subs	r3, r2, r3
  400554:	607b      	str	r3, [r7, #4]
		us_page++;
  400556:	8b7b      	ldrh	r3, [r7, #26]
  400558:	3301      	adds	r3, #1
  40055a:	b29b      	uxth	r3, r3
  40055c:	837b      	strh	r3, [r7, #26]
		us_offset = 0;
  40055e:	2300      	movs	r3, #0
  400560:	833b      	strh	r3, [r7, #24]
	while (ul_size > 0) {
  400562:	687b      	ldr	r3, [r7, #4]
  400564:	2b00      	cmp	r3, #0
  400566:	d18a      	bne.n	40047e <flash_write+0x26>
#if SAM3S || SAM3N || SAM3XA || SAM3U
	/* According to the errata, restore the wait state value. */
	efc_set_wait_state(p_efc, ul_fws_temp);
#endif

	return FLASH_RC_OK;
  400568:	2300      	movs	r3, #0
}
  40056a:	4618      	mov	r0, r3
  40056c:	373c      	adds	r7, #60	; 0x3c
  40056e:	46bd      	mov	sp, r7
  400570:	bd90      	pop	{r4, r7, pc}
  400572:	bf00      	nop
  400574:	20000970 	.word	0x20000970
  400578:	0040026d 	.word	0x0040026d
  40057c:	0040030d 	.word	0x0040030d
  400580:	0040386d 	.word	0x0040386d
  400584:	004001f5 	.word	0x004001f5

00400588 <flash_lock>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_lock(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
  400588:	b590      	push	{r4, r7, lr}
  40058a:	b08b      	sub	sp, #44	; 0x2c
  40058c:	af00      	add	r7, sp, #0
  40058e:	60f8      	str	r0, [r7, #12]
  400590:	60b9      	str	r1, [r7, #8]
  400592:	607a      	str	r2, [r7, #4]
  400594:	603b      	str	r3, [r7, #0]
	Efc *p_efc;
	uint32_t ul_actual_start, ul_actual_end;
	uint16_t us_start_page, us_end_page;
	uint32_t ul_error;
	uint16_t us_num_pages_in_region =
  400596:	2310      	movs	r3, #16
  400598:	84fb      	strh	r3, [r7, #38]	; 0x26
			IFLASH_LOCK_REGION_SIZE / IFLASH_PAGE_SIZE;

	/* Compute actual lock range and store it */
	compute_lock_range(ul_start, ul_end, &ul_actual_start, &ul_actual_end);
  40059a:	f107 0314 	add.w	r3, r7, #20
  40059e:	f107 0218 	add.w	r2, r7, #24
  4005a2:	68b9      	ldr	r1, [r7, #8]
  4005a4:	68f8      	ldr	r0, [r7, #12]
  4005a6:	4c1c      	ldr	r4, [pc, #112]	; (400618 <flash_lock+0x90>)
  4005a8:	47a0      	blx	r4

	if (pul_actual_start != NULL) {
  4005aa:	687b      	ldr	r3, [r7, #4]
  4005ac:	2b00      	cmp	r3, #0
  4005ae:	d002      	beq.n	4005b6 <flash_lock+0x2e>
		*pul_actual_start = ul_actual_start;
  4005b0:	69ba      	ldr	r2, [r7, #24]
  4005b2:	687b      	ldr	r3, [r7, #4]
  4005b4:	601a      	str	r2, [r3, #0]
	}

	if (pul_actual_end != NULL) {
  4005b6:	683b      	ldr	r3, [r7, #0]
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d002      	beq.n	4005c2 <flash_lock+0x3a>
		*pul_actual_end = ul_actual_end;
  4005bc:	697a      	ldr	r2, [r7, #20]
  4005be:	683b      	ldr	r3, [r7, #0]
  4005c0:	601a      	str	r2, [r3, #0]
	}

	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
  4005c2:	69b9      	ldr	r1, [r7, #24]
  4005c4:	f107 0212 	add.w	r2, r7, #18
  4005c8:	f107 001c 	add.w	r0, r7, #28
  4005cc:	2300      	movs	r3, #0
  4005ce:	4c13      	ldr	r4, [pc, #76]	; (40061c <flash_lock+0x94>)
  4005d0:	47a0      	blx	r4
	translate_address(0, ul_actual_end, &us_end_page, 0);
  4005d2:	6979      	ldr	r1, [r7, #20]
  4005d4:	f107 0210 	add.w	r2, r7, #16
  4005d8:	2300      	movs	r3, #0
  4005da:	2000      	movs	r0, #0
  4005dc:	4c0f      	ldr	r4, [pc, #60]	; (40061c <flash_lock+0x94>)
  4005de:	47a0      	blx	r4

	/* Lock all pages */
	while (us_start_page < us_end_page) {
  4005e0:	e010      	b.n	400604 <flash_lock+0x7c>
		ul_error = efc_perform_command(p_efc, EFC_FCMD_SLB, us_start_page);
  4005e2:	69fb      	ldr	r3, [r7, #28]
  4005e4:	8a7a      	ldrh	r2, [r7, #18]
  4005e6:	2108      	movs	r1, #8
  4005e8:	4618      	mov	r0, r3
  4005ea:	4b0d      	ldr	r3, [pc, #52]	; (400620 <flash_lock+0x98>)
  4005ec:	4798      	blx	r3
  4005ee:	6238      	str	r0, [r7, #32]

		if (ul_error) {
  4005f0:	6a3b      	ldr	r3, [r7, #32]
  4005f2:	2b00      	cmp	r3, #0
  4005f4:	d001      	beq.n	4005fa <flash_lock+0x72>
			return ul_error;
  4005f6:	6a3b      	ldr	r3, [r7, #32]
  4005f8:	e009      	b.n	40060e <flash_lock+0x86>
		}
		us_start_page += us_num_pages_in_region;
  4005fa:	8a7a      	ldrh	r2, [r7, #18]
  4005fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
  4005fe:	4413      	add	r3, r2
  400600:	b29b      	uxth	r3, r3
  400602:	827b      	strh	r3, [r7, #18]
	while (us_start_page < us_end_page) {
  400604:	8a7a      	ldrh	r2, [r7, #18]
  400606:	8a3b      	ldrh	r3, [r7, #16]
  400608:	429a      	cmp	r2, r3
  40060a:	d3ea      	bcc.n	4005e2 <flash_lock+0x5a>
	}

	return FLASH_RC_OK;
  40060c:	2300      	movs	r3, #0
}
  40060e:	4618      	mov	r0, r3
  400610:	372c      	adds	r7, #44	; 0x2c
  400612:	46bd      	mov	sp, r7
  400614:	bd90      	pop	{r4, r7, pc}
  400616:	bf00      	nop
  400618:	00400395 	.word	0x00400395
  40061c:	0040026d 	.word	0x0040026d
  400620:	004001f5 	.word	0x004001f5

00400624 <flash_unlock>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t flash_unlock(uint32_t ul_start, uint32_t ul_end,
		uint32_t *pul_actual_start, uint32_t *pul_actual_end)
{
  400624:	b590      	push	{r4, r7, lr}
  400626:	b08b      	sub	sp, #44	; 0x2c
  400628:	af00      	add	r7, sp, #0
  40062a:	60f8      	str	r0, [r7, #12]
  40062c:	60b9      	str	r1, [r7, #8]
  40062e:	607a      	str	r2, [r7, #4]
  400630:	603b      	str	r3, [r7, #0]
	Efc *p_efc;
	uint32_t ul_actual_start, ul_actual_end;
	uint16_t us_start_page, us_end_page;
	uint32_t ul_error;
	uint16_t us_num_pages_in_region =
  400632:	2310      	movs	r3, #16
  400634:	84fb      	strh	r3, [r7, #38]	; 0x26
			IFLASH_LOCK_REGION_SIZE / IFLASH_PAGE_SIZE;

	/* Compute actual unlock range and store it */
	compute_lock_range(ul_start, ul_end, &ul_actual_start, &ul_actual_end);
  400636:	f107 0314 	add.w	r3, r7, #20
  40063a:	f107 0218 	add.w	r2, r7, #24
  40063e:	68b9      	ldr	r1, [r7, #8]
  400640:	68f8      	ldr	r0, [r7, #12]
  400642:	4c1c      	ldr	r4, [pc, #112]	; (4006b4 <flash_unlock+0x90>)
  400644:	47a0      	blx	r4
	if (pul_actual_start != NULL) {
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	2b00      	cmp	r3, #0
  40064a:	d002      	beq.n	400652 <flash_unlock+0x2e>
		*pul_actual_start = ul_actual_start;
  40064c:	69ba      	ldr	r2, [r7, #24]
  40064e:	687b      	ldr	r3, [r7, #4]
  400650:	601a      	str	r2, [r3, #0]
	}
	if (pul_actual_end != NULL) {
  400652:	683b      	ldr	r3, [r7, #0]
  400654:	2b00      	cmp	r3, #0
  400656:	d002      	beq.n	40065e <flash_unlock+0x3a>
		*pul_actual_end = ul_actual_end;
  400658:	697a      	ldr	r2, [r7, #20]
  40065a:	683b      	ldr	r3, [r7, #0]
  40065c:	601a      	str	r2, [r3, #0]
	}

	/* Compute page numbers */
	translate_address(&p_efc, ul_actual_start, &us_start_page, 0);
  40065e:	69b9      	ldr	r1, [r7, #24]
  400660:	f107 0212 	add.w	r2, r7, #18
  400664:	f107 001c 	add.w	r0, r7, #28
  400668:	2300      	movs	r3, #0
  40066a:	4c13      	ldr	r4, [pc, #76]	; (4006b8 <flash_unlock+0x94>)
  40066c:	47a0      	blx	r4
	translate_address(0, ul_actual_end, &us_end_page, 0);
  40066e:	6979      	ldr	r1, [r7, #20]
  400670:	f107 0210 	add.w	r2, r7, #16
  400674:	2300      	movs	r3, #0
  400676:	2000      	movs	r0, #0
  400678:	4c0f      	ldr	r4, [pc, #60]	; (4006b8 <flash_unlock+0x94>)
  40067a:	47a0      	blx	r4

	/* Unlock all pages */
	while (us_start_page < us_end_page) {
  40067c:	e010      	b.n	4006a0 <flash_unlock+0x7c>
		ul_error = efc_perform_command(p_efc, EFC_FCMD_CLB,
  40067e:	69fb      	ldr	r3, [r7, #28]
  400680:	8a7a      	ldrh	r2, [r7, #18]
  400682:	2109      	movs	r1, #9
  400684:	4618      	mov	r0, r3
  400686:	4b0d      	ldr	r3, [pc, #52]	; (4006bc <flash_unlock+0x98>)
  400688:	4798      	blx	r3
  40068a:	6238      	str	r0, [r7, #32]
				us_start_page);
		if (ul_error) {
  40068c:	6a3b      	ldr	r3, [r7, #32]
  40068e:	2b00      	cmp	r3, #0
  400690:	d001      	beq.n	400696 <flash_unlock+0x72>
			return ul_error;
  400692:	6a3b      	ldr	r3, [r7, #32]
  400694:	e009      	b.n	4006aa <flash_unlock+0x86>
		}
		us_start_page += us_num_pages_in_region;
  400696:	8a7a      	ldrh	r2, [r7, #18]
  400698:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
  40069a:	4413      	add	r3, r2
  40069c:	b29b      	uxth	r3, r3
  40069e:	827b      	strh	r3, [r7, #18]
	while (us_start_page < us_end_page) {
  4006a0:	8a7a      	ldrh	r2, [r7, #18]
  4006a2:	8a3b      	ldrh	r3, [r7, #16]
  4006a4:	429a      	cmp	r2, r3
  4006a6:	d3ea      	bcc.n	40067e <flash_unlock+0x5a>
	}

	return FLASH_RC_OK;
  4006a8:	2300      	movs	r3, #0
}
  4006aa:	4618      	mov	r0, r3
  4006ac:	372c      	adds	r7, #44	; 0x2c
  4006ae:	46bd      	mov	sp, r7
  4006b0:	bd90      	pop	{r4, r7, pc}
  4006b2:	bf00      	nop
  4006b4:	00400395 	.word	0x00400395
  4006b8:	0040026d 	.word	0x0040026d
  4006bc:	004001f5 	.word	0x004001f5

004006c0 <flash_is_gpnvm_set>:
 * \retval 1 If the given GPNVM bit is currently set.
 * \retval 0 If the given GPNVM bit is currently cleared.
 * otherwise returns an error code.
 */
uint32_t flash_is_gpnvm_set(uint32_t ul_gpnvm)
{
  4006c0:	b580      	push	{r7, lr}
  4006c2:	b084      	sub	sp, #16
  4006c4:	af00      	add	r7, sp, #0
  4006c6:	6078      	str	r0, [r7, #4]
	uint32_t ul_gpnvm_bits;

	if (ul_gpnvm >= GPNVM_NUM_MAX) {
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	2b02      	cmp	r3, #2
  4006cc:	d901      	bls.n	4006d2 <flash_is_gpnvm_set+0x12>
		return FLASH_RC_INVALID;
  4006ce:	2311      	movs	r3, #17
  4006d0:	e019      	b.n	400706 <flash_is_gpnvm_set+0x46>
	}

	if (EFC_RC_OK != efc_perform_command(EFC, EFC_FCMD_GGPB, 0)) {
  4006d2:	2200      	movs	r2, #0
  4006d4:	210d      	movs	r1, #13
  4006d6:	480e      	ldr	r0, [pc, #56]	; (400710 <flash_is_gpnvm_set+0x50>)
  4006d8:	4b0e      	ldr	r3, [pc, #56]	; (400714 <flash_is_gpnvm_set+0x54>)
  4006da:	4798      	blx	r3
  4006dc:	4603      	mov	r3, r0
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d001      	beq.n	4006e6 <flash_is_gpnvm_set+0x26>
		return FLASH_RC_ERROR;
  4006e2:	2310      	movs	r3, #16
  4006e4:	e00f      	b.n	400706 <flash_is_gpnvm_set+0x46>
	}

	ul_gpnvm_bits = efc_get_result(EFC);
  4006e6:	480a      	ldr	r0, [pc, #40]	; (400710 <flash_is_gpnvm_set+0x50>)
  4006e8:	4b0b      	ldr	r3, [pc, #44]	; (400718 <flash_is_gpnvm_set+0x58>)
  4006ea:	4798      	blx	r3
  4006ec:	60f8      	str	r0, [r7, #12]
	if (ul_gpnvm_bits & (1 << ul_gpnvm)) {
  4006ee:	2201      	movs	r2, #1
  4006f0:	687b      	ldr	r3, [r7, #4]
  4006f2:	fa02 f303 	lsl.w	r3, r2, r3
  4006f6:	461a      	mov	r2, r3
  4006f8:	68fb      	ldr	r3, [r7, #12]
  4006fa:	4013      	ands	r3, r2
  4006fc:	2b00      	cmp	r3, #0
  4006fe:	d001      	beq.n	400704 <flash_is_gpnvm_set+0x44>
		return FLASH_RC_YES;
  400700:	2301      	movs	r3, #1
  400702:	e000      	b.n	400706 <flash_is_gpnvm_set+0x46>
	}

	return FLASH_RC_NO;
  400704:	2300      	movs	r3, #0
}
  400706:	4618      	mov	r0, r3
  400708:	3710      	adds	r7, #16
  40070a:	46bd      	mov	sp, r7
  40070c:	bd80      	pop	{r7, pc}
  40070e:	bf00      	nop
  400710:	400e0a00 	.word	0x400e0a00
  400714:	004001f5 	.word	0x004001f5
  400718:	00400255 	.word	0x00400255

0040071c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40071c:	b480      	push	{r7}
  40071e:	b083      	sub	sp, #12
  400720:	af00      	add	r7, sp, #0
  400722:	4603      	mov	r3, r0
  400724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  400726:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40072a:	2b00      	cmp	r3, #0
  40072c:	db0b      	blt.n	400746 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40072e:	4908      	ldr	r1, [pc, #32]	; (400750 <__NVIC_EnableIRQ+0x34>)
  400730:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400734:	095b      	lsrs	r3, r3, #5
  400736:	79fa      	ldrb	r2, [r7, #7]
  400738:	f002 021f 	and.w	r2, r2, #31
  40073c:	2001      	movs	r0, #1
  40073e:	fa00 f202 	lsl.w	r2, r0, r2
  400742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  400746:	bf00      	nop
  400748:	370c      	adds	r7, #12
  40074a:	46bd      	mov	sp, r7
  40074c:	bc80      	pop	{r7}
  40074e:	4770      	bx	lr
  400750:	e000e100 	.word	0xe000e100

00400754 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400754:	b480      	push	{r7}
  400756:	b083      	sub	sp, #12
  400758:	af00      	add	r7, sp, #0
  40075a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40075c:	687b      	ldr	r3, [r7, #4]
  40075e:	2b07      	cmp	r3, #7
  400760:	d825      	bhi.n	4007ae <osc_get_rate+0x5a>
  400762:	a201      	add	r2, pc, #4	; (adr r2, 400768 <osc_get_rate+0x14>)
  400764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400768:	00400789 	.word	0x00400789
  40076c:	0040078f 	.word	0x0040078f
  400770:	00400795 	.word	0x00400795
  400774:	0040079b 	.word	0x0040079b
  400778:	0040079f 	.word	0x0040079f
  40077c:	004007a3 	.word	0x004007a3
  400780:	004007a7 	.word	0x004007a7
  400784:	004007ab 	.word	0x004007ab
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400788:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40078c:	e010      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40078e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400792:	e00d      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400794:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400798:	e00a      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40079a:	4b08      	ldr	r3, [pc, #32]	; (4007bc <osc_get_rate+0x68>)
  40079c:	e008      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40079e:	4b08      	ldr	r3, [pc, #32]	; (4007c0 <osc_get_rate+0x6c>)
  4007a0:	e006      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4007a2:	4b08      	ldr	r3, [pc, #32]	; (4007c4 <osc_get_rate+0x70>)
  4007a4:	e004      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4007a6:	4b07      	ldr	r3, [pc, #28]	; (4007c4 <osc_get_rate+0x70>)
  4007a8:	e002      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4007aa:	4b06      	ldr	r3, [pc, #24]	; (4007c4 <osc_get_rate+0x70>)
  4007ac:	e000      	b.n	4007b0 <osc_get_rate+0x5c>
	}

	return 0;
  4007ae:	2300      	movs	r3, #0
}
  4007b0:	4618      	mov	r0, r3
  4007b2:	370c      	adds	r7, #12
  4007b4:	46bd      	mov	sp, r7
  4007b6:	bc80      	pop	{r7}
  4007b8:	4770      	bx	lr
  4007ba:	bf00      	nop
  4007bc:	003d0900 	.word	0x003d0900
  4007c0:	007a1200 	.word	0x007a1200
  4007c4:	00b71b00 	.word	0x00b71b00

004007c8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4007c8:	b580      	push	{r7, lr}
  4007ca:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4007cc:	2006      	movs	r0, #6
  4007ce:	4b04      	ldr	r3, [pc, #16]	; (4007e0 <sysclk_get_main_hz+0x18>)
  4007d0:	4798      	blx	r3
  4007d2:	4602      	mov	r2, r0
  4007d4:	4613      	mov	r3, r2
  4007d6:	009b      	lsls	r3, r3, #2
  4007d8:	4413      	add	r3, r2
  4007da:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4007dc:	4618      	mov	r0, r3
  4007de:	bd80      	pop	{r7, pc}
  4007e0:	00400755 	.word	0x00400755

004007e4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4007e4:	b580      	push	{r7, lr}
  4007e6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4007e8:	4b02      	ldr	r3, [pc, #8]	; (4007f4 <sysclk_get_cpu_hz+0x10>)
  4007ea:	4798      	blx	r3
  4007ec:	4603      	mov	r3, r0
  4007ee:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4007f0:	4618      	mov	r0, r3
  4007f2:	bd80      	pop	{r7, pc}
  4007f4:	004007c9 	.word	0x004007c9

004007f8 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4007f8:	b580      	push	{r7, lr}
  4007fa:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4007fc:	4b02      	ldr	r3, [pc, #8]	; (400808 <sysclk_get_peripheral_hz+0x10>)
  4007fe:	4798      	blx	r3
  400800:	4603      	mov	r3, r0
  400802:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400804:	4618      	mov	r0, r3
  400806:	bd80      	pop	{r7, pc}
  400808:	004007c9 	.word	0x004007c9

0040080c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40080c:	b580      	push	{r7, lr}
  40080e:	b082      	sub	sp, #8
  400810:	af00      	add	r7, sp, #0
  400812:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400814:	6878      	ldr	r0, [r7, #4]
  400816:	4b03      	ldr	r3, [pc, #12]	; (400824 <sysclk_enable_peripheral_clock+0x18>)
  400818:	4798      	blx	r3
}
  40081a:	bf00      	nop
  40081c:	3708      	adds	r7, #8
  40081e:	46bd      	mov	sp, r7
  400820:	bd80      	pop	{r7, pc}
  400822:	bf00      	nop
  400824:	004023a5 	.word	0x004023a5

00400828 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  400828:	b580      	push	{r7, lr}
  40082a:	b08c      	sub	sp, #48	; 0x30
  40082c:	af00      	add	r7, sp, #0
  40082e:	6078      	str	r0, [r7, #4]
  400830:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400832:	4b31      	ldr	r3, [pc, #196]	; (4008f8 <usart_serial_init+0xd0>)
  400834:	4798      	blx	r3
  400836:	4603      	mov	r3, r0
  400838:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40083a:	683b      	ldr	r3, [r7, #0]
  40083c:	681b      	ldr	r3, [r3, #0]
  40083e:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  400840:	683b      	ldr	r3, [r7, #0]
  400842:	689b      	ldr	r3, [r3, #8]
  400844:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  400846:	683b      	ldr	r3, [r7, #0]
  400848:	681b      	ldr	r3, [r3, #0]
  40084a:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  40084c:	683b      	ldr	r3, [r7, #0]
  40084e:	685b      	ldr	r3, [r3, #4]
  400850:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  400852:	683b      	ldr	r3, [r7, #0]
  400854:	689b      	ldr	r3, [r3, #8]
  400856:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  400858:	683b      	ldr	r3, [r7, #0]
  40085a:	68db      	ldr	r3, [r3, #12]
  40085c:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40085e:	2300      	movs	r3, #0
  400860:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400862:	687b      	ldr	r3, [r7, #4]
  400864:	4a25      	ldr	r2, [pc, #148]	; (4008fc <usart_serial_init+0xd4>)
  400866:	4293      	cmp	r3, r2
  400868:	d108      	bne.n	40087c <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40086a:	2008      	movs	r0, #8
  40086c:	4b24      	ldr	r3, [pc, #144]	; (400900 <usart_serial_init+0xd8>)
  40086e:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400870:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400874:	4619      	mov	r1, r3
  400876:	6878      	ldr	r0, [r7, #4]
  400878:	4b22      	ldr	r3, [pc, #136]	; (400904 <usart_serial_init+0xdc>)
  40087a:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40087c:	687b      	ldr	r3, [r7, #4]
  40087e:	4a22      	ldr	r2, [pc, #136]	; (400908 <usart_serial_init+0xe0>)
  400880:	4293      	cmp	r3, r2
  400882:	d108      	bne.n	400896 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  400884:	2009      	movs	r0, #9
  400886:	4b1e      	ldr	r3, [pc, #120]	; (400900 <usart_serial_init+0xd8>)
  400888:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40088a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40088e:	4619      	mov	r1, r3
  400890:	6878      	ldr	r0, [r7, #4]
  400892:	4b1c      	ldr	r3, [pc, #112]	; (400904 <usart_serial_init+0xdc>)
  400894:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400896:	687b      	ldr	r3, [r7, #4]
  400898:	4a1c      	ldr	r2, [pc, #112]	; (40090c <usart_serial_init+0xe4>)
  40089a:	4293      	cmp	r3, r2
  40089c:	d111      	bne.n	4008c2 <usart_serial_init+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40089e:	200e      	movs	r0, #14
  4008a0:	4b17      	ldr	r3, [pc, #92]	; (400900 <usart_serial_init+0xd8>)
  4008a2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4008a4:	4b14      	ldr	r3, [pc, #80]	; (4008f8 <usart_serial_init+0xd0>)
  4008a6:	4798      	blx	r3
  4008a8:	4602      	mov	r2, r0
  4008aa:	f107 030c 	add.w	r3, r7, #12
  4008ae:	4619      	mov	r1, r3
  4008b0:	6878      	ldr	r0, [r7, #4]
  4008b2:	4b17      	ldr	r3, [pc, #92]	; (400910 <usart_serial_init+0xe8>)
  4008b4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4008b6:	6878      	ldr	r0, [r7, #4]
  4008b8:	4b16      	ldr	r3, [pc, #88]	; (400914 <usart_serial_init+0xec>)
  4008ba:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4008bc:	6878      	ldr	r0, [r7, #4]
  4008be:	4b16      	ldr	r3, [pc, #88]	; (400918 <usart_serial_init+0xf0>)
  4008c0:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4008c2:	687b      	ldr	r3, [r7, #4]
  4008c4:	4a15      	ldr	r2, [pc, #84]	; (40091c <usart_serial_init+0xf4>)
  4008c6:	4293      	cmp	r3, r2
  4008c8:	d111      	bne.n	4008ee <usart_serial_init+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4008ca:	200f      	movs	r0, #15
  4008cc:	4b0c      	ldr	r3, [pc, #48]	; (400900 <usart_serial_init+0xd8>)
  4008ce:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4008d0:	4b09      	ldr	r3, [pc, #36]	; (4008f8 <usart_serial_init+0xd0>)
  4008d2:	4798      	blx	r3
  4008d4:	4602      	mov	r2, r0
  4008d6:	f107 030c 	add.w	r3, r7, #12
  4008da:	4619      	mov	r1, r3
  4008dc:	6878      	ldr	r0, [r7, #4]
  4008de:	4b0c      	ldr	r3, [pc, #48]	; (400910 <usart_serial_init+0xe8>)
  4008e0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4008e2:	6878      	ldr	r0, [r7, #4]
  4008e4:	4b0b      	ldr	r3, [pc, #44]	; (400914 <usart_serial_init+0xec>)
  4008e6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4008e8:	6878      	ldr	r0, [r7, #4]
  4008ea:	4b0b      	ldr	r3, [pc, #44]	; (400918 <usart_serial_init+0xf0>)
  4008ec:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  4008ee:	bf00      	nop
  4008f0:	3730      	adds	r7, #48	; 0x30
  4008f2:	46bd      	mov	sp, r7
  4008f4:	bd80      	pop	{r7, pc}
  4008f6:	bf00      	nop
  4008f8:	004007f9 	.word	0x004007f9
  4008fc:	400e0600 	.word	0x400e0600
  400900:	0040080d 	.word	0x0040080d
  400904:	00402425 	.word	0x00402425
  400908:	400e0800 	.word	0x400e0800
  40090c:	40024000 	.word	0x40024000
  400910:	004025cd 	.word	0x004025cd
  400914:	00402651 	.word	0x00402651
  400918:	00402681 	.word	0x00402681
  40091c:	40028000 	.word	0x40028000

00400920 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400920:	b580      	push	{r7, lr}
  400922:	b082      	sub	sp, #8
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
  400928:	460b      	mov	r3, r1
  40092a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	4a20      	ldr	r2, [pc, #128]	; (4009b0 <usart_serial_putchar+0x90>)
  400930:	4293      	cmp	r3, r2
  400932:	d10a      	bne.n	40094a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400934:	bf00      	nop
  400936:	78fb      	ldrb	r3, [r7, #3]
  400938:	4619      	mov	r1, r3
  40093a:	6878      	ldr	r0, [r7, #4]
  40093c:	4b1d      	ldr	r3, [pc, #116]	; (4009b4 <usart_serial_putchar+0x94>)
  40093e:	4798      	blx	r3
  400940:	4603      	mov	r3, r0
  400942:	2b00      	cmp	r3, #0
  400944:	d1f7      	bne.n	400936 <usart_serial_putchar+0x16>
		return 1;
  400946:	2301      	movs	r3, #1
  400948:	e02d      	b.n	4009a6 <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40094a:	687b      	ldr	r3, [r7, #4]
  40094c:	4a1a      	ldr	r2, [pc, #104]	; (4009b8 <usart_serial_putchar+0x98>)
  40094e:	4293      	cmp	r3, r2
  400950:	d10a      	bne.n	400968 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400952:	bf00      	nop
  400954:	78fb      	ldrb	r3, [r7, #3]
  400956:	4619      	mov	r1, r3
  400958:	6878      	ldr	r0, [r7, #4]
  40095a:	4b16      	ldr	r3, [pc, #88]	; (4009b4 <usart_serial_putchar+0x94>)
  40095c:	4798      	blx	r3
  40095e:	4603      	mov	r3, r0
  400960:	2b00      	cmp	r3, #0
  400962:	d1f7      	bne.n	400954 <usart_serial_putchar+0x34>
		return 1;
  400964:	2301      	movs	r3, #1
  400966:	e01e      	b.n	4009a6 <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	4a14      	ldr	r2, [pc, #80]	; (4009bc <usart_serial_putchar+0x9c>)
  40096c:	4293      	cmp	r3, r2
  40096e:	d10a      	bne.n	400986 <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  400970:	bf00      	nop
  400972:	78fb      	ldrb	r3, [r7, #3]
  400974:	4619      	mov	r1, r3
  400976:	6878      	ldr	r0, [r7, #4]
  400978:	4b11      	ldr	r3, [pc, #68]	; (4009c0 <usart_serial_putchar+0xa0>)
  40097a:	4798      	blx	r3
  40097c:	4603      	mov	r3, r0
  40097e:	2b00      	cmp	r3, #0
  400980:	d1f7      	bne.n	400972 <usart_serial_putchar+0x52>
		return 1;
  400982:	2301      	movs	r3, #1
  400984:	e00f      	b.n	4009a6 <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400986:	687b      	ldr	r3, [r7, #4]
  400988:	4a0e      	ldr	r2, [pc, #56]	; (4009c4 <usart_serial_putchar+0xa4>)
  40098a:	4293      	cmp	r3, r2
  40098c:	d10a      	bne.n	4009a4 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  40098e:	bf00      	nop
  400990:	78fb      	ldrb	r3, [r7, #3]
  400992:	4619      	mov	r1, r3
  400994:	6878      	ldr	r0, [r7, #4]
  400996:	4b0a      	ldr	r3, [pc, #40]	; (4009c0 <usart_serial_putchar+0xa0>)
  400998:	4798      	blx	r3
  40099a:	4603      	mov	r3, r0
  40099c:	2b00      	cmp	r3, #0
  40099e:	d1f7      	bne.n	400990 <usart_serial_putchar+0x70>
		return 1;
  4009a0:	2301      	movs	r3, #1
  4009a2:	e000      	b.n	4009a6 <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4009a4:	2300      	movs	r3, #0
}
  4009a6:	4618      	mov	r0, r3
  4009a8:	3708      	adds	r7, #8
  4009aa:	46bd      	mov	sp, r7
  4009ac:	bd80      	pop	{r7, pc}
  4009ae:	bf00      	nop
  4009b0:	400e0600 	.word	0x400e0600
  4009b4:	00402485 	.word	0x00402485
  4009b8:	400e0800 	.word	0x400e0800
  4009bc:	40024000 	.word	0x40024000
  4009c0:	0040272f 	.word	0x0040272f
  4009c4:	40028000 	.word	0x40028000

004009c8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4009c8:	b580      	push	{r7, lr}
  4009ca:	b084      	sub	sp, #16
  4009cc:	af00      	add	r7, sp, #0
  4009ce:	6078      	str	r0, [r7, #4]
  4009d0:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4009d2:	2300      	movs	r3, #0
  4009d4:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4009d6:	687b      	ldr	r3, [r7, #4]
  4009d8:	4a1f      	ldr	r2, [pc, #124]	; (400a58 <usart_serial_getchar+0x90>)
  4009da:	4293      	cmp	r3, r2
  4009dc:	d107      	bne.n	4009ee <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4009de:	bf00      	nop
  4009e0:	6839      	ldr	r1, [r7, #0]
  4009e2:	6878      	ldr	r0, [r7, #4]
  4009e4:	4b1d      	ldr	r3, [pc, #116]	; (400a5c <usart_serial_getchar+0x94>)
  4009e6:	4798      	blx	r3
  4009e8:	4603      	mov	r3, r0
  4009ea:	2b00      	cmp	r3, #0
  4009ec:	d1f8      	bne.n	4009e0 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4009ee:	687b      	ldr	r3, [r7, #4]
  4009f0:	4a1b      	ldr	r2, [pc, #108]	; (400a60 <usart_serial_getchar+0x98>)
  4009f2:	4293      	cmp	r3, r2
  4009f4:	d107      	bne.n	400a06 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4009f6:	bf00      	nop
  4009f8:	6839      	ldr	r1, [r7, #0]
  4009fa:	6878      	ldr	r0, [r7, #4]
  4009fc:	4b17      	ldr	r3, [pc, #92]	; (400a5c <usart_serial_getchar+0x94>)
  4009fe:	4798      	blx	r3
  400a00:	4603      	mov	r3, r0
  400a02:	2b00      	cmp	r3, #0
  400a04:	d1f8      	bne.n	4009f8 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400a06:	687b      	ldr	r3, [r7, #4]
  400a08:	4a16      	ldr	r2, [pc, #88]	; (400a64 <usart_serial_getchar+0x9c>)
  400a0a:	4293      	cmp	r3, r2
  400a0c:	d10d      	bne.n	400a2a <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  400a0e:	bf00      	nop
  400a10:	f107 030c 	add.w	r3, r7, #12
  400a14:	4619      	mov	r1, r3
  400a16:	6878      	ldr	r0, [r7, #4]
  400a18:	4b13      	ldr	r3, [pc, #76]	; (400a68 <usart_serial_getchar+0xa0>)
  400a1a:	4798      	blx	r3
  400a1c:	4603      	mov	r3, r0
  400a1e:	2b00      	cmp	r3, #0
  400a20:	d1f6      	bne.n	400a10 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  400a22:	68fb      	ldr	r3, [r7, #12]
  400a24:	b2da      	uxtb	r2, r3
  400a26:	683b      	ldr	r3, [r7, #0]
  400a28:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400a2a:	687b      	ldr	r3, [r7, #4]
  400a2c:	4a0f      	ldr	r2, [pc, #60]	; (400a6c <usart_serial_getchar+0xa4>)
  400a2e:	4293      	cmp	r3, r2
  400a30:	d10d      	bne.n	400a4e <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  400a32:	bf00      	nop
  400a34:	f107 030c 	add.w	r3, r7, #12
  400a38:	4619      	mov	r1, r3
  400a3a:	6878      	ldr	r0, [r7, #4]
  400a3c:	4b0a      	ldr	r3, [pc, #40]	; (400a68 <usart_serial_getchar+0xa0>)
  400a3e:	4798      	blx	r3
  400a40:	4603      	mov	r3, r0
  400a42:	2b00      	cmp	r3, #0
  400a44:	d1f6      	bne.n	400a34 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  400a46:	68fb      	ldr	r3, [r7, #12]
  400a48:	b2da      	uxtb	r2, r3
  400a4a:	683b      	ldr	r3, [r7, #0]
  400a4c:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400a4e:	bf00      	nop
  400a50:	3710      	adds	r7, #16
  400a52:	46bd      	mov	sp, r7
  400a54:	bd80      	pop	{r7, pc}
  400a56:	bf00      	nop
  400a58:	400e0600 	.word	0x400e0600
  400a5c:	004024b3 	.word	0x004024b3
  400a60:	400e0800 	.word	0x400e0800
  400a64:	40024000 	.word	0x40024000
  400a68:	0040275f 	.word	0x0040275f
  400a6c:	40028000 	.word	0x40028000

00400a70 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  400a70:	b580      	push	{r7, lr}
  400a72:	b082      	sub	sp, #8
  400a74:	af00      	add	r7, sp, #0
  400a76:	6078      	str	r0, [r7, #4]
  400a78:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  400a7a:	4a0f      	ldr	r2, [pc, #60]	; (400ab8 <stdio_serial_init+0x48>)
  400a7c:	687b      	ldr	r3, [r7, #4]
  400a7e:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400a80:	4b0e      	ldr	r3, [pc, #56]	; (400abc <stdio_serial_init+0x4c>)
  400a82:	4a0f      	ldr	r2, [pc, #60]	; (400ac0 <stdio_serial_init+0x50>)
  400a84:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400a86:	4b0f      	ldr	r3, [pc, #60]	; (400ac4 <stdio_serial_init+0x54>)
  400a88:	4a0f      	ldr	r2, [pc, #60]	; (400ac8 <stdio_serial_init+0x58>)
  400a8a:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  400a8c:	6839      	ldr	r1, [r7, #0]
  400a8e:	6878      	ldr	r0, [r7, #4]
  400a90:	4b0e      	ldr	r3, [pc, #56]	; (400acc <stdio_serial_init+0x5c>)
  400a92:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400a94:	4b0e      	ldr	r3, [pc, #56]	; (400ad0 <stdio_serial_init+0x60>)
  400a96:	681b      	ldr	r3, [r3, #0]
  400a98:	689b      	ldr	r3, [r3, #8]
  400a9a:	2100      	movs	r1, #0
  400a9c:	4618      	mov	r0, r3
  400a9e:	4b0d      	ldr	r3, [pc, #52]	; (400ad4 <stdio_serial_init+0x64>)
  400aa0:	4798      	blx	r3
	setbuf(stdin, NULL);
  400aa2:	4b0b      	ldr	r3, [pc, #44]	; (400ad0 <stdio_serial_init+0x60>)
  400aa4:	681b      	ldr	r3, [r3, #0]
  400aa6:	685b      	ldr	r3, [r3, #4]
  400aa8:	2100      	movs	r1, #0
  400aaa:	4618      	mov	r0, r3
  400aac:	4b09      	ldr	r3, [pc, #36]	; (400ad4 <stdio_serial_init+0x64>)
  400aae:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  400ab0:	bf00      	nop
  400ab2:	3708      	adds	r7, #8
  400ab4:	46bd      	mov	sp, r7
  400ab6:	bd80      	pop	{r7, pc}
  400ab8:	2000303c 	.word	0x2000303c
  400abc:	20003038 	.word	0x20003038
  400ac0:	00400921 	.word	0x00400921
  400ac4:	20003034 	.word	0x20003034
  400ac8:	004009c9 	.word	0x004009c9
  400acc:	00400829 	.word	0x00400829
  400ad0:	20000110 	.word	0x20000110
  400ad4:	00403a79 	.word	0x00403a79

00400ad8 <Boot_Uart_Init>:
Uart_Packet_t Uart_Packet;
uint16_t Uart_Buffer_Length;
uint8_t Uart_Packet_Received_Flag;

void Boot_Uart_Init(void)
{
  400ad8:	b590      	push	{r4, r7, lr}
  400ada:	b085      	sub	sp, #20
  400adc:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = 
  400ade:	4b0c      	ldr	r3, [pc, #48]	; (400b10 <Boot_Uart_Init+0x38>)
  400ae0:	463c      	mov	r4, r7
  400ae2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400ae4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits =	CONF_UART_STOP_BITS,
	};

	/* Configure UART console. */
	sysclk_enable_peripheral_clock(ID_UART1);
  400ae8:	2009      	movs	r0, #9
  400aea:	4b0a      	ldr	r3, [pc, #40]	; (400b14 <Boot_Uart_Init+0x3c>)
  400aec:	4798      	blx	r3
	stdio_serial_init(UART1, &uart_serial_options);
  400aee:	463b      	mov	r3, r7
  400af0:	4619      	mov	r1, r3
  400af2:	4809      	ldr	r0, [pc, #36]	; (400b18 <Boot_Uart_Init+0x40>)
  400af4:	4b09      	ldr	r3, [pc, #36]	; (400b1c <Boot_Uart_Init+0x44>)
  400af6:	4798      	blx	r3
	usart_enable_interrupt(UART1, US_IER_RXRDY); // UART RX  
  400af8:	2101      	movs	r1, #1
  400afa:	4807      	ldr	r0, [pc, #28]	; (400b18 <Boot_Uart_Init+0x40>)
  400afc:	4b08      	ldr	r3, [pc, #32]	; (400b20 <Boot_Uart_Init+0x48>)
  400afe:	4798      	blx	r3
    NVIC_EnableIRQ(UART1_IRQn); //   
  400b00:	2009      	movs	r0, #9
  400b02:	4b08      	ldr	r3, [pc, #32]	; (400b24 <Boot_Uart_Init+0x4c>)
  400b04:	4798      	blx	r3
}
  400b06:	bf00      	nop
  400b08:	3714      	adds	r7, #20
  400b0a:	46bd      	mov	sp, r7
  400b0c:	bd90      	pop	{r4, r7, pc}
  400b0e:	bf00      	nop
  400b10:	004045dc 	.word	0x004045dc
  400b14:	0040080d 	.word	0x0040080d
  400b18:	400e0800 	.word	0x400e0800
  400b1c:	00400a71 	.word	0x00400a71
  400b20:	004026b1 	.word	0x004026b1
  400b24:	0040071d 	.word	0x0040071d

00400b28 <Uart_Transmit>:
 * @brief   Transmits a single char to UART.
 * @param   *data: The char.
 * @return  status: Report about the success of the transmission.
 */
Uart_Status_t Uart_Transmit(uint8_t data)
{
  400b28:	b580      	push	{r7, lr}
  400b2a:	b084      	sub	sp, #16
  400b2c:	af00      	add	r7, sp, #0
  400b2e:	4603      	mov	r3, r0
  400b30:	71fb      	strb	r3, [r7, #7]
	Uart_Status_t status = UART_ERROR;
  400b32:	23ff      	movs	r3, #255	; 0xff
  400b34:	73fb      	strb	r3, [r7, #15]

	if(uart_write(UART1,data) == 0)
  400b36:	79fb      	ldrb	r3, [r7, #7]
  400b38:	4619      	mov	r1, r3
  400b3a:	4806      	ldr	r0, [pc, #24]	; (400b54 <Uart_Transmit+0x2c>)
  400b3c:	4b06      	ldr	r3, [pc, #24]	; (400b58 <Uart_Transmit+0x30>)
  400b3e:	4798      	blx	r3
  400b40:	4603      	mov	r3, r0
  400b42:	2b00      	cmp	r3, #0
  400b44:	d101      	bne.n	400b4a <Uart_Transmit+0x22>
	{
		status = UART_OK;
  400b46:	2300      	movs	r3, #0
  400b48:	73fb      	strb	r3, [r7, #15]
	}

	return status;
  400b4a:	7bfb      	ldrb	r3, [r7, #15]
}
  400b4c:	4618      	mov	r0, r3
  400b4e:	3710      	adds	r7, #16
  400b50:	46bd      	mov	sp, r7
  400b52:	bd80      	pop	{r7, pc}
  400b54:	400e0800 	.word	0x400e0800
  400b58:	00402485 	.word	0x00402485
  400b5c:	00000000 	.word	0x00000000

00400b60 <Uart_Transmit_Str>:
 * @brief   Transmits a string to UART.
 * @param   *data: Array of the data.
 * @return  status: Report about the success of the transmission.
 */
Uart_Status_t Uart_Transmit_Str(uint8_t *data)
{
  400b60:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  400b64:	b084      	sub	sp, #16
  400b66:	af00      	add	r7, sp, #0
  400b68:	6078      	str	r0, [r7, #4]
	Uart_Status_t status = UART_ERROR;
  400b6a:	23ff      	movs	r3, #255	; 0xff
  400b6c:	737b      	strb	r3, [r7, #13]
	uint16_t length = (uint16_t)strlen((char *)data);
  400b6e:	6878      	ldr	r0, [r7, #4]
  400b70:	4b29      	ldr	r3, [pc, #164]	; (400c18 <Uart_Transmit_Str+0xb8>)
  400b72:	4798      	blx	r3
  400b74:	4603      	mov	r3, r0
  400b76:	817b      	strh	r3, [r7, #10]

	/* Calculate the length. */
	for(uint16_t i = 0; i < length; i++)
  400b78:	2300      	movs	r3, #0
  400b7a:	81fb      	strh	r3, [r7, #14]
  400b7c:	e03b      	b.n	400bf6 <Uart_Transmit_Str+0x96>
	{
		status = Uart_Transmit(*(data+i));
  400b7e:	89fb      	ldrh	r3, [r7, #14]
  400b80:	687a      	ldr	r2, [r7, #4]
  400b82:	4413      	add	r3, r2
  400b84:	781b      	ldrb	r3, [r3, #0]
  400b86:	4618      	mov	r0, r3
  400b88:	4b24      	ldr	r3, [pc, #144]	; (400c1c <Uart_Transmit_Str+0xbc>)
  400b8a:	4798      	blx	r3
  400b8c:	4603      	mov	r3, r0
  400b8e:	737b      	strb	r3, [r7, #13]
		delay_us(100);
  400b90:	4b23      	ldr	r3, [pc, #140]	; (400c20 <Uart_Transmit_Str+0xc0>)
  400b92:	4798      	blx	r3
  400b94:	4603      	mov	r3, r0
  400b96:	4619      	mov	r1, r3
  400b98:	f04f 0200 	mov.w	r2, #0
  400b9c:	460b      	mov	r3, r1
  400b9e:	4614      	mov	r4, r2
  400ba0:	18db      	adds	r3, r3, r3
  400ba2:	eb44 0404 	adc.w	r4, r4, r4
  400ba6:	185b      	adds	r3, r3, r1
  400ba8:	eb44 0402 	adc.w	r4, r4, r2
  400bac:	0166      	lsls	r6, r4, #5
  400bae:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  400bb2:	015d      	lsls	r5, r3, #5
  400bb4:	195b      	adds	r3, r3, r5
  400bb6:	eb44 0406 	adc.w	r4, r4, r6
  400bba:	185b      	adds	r3, r3, r1
  400bbc:	eb44 0402 	adc.w	r4, r4, r2
  400bc0:	a213      	add	r2, pc, #76	; (adr r2, 400c10 <Uart_Transmit_Str+0xb0>)
  400bc2:	e9d2 1200 	ldrd	r1, r2, [r2]
  400bc6:	eb13 0b01 	adds.w	fp, r3, r1
  400bca:	eb44 0c02 	adc.w	ip, r4, r2
  400bce:	4658      	mov	r0, fp
  400bd0:	4661      	mov	r1, ip
  400bd2:	4c14      	ldr	r4, [pc, #80]	; (400c24 <Uart_Transmit_Str+0xc4>)
  400bd4:	4a14      	ldr	r2, [pc, #80]	; (400c28 <Uart_Transmit_Str+0xc8>)
  400bd6:	f04f 0300 	mov.w	r3, #0
  400bda:	47a0      	blx	r4
  400bdc:	4603      	mov	r3, r0
  400bde:	460c      	mov	r4, r1
  400be0:	4618      	mov	r0, r3
  400be2:	4b12      	ldr	r3, [pc, #72]	; (400c2c <Uart_Transmit_Str+0xcc>)
  400be4:	4798      	blx	r3
		if (status == UART_ERROR)
  400be6:	7b7b      	ldrb	r3, [r7, #13]
  400be8:	2bff      	cmp	r3, #255	; 0xff
  400bea:	d101      	bne.n	400bf0 <Uart_Transmit_Str+0x90>
		{
			return status;
  400bec:	7b7b      	ldrb	r3, [r7, #13]
  400bee:	e009      	b.n	400c04 <Uart_Transmit_Str+0xa4>
	for(uint16_t i = 0; i < length; i++)
  400bf0:	89fb      	ldrh	r3, [r7, #14]
  400bf2:	3301      	adds	r3, #1
  400bf4:	81fb      	strh	r3, [r7, #14]
  400bf6:	89fa      	ldrh	r2, [r7, #14]
  400bf8:	897b      	ldrh	r3, [r7, #10]
  400bfa:	429a      	cmp	r2, r3
  400bfc:	d3bf      	bcc.n	400b7e <Uart_Transmit_Str+0x1e>
		}
	}

	status = UART_OK;
  400bfe:	2300      	movs	r3, #0
  400c00:	737b      	strb	r3, [r7, #13]

	return status;
  400c02:	7b7b      	ldrb	r3, [r7, #13]
}
  400c04:	4618      	mov	r0, r3
  400c06:	3710      	adds	r7, #16
  400c08:	46bd      	mov	sp, r7
  400c0a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  400c0e:	bf00      	nop
  400c10:	00d59f7f 	.word	0x00d59f7f
  400c14:	00000000 	.word	0x00000000
  400c18:	00403c41 	.word	0x00403c41
  400c1c:	00400b29 	.word	0x00400b29
  400c20:	004007e5 	.word	0x004007e5
  400c24:	00402f9d 	.word	0x00402f9d
  400c28:	00d59f80 	.word	0x00d59f80
  400c2c:	20000101 	.word	0x20000101

00400c30 <Uart_Packet_Receive>:

Uart_Status_t Uart_Packet_Receive(uint8_t *data, Uart_Packet_Index_t index)
{
  400c30:	b480      	push	{r7}
  400c32:	b085      	sub	sp, #20
  400c34:	af00      	add	r7, sp, #0
  400c36:	6078      	str	r0, [r7, #4]
  400c38:	460b      	mov	r3, r1
  400c3a:	70fb      	strb	r3, [r7, #3]
	Uart_Status_t status = UART_ERROR;
  400c3c:	23ff      	movs	r3, #255	; 0xff
  400c3e:	73fb      	strb	r3, [r7, #15]
	if ((Uart_Buffer_Length > 0) || (Uart_Packet_Received_Flag == 1))
  400c40:	4b2d      	ldr	r3, [pc, #180]	; (400cf8 <Uart_Packet_Receive+0xc8>)
  400c42:	881b      	ldrh	r3, [r3, #0]
  400c44:	2b00      	cmp	r3, #0
  400c46:	d103      	bne.n	400c50 <Uart_Packet_Receive+0x20>
  400c48:	4b2c      	ldr	r3, [pc, #176]	; (400cfc <Uart_Packet_Receive+0xcc>)
  400c4a:	781b      	ldrb	r3, [r3, #0]
  400c4c:	2b01      	cmp	r3, #1
  400c4e:	d14c      	bne.n	400cea <Uart_Packet_Receive+0xba>
	{
		switch(index)
  400c50:	78fb      	ldrb	r3, [r7, #3]
  400c52:	2b03      	cmp	r3, #3
  400c54:	d847      	bhi.n	400ce6 <Uart_Packet_Receive+0xb6>
  400c56:	a201      	add	r2, pc, #4	; (adr r2, 400c5c <Uart_Packet_Receive+0x2c>)
  400c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c5c:	00400c6d 	.word	0x00400c6d
  400c60:	00400c77 	.word	0x00400c77
  400c64:	00400c9b 	.word	0x00400c9b
  400c68:	00400cc1 	.word	0x00400cc1
		{
			case UART_PACKET_HEADER : 
				*data = Uart_Packet.header;
  400c6c:	4b24      	ldr	r3, [pc, #144]	; (400d00 <Uart_Packet_Receive+0xd0>)
  400c6e:	781a      	ldrb	r2, [r3, #0]
  400c70:	687b      	ldr	r3, [r7, #4]
  400c72:	701a      	strb	r2, [r3, #0]
			break;
  400c74:	e037      	b.n	400ce6 <Uart_Packet_Receive+0xb6>
			case UART_PACKET_NUM :
				for(uint8_t i = 0; i < 2; i++)
  400c76:	2300      	movs	r3, #0
  400c78:	73bb      	strb	r3, [r7, #14]
  400c7a:	e00a      	b.n	400c92 <Uart_Packet_Receive+0x62>
				{
					*(data+i) = Uart_Packet.packet_num[i];
  400c7c:	7bbb      	ldrb	r3, [r7, #14]
  400c7e:	687a      	ldr	r2, [r7, #4]
  400c80:	4413      	add	r3, r2
  400c82:	7bba      	ldrb	r2, [r7, #14]
  400c84:	491e      	ldr	r1, [pc, #120]	; (400d00 <Uart_Packet_Receive+0xd0>)
  400c86:	440a      	add	r2, r1
  400c88:	7852      	ldrb	r2, [r2, #1]
  400c8a:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0; i < 2; i++)
  400c8c:	7bbb      	ldrb	r3, [r7, #14]
  400c8e:	3301      	adds	r3, #1
  400c90:	73bb      	strb	r3, [r7, #14]
  400c92:	7bbb      	ldrb	r3, [r7, #14]
  400c94:	2b01      	cmp	r3, #1
  400c96:	d9f1      	bls.n	400c7c <Uart_Packet_Receive+0x4c>
				}
			break;
  400c98:	e025      	b.n	400ce6 <Uart_Packet_Receive+0xb6>
			case UART_PACKET_DATA :
				for(uint16_t i = 0; i < 1024; i++)
  400c9a:	2300      	movs	r3, #0
  400c9c:	81bb      	strh	r3, [r7, #12]
  400c9e:	e00a      	b.n	400cb6 <Uart_Packet_Receive+0x86>
				{
					*(data+i) = Uart_Packet.data[i];
  400ca0:	89bb      	ldrh	r3, [r7, #12]
  400ca2:	687a      	ldr	r2, [r7, #4]
  400ca4:	4413      	add	r3, r2
  400ca6:	89ba      	ldrh	r2, [r7, #12]
  400ca8:	4915      	ldr	r1, [pc, #84]	; (400d00 <Uart_Packet_Receive+0xd0>)
  400caa:	440a      	add	r2, r1
  400cac:	78d2      	ldrb	r2, [r2, #3]
  400cae:	701a      	strb	r2, [r3, #0]
				for(uint16_t i = 0; i < 1024; i++)
  400cb0:	89bb      	ldrh	r3, [r7, #12]
  400cb2:	3301      	adds	r3, #1
  400cb4:	81bb      	strh	r3, [r7, #12]
  400cb6:	89bb      	ldrh	r3, [r7, #12]
  400cb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  400cbc:	d3f0      	bcc.n	400ca0 <Uart_Packet_Receive+0x70>
				}
			break;
  400cbe:	e012      	b.n	400ce6 <Uart_Packet_Receive+0xb6>
			case UART_PACKET_CHECKSUM :
				for(uint8_t i = 0; i < 2; i++)
  400cc0:	2300      	movs	r3, #0
  400cc2:	72fb      	strb	r3, [r7, #11]
  400cc4:	e00b      	b.n	400cde <Uart_Packet_Receive+0xae>
				{
					*(data+i) = Uart_Packet.checksum[i];
  400cc6:	7afb      	ldrb	r3, [r7, #11]
  400cc8:	687a      	ldr	r2, [r7, #4]
  400cca:	4413      	add	r3, r2
  400ccc:	7afa      	ldrb	r2, [r7, #11]
  400cce:	490c      	ldr	r1, [pc, #48]	; (400d00 <Uart_Packet_Receive+0xd0>)
  400cd0:	440a      	add	r2, r1
  400cd2:	f892 2403 	ldrb.w	r2, [r2, #1027]	; 0x403
  400cd6:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0; i < 2; i++)
  400cd8:	7afb      	ldrb	r3, [r7, #11]
  400cda:	3301      	adds	r3, #1
  400cdc:	72fb      	strb	r3, [r7, #11]
  400cde:	7afb      	ldrb	r3, [r7, #11]
  400ce0:	2b01      	cmp	r3, #1
  400ce2:	d9f0      	bls.n	400cc6 <Uart_Packet_Receive+0x96>
				}		
			break;
  400ce4:	bf00      	nop
		}
		status = UART_OK;
  400ce6:	2300      	movs	r3, #0
  400ce8:	73fb      	strb	r3, [r7, #15]
	}

	return status;
  400cea:	7bfb      	ldrb	r3, [r7, #15]
}
  400cec:	4618      	mov	r0, r3
  400cee:	3714      	adds	r7, #20
  400cf0:	46bd      	mov	sp, r7
  400cf2:	bc80      	pop	{r7}
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop
  400cf8:	20003032 	.word	0x20003032
  400cfc:	20003030 	.word	0x20003030
  400d00:	20000c28 	.word	0x20000c28

00400d04 <UART1_Handler>:

void UART1_Handler(void)
{
  400d04:	b580      	push	{r7, lr}
  400d06:	b082      	sub	sp, #8
  400d08:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;
  400d0a:	2300      	movs	r3, #0
  400d0c:	71fb      	strb	r3, [r7, #7]
    if (usart_get_interrupt_mask(UART1) & US_IER_RXRDY) 
  400d0e:	4838      	ldr	r0, [pc, #224]	; (400df0 <UART1_Handler+0xec>)
  400d10:	4b38      	ldr	r3, [pc, #224]	; (400df4 <UART1_Handler+0xf0>)
  400d12:	4798      	blx	r3
  400d14:	4603      	mov	r3, r0
  400d16:	f003 0301 	and.w	r3, r3, #1
  400d1a:	2b00      	cmp	r3, #0
  400d1c:	d063      	beq.n	400de6 <UART1_Handler+0xe2>
	{
        usart_getchar(UART1,(uint32_t *)&Uart_Rx_Buf[Uart_Buffer_Length]); 
  400d1e:	4b36      	ldr	r3, [pc, #216]	; (400df8 <UART1_Handler+0xf4>)
  400d20:	881b      	ldrh	r3, [r3, #0]
  400d22:	009b      	lsls	r3, r3, #2
  400d24:	4a35      	ldr	r2, [pc, #212]	; (400dfc <UART1_Handler+0xf8>)
  400d26:	4413      	add	r3, r2
  400d28:	4619      	mov	r1, r3
  400d2a:	4831      	ldr	r0, [pc, #196]	; (400df0 <UART1_Handler+0xec>)
  400d2c:	4b34      	ldr	r3, [pc, #208]	; (400e00 <UART1_Handler+0xfc>)
  400d2e:	4798      	blx	r3
		if (Uart_Buffer_Length < 1)
  400d30:	4b31      	ldr	r3, [pc, #196]	; (400df8 <UART1_Handler+0xf4>)
  400d32:	881b      	ldrh	r3, [r3, #0]
  400d34:	2b00      	cmp	r3, #0
  400d36:	d109      	bne.n	400d4c <UART1_Handler+0x48>
		{
			Uart_Packet.header = Uart_Rx_Buf[Uart_Buffer_Length];
  400d38:	4b2f      	ldr	r3, [pc, #188]	; (400df8 <UART1_Handler+0xf4>)
  400d3a:	881b      	ldrh	r3, [r3, #0]
  400d3c:	461a      	mov	r2, r3
  400d3e:	4b2f      	ldr	r3, [pc, #188]	; (400dfc <UART1_Handler+0xf8>)
  400d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400d44:	b2da      	uxtb	r2, r3
  400d46:	4b2f      	ldr	r3, [pc, #188]	; (400e04 <UART1_Handler+0x100>)
  400d48:	701a      	strb	r2, [r3, #0]
  400d4a:	e03d      	b.n	400dc8 <UART1_Handler+0xc4>
		}
		else if (Uart_Buffer_Length < 3)
  400d4c:	4b2a      	ldr	r3, [pc, #168]	; (400df8 <UART1_Handler+0xf4>)
  400d4e:	881b      	ldrh	r3, [r3, #0]
  400d50:	2b02      	cmp	r3, #2
  400d52:	d80e      	bhi.n	400d72 <UART1_Handler+0x6e>
		{
			Uart_Packet.packet_num[Uart_Buffer_Length - 1] = Uart_Rx_Buf[Uart_Buffer_Length];
  400d54:	4b28      	ldr	r3, [pc, #160]	; (400df8 <UART1_Handler+0xf4>)
  400d56:	881b      	ldrh	r3, [r3, #0]
  400d58:	3b01      	subs	r3, #1
  400d5a:	4a27      	ldr	r2, [pc, #156]	; (400df8 <UART1_Handler+0xf4>)
  400d5c:	8812      	ldrh	r2, [r2, #0]
  400d5e:	4611      	mov	r1, r2
  400d60:	4a26      	ldr	r2, [pc, #152]	; (400dfc <UART1_Handler+0xf8>)
  400d62:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  400d66:	b2d1      	uxtb	r1, r2
  400d68:	4a26      	ldr	r2, [pc, #152]	; (400e04 <UART1_Handler+0x100>)
  400d6a:	4413      	add	r3, r2
  400d6c:	460a      	mov	r2, r1
  400d6e:	705a      	strb	r2, [r3, #1]
  400d70:	e02a      	b.n	400dc8 <UART1_Handler+0xc4>
		}
		else if (Uart_Buffer_Length < 1027)
  400d72:	4b21      	ldr	r3, [pc, #132]	; (400df8 <UART1_Handler+0xf4>)
  400d74:	881b      	ldrh	r3, [r3, #0]
  400d76:	f240 4202 	movw	r2, #1026	; 0x402
  400d7a:	4293      	cmp	r3, r2
  400d7c:	d80e      	bhi.n	400d9c <UART1_Handler+0x98>
		{
			Uart_Packet.data[Uart_Buffer_Length - 3] = Uart_Rx_Buf[Uart_Buffer_Length];
  400d7e:	4b1e      	ldr	r3, [pc, #120]	; (400df8 <UART1_Handler+0xf4>)
  400d80:	881b      	ldrh	r3, [r3, #0]
  400d82:	3b03      	subs	r3, #3
  400d84:	4a1c      	ldr	r2, [pc, #112]	; (400df8 <UART1_Handler+0xf4>)
  400d86:	8812      	ldrh	r2, [r2, #0]
  400d88:	4611      	mov	r1, r2
  400d8a:	4a1c      	ldr	r2, [pc, #112]	; (400dfc <UART1_Handler+0xf8>)
  400d8c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  400d90:	b2d1      	uxtb	r1, r2
  400d92:	4a1c      	ldr	r2, [pc, #112]	; (400e04 <UART1_Handler+0x100>)
  400d94:	4413      	add	r3, r2
  400d96:	460a      	mov	r2, r1
  400d98:	70da      	strb	r2, [r3, #3]
  400d9a:	e015      	b.n	400dc8 <UART1_Handler+0xc4>
		}
		else if (Uart_Buffer_Length < 1029)
  400d9c:	4b16      	ldr	r3, [pc, #88]	; (400df8 <UART1_Handler+0xf4>)
  400d9e:	881b      	ldrh	r3, [r3, #0]
  400da0:	f240 4204 	movw	r2, #1028	; 0x404
  400da4:	4293      	cmp	r3, r2
  400da6:	d80f      	bhi.n	400dc8 <UART1_Handler+0xc4>
		{
			Uart_Packet.checksum[Uart_Buffer_Length - 1027] = Uart_Rx_Buf[Uart_Buffer_Length];
  400da8:	4b13      	ldr	r3, [pc, #76]	; (400df8 <UART1_Handler+0xf4>)
  400daa:	881b      	ldrh	r3, [r3, #0]
  400dac:	f2a3 4303 	subw	r3, r3, #1027	; 0x403
  400db0:	4a11      	ldr	r2, [pc, #68]	; (400df8 <UART1_Handler+0xf4>)
  400db2:	8812      	ldrh	r2, [r2, #0]
  400db4:	4611      	mov	r1, r2
  400db6:	4a11      	ldr	r2, [pc, #68]	; (400dfc <UART1_Handler+0xf8>)
  400db8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  400dbc:	b2d1      	uxtb	r1, r2
  400dbe:	4a11      	ldr	r2, [pc, #68]	; (400e04 <UART1_Handler+0x100>)
  400dc0:	4413      	add	r3, r2
  400dc2:	460a      	mov	r2, r1
  400dc4:	f883 2403 	strb.w	r2, [r3, #1027]	; 0x403
		}
		
		if(Uart_Buffer_Length >= 1028)
  400dc8:	4b0b      	ldr	r3, [pc, #44]	; (400df8 <UART1_Handler+0xf4>)
  400dca:	881b      	ldrh	r3, [r3, #0]
  400dcc:	f240 4203 	movw	r2, #1027	; 0x403
  400dd0:	4293      	cmp	r3, r2
  400dd2:	d902      	bls.n	400dda <UART1_Handler+0xd6>
		{
			Uart_Packet_Received_Flag = 1;
  400dd4:	4b0c      	ldr	r3, [pc, #48]	; (400e08 <UART1_Handler+0x104>)
  400dd6:	2201      	movs	r2, #1
  400dd8:	701a      	strb	r2, [r3, #0]
		}
		Uart_Buffer_Length++;
  400dda:	4b07      	ldr	r3, [pc, #28]	; (400df8 <UART1_Handler+0xf4>)
  400ddc:	881b      	ldrh	r3, [r3, #0]
  400dde:	3301      	adds	r3, #1
  400de0:	b29a      	uxth	r2, r3
  400de2:	4b05      	ldr	r3, [pc, #20]	; (400df8 <UART1_Handler+0xf4>)
  400de4:	801a      	strh	r2, [r3, #0]
    }
}
  400de6:	bf00      	nop
  400de8:	3708      	adds	r7, #8
  400dea:	46bd      	mov	sp, r7
  400dec:	bd80      	pop	{r7, pc}
  400dee:	bf00      	nop
  400df0:	400e0800 	.word	0x400e0800
  400df4:	004026cb 	.word	0x004026cb
  400df8:	20003032 	.word	0x20003032
  400dfc:	20001030 	.word	0x20001030
  400e00:	00402791 	.word	0x00402791
  400e04:	20000c28 	.word	0x20000c28
  400e08:	20003030 	.word	0x20003030

00400e0c <osc_get_rate>:
{
  400e0c:	b480      	push	{r7}
  400e0e:	b083      	sub	sp, #12
  400e10:	af00      	add	r7, sp, #0
  400e12:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400e14:	687b      	ldr	r3, [r7, #4]
  400e16:	2b07      	cmp	r3, #7
  400e18:	d825      	bhi.n	400e66 <osc_get_rate+0x5a>
  400e1a:	a201      	add	r2, pc, #4	; (adr r2, 400e20 <osc_get_rate+0x14>)
  400e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e20:	00400e41 	.word	0x00400e41
  400e24:	00400e47 	.word	0x00400e47
  400e28:	00400e4d 	.word	0x00400e4d
  400e2c:	00400e53 	.word	0x00400e53
  400e30:	00400e57 	.word	0x00400e57
  400e34:	00400e5b 	.word	0x00400e5b
  400e38:	00400e5f 	.word	0x00400e5f
  400e3c:	00400e63 	.word	0x00400e63
		return OSC_SLCK_32K_RC_HZ;
  400e40:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400e44:	e010      	b.n	400e68 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400e46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e4a:	e00d      	b.n	400e68 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400e4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e50:	e00a      	b.n	400e68 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400e52:	4b08      	ldr	r3, [pc, #32]	; (400e74 <osc_get_rate+0x68>)
  400e54:	e008      	b.n	400e68 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400e56:	4b08      	ldr	r3, [pc, #32]	; (400e78 <osc_get_rate+0x6c>)
  400e58:	e006      	b.n	400e68 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400e5a:	4b08      	ldr	r3, [pc, #32]	; (400e7c <osc_get_rate+0x70>)
  400e5c:	e004      	b.n	400e68 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400e5e:	4b07      	ldr	r3, [pc, #28]	; (400e7c <osc_get_rate+0x70>)
  400e60:	e002      	b.n	400e68 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400e62:	4b06      	ldr	r3, [pc, #24]	; (400e7c <osc_get_rate+0x70>)
  400e64:	e000      	b.n	400e68 <osc_get_rate+0x5c>
	return 0;
  400e66:	2300      	movs	r3, #0
}
  400e68:	4618      	mov	r0, r3
  400e6a:	370c      	adds	r7, #12
  400e6c:	46bd      	mov	sp, r7
  400e6e:	bc80      	pop	{r7}
  400e70:	4770      	bx	lr
  400e72:	bf00      	nop
  400e74:	003d0900 	.word	0x003d0900
  400e78:	007a1200 	.word	0x007a1200
  400e7c:	00b71b00 	.word	0x00b71b00

00400e80 <sysclk_get_main_hz>:
{
  400e80:	b580      	push	{r7, lr}
  400e82:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400e84:	2006      	movs	r0, #6
  400e86:	4b04      	ldr	r3, [pc, #16]	; (400e98 <sysclk_get_main_hz+0x18>)
  400e88:	4798      	blx	r3
  400e8a:	4602      	mov	r2, r0
  400e8c:	4613      	mov	r3, r2
  400e8e:	009b      	lsls	r3, r3, #2
  400e90:	4413      	add	r3, r2
  400e92:	009b      	lsls	r3, r3, #2
}
  400e94:	4618      	mov	r0, r3
  400e96:	bd80      	pop	{r7, pc}
  400e98:	00400e0d 	.word	0x00400e0d

00400e9c <sysclk_get_cpu_hz>:
{
  400e9c:	b580      	push	{r7, lr}
  400e9e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400ea0:	4b02      	ldr	r3, [pc, #8]	; (400eac <sysclk_get_cpu_hz+0x10>)
  400ea2:	4798      	blx	r3
  400ea4:	4603      	mov	r3, r0
  400ea6:	085b      	lsrs	r3, r3, #1
}
  400ea8:	4618      	mov	r0, r3
  400eaa:	bd80      	pop	{r7, pc}
  400eac:	00400e81 	.word	0x00400e81

00400eb0 <xmodem_receive>:
 * @param   void
 * @return  void
 */

void xmodem_receive(void)
{
  400eb0:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
  400eb4:	b082      	sub	sp, #8
  400eb6:	af00      	add	r7, sp, #0
    volatile xmodem_status status = X_OK;
  400eb8:	2300      	movs	r3, #0
  400eba:	717b      	strb	r3, [r7, #5]
    uint8_t error_number = 0u;
  400ebc:	2300      	movs	r3, #0
  400ebe:	713b      	strb	r3, [r7, #4]

    x_first_packet_received = false;
  400ec0:	4b7f      	ldr	r3, [pc, #508]	; (4010c0 <xmodem_receive+0x210>)
  400ec2:	2200      	movs	r2, #0
  400ec4:	701a      	strb	r2, [r3, #0]
    xmodem_packet_number = 1u;
  400ec6:	4b7f      	ldr	r3, [pc, #508]	; (4010c4 <xmodem_receive+0x214>)
  400ec8:	2201      	movs	r2, #1
  400eca:	701a      	strb	r2, [r3, #0]
    xmodem_actual_flash_address = FLASH_APP1_START_ADDRESS;
  400ecc:	4b7e      	ldr	r3, [pc, #504]	; (4010c8 <xmodem_receive+0x218>)
  400ece:	4a7f      	ldr	r2, [pc, #508]	; (4010cc <xmodem_receive+0x21c>)
  400ed0:	601a      	str	r2, [r3, #0]

    /* Loop until there isn't any error (or until we jump to the user application). */
    while (X_OK == status)
  400ed2:	e0ea      	b.n	4010aa <xmodem_receive+0x1fa>
    {
        uint8_t header = 0x00u;
  400ed4:	2300      	movs	r3, #0
  400ed6:	70fb      	strb	r3, [r7, #3]

        /* Get the header from UART. */
		Uart_Status_t comm_status = Uart_Packet_Receive(&header, UART_PACKET_HEADER);
  400ed8:	1cfb      	adds	r3, r7, #3
  400eda:	2100      	movs	r1, #0
  400edc:	4618      	mov	r0, r3
  400ede:	4b7c      	ldr	r3, [pc, #496]	; (4010d0 <xmodem_receive+0x220>)
  400ee0:	4798      	blx	r3
  400ee2:	4603      	mov	r3, r0
  400ee4:	71fb      	strb	r3, [r7, #7]
        if ((header == X_SOH) || (header == X_STX))
  400ee6:	78fb      	ldrb	r3, [r7, #3]
  400ee8:	2b01      	cmp	r3, #1
  400eea:	d002      	beq.n	400ef2 <xmodem_receive+0x42>
  400eec:	78fb      	ldrb	r3, [r7, #3]
  400eee:	2b02      	cmp	r3, #2
  400ef0:	d102      	bne.n	400ef8 <xmodem_receive+0x48>
        {
            x_first_packet_received = true;
  400ef2:	4b73      	ldr	r3, [pc, #460]	; (4010c0 <xmodem_receive+0x210>)
  400ef4:	2201      	movs	r2, #1
  400ef6:	701a      	strb	r2, [r3, #0]
        }
        /* Spam the host (until we receive something) with ACSII "C", to notify it, we want to use CRC-16. */
        if (x_first_packet_received == false)
  400ef8:	4b71      	ldr	r3, [pc, #452]	; (4010c0 <xmodem_receive+0x210>)
  400efa:	781b      	ldrb	r3, [r3, #0]
  400efc:	2b00      	cmp	r3, #0
  400efe:	d12f      	bne.n	400f60 <xmodem_receive+0xb0>
        {
            (void)Uart_Transmit(X_C);
  400f00:	2043      	movs	r0, #67	; 0x43
  400f02:	4b74      	ldr	r3, [pc, #464]	; (4010d4 <xmodem_receive+0x224>)
  400f04:	4798      	blx	r3
            delay_ms(10);
  400f06:	4b74      	ldr	r3, [pc, #464]	; (4010d8 <xmodem_receive+0x228>)
  400f08:	4798      	blx	r3
  400f0a:	4603      	mov	r3, r0
  400f0c:	4619      	mov	r1, r3
  400f0e:	f04f 0200 	mov.w	r2, #0
  400f12:	460b      	mov	r3, r1
  400f14:	4614      	mov	r4, r2
  400f16:	ea4f 0984 	mov.w	r9, r4, lsl #2
  400f1a:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  400f1e:	ea4f 0883 	mov.w	r8, r3, lsl #2
  400f22:	4643      	mov	r3, r8
  400f24:	464c      	mov	r4, r9
  400f26:	185b      	adds	r3, r3, r1
  400f28:	eb44 0402 	adc.w	r4, r4, r2
  400f2c:	18db      	adds	r3, r3, r3
  400f2e:	eb44 0404 	adc.w	r4, r4, r4
  400f32:	4619      	mov	r1, r3
  400f34:	4622      	mov	r2, r4
  400f36:	f243 63af 	movw	r3, #13999	; 0x36af
  400f3a:	f04f 0400 	mov.w	r4, #0
  400f3e:	eb11 0b03 	adds.w	fp, r1, r3
  400f42:	eb42 0c04 	adc.w	ip, r2, r4
  400f46:	4658      	mov	r0, fp
  400f48:	4661      	mov	r1, ip
  400f4a:	4c64      	ldr	r4, [pc, #400]	; (4010dc <xmodem_receive+0x22c>)
  400f4c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400f50:	f04f 0300 	mov.w	r3, #0
  400f54:	47a0      	blx	r4
  400f56:	4603      	mov	r3, r0
  400f58:	460c      	mov	r4, r1
  400f5a:	4618      	mov	r0, r3
  400f5c:	4b60      	ldr	r3, [pc, #384]	; (4010e0 <xmodem_receive+0x230>)
  400f5e:	4798      	blx	r3
        }
		
        /* The header can be: SOH, STX, EOT and CAN. */
        switch(header)
  400f60:	78fb      	ldrb	r3, [r7, #3]
  400f62:	3b01      	subs	r3, #1
  400f64:	2b17      	cmp	r3, #23
  400f66:	f200 8092 	bhi.w	40108e <xmodem_receive+0x1de>
  400f6a:	a201      	add	r2, pc, #4	; (adr r2, 400f70 <xmodem_receive+0xc0>)
  400f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f70:	00400fd1 	.word	0x00400fd1
  400f74:	00400fd1 	.word	0x00400fd1
  400f78:	0040108f 	.word	0x0040108f
  400f7c:	0040101d 	.word	0x0040101d
  400f80:	0040108f 	.word	0x0040108f
  400f84:	0040108f 	.word	0x0040108f
  400f88:	0040108f 	.word	0x0040108f
  400f8c:	0040108f 	.word	0x0040108f
  400f90:	0040108f 	.word	0x0040108f
  400f94:	0040108f 	.word	0x0040108f
  400f98:	0040108f 	.word	0x0040108f
  400f9c:	0040108f 	.word	0x0040108f
  400fa0:	0040108f 	.word	0x0040108f
  400fa4:	0040108f 	.word	0x0040108f
  400fa8:	0040108f 	.word	0x0040108f
  400fac:	0040108f 	.word	0x0040108f
  400fb0:	0040108f 	.word	0x0040108f
  400fb4:	0040108f 	.word	0x0040108f
  400fb8:	0040108f 	.word	0x0040108f
  400fbc:	0040108f 	.word	0x0040108f
  400fc0:	0040108f 	.word	0x0040108f
  400fc4:	0040108f 	.word	0x0040108f
  400fc8:	0040108f 	.word	0x0040108f
  400fcc:	00401089 	.word	0x00401089
        {
            xmodem_status packet_status = X_ERROR;
            /* 128 or 1024 bytes of data. */
            case X_SOH:
            case X_STX:
                if(Uart_Packet_Received_Flag == 1)
  400fd0:	4b44      	ldr	r3, [pc, #272]	; (4010e4 <xmodem_receive+0x234>)
  400fd2:	781b      	ldrb	r3, [r3, #0]
  400fd4:	2b01      	cmp	r3, #1
  400fd6:	d165      	bne.n	4010a4 <xmodem_receive+0x1f4>
                {
                    /* If the handling was successful, then send an ACK. */
                    packet_status = xmodem_handle_packet(header);
  400fd8:	78fb      	ldrb	r3, [r7, #3]
  400fda:	4618      	mov	r0, r3
  400fdc:	4b42      	ldr	r3, [pc, #264]	; (4010e8 <xmodem_receive+0x238>)
  400fde:	4798      	blx	r3
  400fe0:	4603      	mov	r3, r0
  400fe2:	71bb      	strb	r3, [r7, #6]
                    if (X_OK == packet_status)
  400fe4:	79bb      	ldrb	r3, [r7, #6]
  400fe6:	2b00      	cmp	r3, #0
  400fe8:	d103      	bne.n	400ff2 <xmodem_receive+0x142>
                    {
                        (void)Uart_Transmit(X_ACK);
  400fea:	2006      	movs	r0, #6
  400fec:	4b39      	ldr	r3, [pc, #228]	; (4010d4 <xmodem_receive+0x224>)
  400fee:	4798      	blx	r3
                    else
                    {
                        status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
                    }
                }
            break;
  400ff0:	e058      	b.n	4010a4 <xmodem_receive+0x1f4>
                    else if (X_ERROR_FLASH == packet_status)
  400ff2:	79bb      	ldrb	r3, [r7, #6]
  400ff4:	2b08      	cmp	r3, #8
  400ff6:	d109      	bne.n	40100c <xmodem_receive+0x15c>
                        error_number = X_MAX_ERRORS;
  400ff8:	2303      	movs	r3, #3
  400ffa:	713b      	strb	r3, [r7, #4]
                        status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
  400ffc:	1d3b      	adds	r3, r7, #4
  400ffe:	2103      	movs	r1, #3
  401000:	4618      	mov	r0, r3
  401002:	4b3a      	ldr	r3, [pc, #232]	; (4010ec <xmodem_receive+0x23c>)
  401004:	4798      	blx	r3
  401006:	4603      	mov	r3, r0
  401008:	717b      	strb	r3, [r7, #5]
            break;
  40100a:	e04b      	b.n	4010a4 <xmodem_receive+0x1f4>
                        status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
  40100c:	1d3b      	adds	r3, r7, #4
  40100e:	2103      	movs	r1, #3
  401010:	4618      	mov	r0, r3
  401012:	4b36      	ldr	r3, [pc, #216]	; (4010ec <xmodem_receive+0x23c>)
  401014:	4798      	blx	r3
  401016:	4603      	mov	r3, r0
  401018:	717b      	strb	r3, [r7, #5]
            break;
  40101a:	e043      	b.n	4010a4 <xmodem_receive+0x1f4>
            /* End of Transmission. */
            case X_EOT:
                /* ACK, feedback to user (as a text), then jump to user application. */
                (void)Uart_Transmit(X_ACK);
  40101c:	2006      	movs	r0, #6
  40101e:	4b2d      	ldr	r3, [pc, #180]	; (4010d4 <xmodem_receive+0x224>)
  401020:	4798      	blx	r3
                (void)Uart_Transmit_Str((uint8_t*)"\n\rFirmware Copy Finished!\r\n");
  401022:	4833      	ldr	r0, [pc, #204]	; (4010f0 <xmodem_receive+0x240>)
  401024:	4b33      	ldr	r3, [pc, #204]	; (4010f4 <xmodem_receive+0x244>)
  401026:	4798      	blx	r3
                delay_ms(100);
  401028:	4b2b      	ldr	r3, [pc, #172]	; (4010d8 <xmodem_receive+0x228>)
  40102a:	4798      	blx	r3
  40102c:	4603      	mov	r3, r0
  40102e:	4619      	mov	r1, r3
  401030:	f04f 0200 	mov.w	r2, #0
  401034:	460b      	mov	r3, r1
  401036:	4614      	mov	r4, r2
  401038:	18db      	adds	r3, r3, r3
  40103a:	eb44 0404 	adc.w	r4, r4, r4
  40103e:	185b      	adds	r3, r3, r1
  401040:	eb44 0402 	adc.w	r4, r4, r2
  401044:	0166      	lsls	r6, r4, #5
  401046:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  40104a:	015d      	lsls	r5, r3, #5
  40104c:	195b      	adds	r3, r3, r5
  40104e:	eb44 0406 	adc.w	r4, r4, r6
  401052:	185b      	adds	r3, r3, r1
  401054:	eb44 0402 	adc.w	r4, r4, r2
  401058:	f243 61af 	movw	r1, #13999	; 0x36af
  40105c:	f04f 0200 	mov.w	r2, #0
  401060:	eb13 0b01 	adds.w	fp, r3, r1
  401064:	eb44 0c02 	adc.w	ip, r4, r2
  401068:	4658      	mov	r0, fp
  40106a:	4661      	mov	r1, ip
  40106c:	4c1b      	ldr	r4, [pc, #108]	; (4010dc <xmodem_receive+0x22c>)
  40106e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401072:	f04f 0300 	mov.w	r3, #0
  401076:	47a0      	blx	r4
  401078:	4603      	mov	r3, r0
  40107a:	460c      	mov	r4, r1
  40107c:	4618      	mov	r0, r3
  40107e:	4b18      	ldr	r3, [pc, #96]	; (4010e0 <xmodem_receive+0x230>)
  401080:	4798      	blx	r3
                //Flash_Copy_App2_To_App1();
                Flash_Jump_To_Application();
  401082:	4b1d      	ldr	r3, [pc, #116]	; (4010f8 <xmodem_receive+0x248>)
  401084:	4798      	blx	r3
            break;
  401086:	e010      	b.n	4010aa <xmodem_receive+0x1fa>
            /* Abort from host. */
            case X_CAN:
                status = X_ERROR;
  401088:	23ff      	movs	r3, #255	; 0xff
  40108a:	717b      	strb	r3, [r7, #5]
            break;
  40108c:	e00d      	b.n	4010aa <xmodem_receive+0x1fa>
            default:
                /* Wrong header. */
                if (UART_OK == comm_status)
  40108e:	79fb      	ldrb	r3, [r7, #7]
  401090:	2b00      	cmp	r3, #0
  401092:	d109      	bne.n	4010a8 <xmodem_receive+0x1f8>
                {
                    status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
  401094:	1d3b      	adds	r3, r7, #4
  401096:	2103      	movs	r1, #3
  401098:	4618      	mov	r0, r3
  40109a:	4b14      	ldr	r3, [pc, #80]	; (4010ec <xmodem_receive+0x23c>)
  40109c:	4798      	blx	r3
  40109e:	4603      	mov	r3, r0
  4010a0:	717b      	strb	r3, [r7, #5]
                }
            break;
  4010a2:	e001      	b.n	4010a8 <xmodem_receive+0x1f8>
            break;
  4010a4:	bf00      	nop
  4010a6:	e000      	b.n	4010aa <xmodem_receive+0x1fa>
            break;
  4010a8:	bf00      	nop
    while (X_OK == status)
  4010aa:	797b      	ldrb	r3, [r7, #5]
  4010ac:	b2db      	uxtb	r3, r3
  4010ae:	2b00      	cmp	r3, #0
  4010b0:	f43f af10 	beq.w	400ed4 <xmodem_receive+0x24>
        }
    }
}
  4010b4:	bf00      	nop
  4010b6:	3708      	adds	r7, #8
  4010b8:	46bd      	mov	sp, r7
  4010ba:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
  4010be:	bf00      	nop
  4010c0:	20000b74 	.word	0x20000b74
  4010c4:	2000010a 	.word	0x2000010a
  4010c8:	20000b70 	.word	0x20000b70
  4010cc:	00406000 	.word	0x00406000
  4010d0:	00400c31 	.word	0x00400c31
  4010d4:	00400b29 	.word	0x00400b29
  4010d8:	00400e9d 	.word	0x00400e9d
  4010dc:	00402f9d 	.word	0x00402f9d
  4010e0:	20000101 	.word	0x20000101
  4010e4:	20003030 	.word	0x20003030
  4010e8:	00401171 	.word	0x00401171
  4010ec:	00401369 	.word	0x00401369
  4010f0:	004045ec 	.word	0x004045ec
  4010f4:	00400b61 	.word	0x00400b61
  4010f8:	00402d45 	.word	0x00402d45

004010fc <xmodem_calc_crc>:

static uint16_t xmodem_calc_crc(uint8_t *data, uint16_t length)
{
  4010fc:	b480      	push	{r7}
  4010fe:	b085      	sub	sp, #20
  401100:	af00      	add	r7, sp, #0
  401102:	6078      	str	r0, [r7, #4]
  401104:	460b      	mov	r3, r1
  401106:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0u;
  401108:	2300      	movs	r3, #0
  40110a:	81fb      	strh	r3, [r7, #14]
    while (length)
  40110c:	e026      	b.n	40115c <xmodem_calc_crc+0x60>
    {
        length--;
  40110e:	887b      	ldrh	r3, [r7, #2]
  401110:	3b01      	subs	r3, #1
  401112:	807b      	strh	r3, [r7, #2]
        crc = crc ^ ((uint16_t)*data++ << 8u);
  401114:	687b      	ldr	r3, [r7, #4]
  401116:	1c5a      	adds	r2, r3, #1
  401118:	607a      	str	r2, [r7, #4]
  40111a:	781b      	ldrb	r3, [r3, #0]
  40111c:	021b      	lsls	r3, r3, #8
  40111e:	b21a      	sxth	r2, r3
  401120:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  401124:	4053      	eors	r3, r2
  401126:	b21b      	sxth	r3, r3
  401128:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0u; i < 8u; i++)
  40112a:	2300      	movs	r3, #0
  40112c:	737b      	strb	r3, [r7, #13]
  40112e:	e012      	b.n	401156 <xmodem_calc_crc+0x5a>
        {
            if (crc & 0x8000u)
  401130:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  401134:	2b00      	cmp	r3, #0
  401136:	da08      	bge.n	40114a <xmodem_calc_crc+0x4e>
            {
                crc = (crc << 1u) ^ 0x1021u;
  401138:	89fb      	ldrh	r3, [r7, #14]
  40113a:	005b      	lsls	r3, r3, #1
  40113c:	b29b      	uxth	r3, r3
  40113e:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
  401142:	f083 0301 	eor.w	r3, r3, #1
  401146:	81fb      	strh	r3, [r7, #14]
  401148:	e002      	b.n	401150 <xmodem_calc_crc+0x54>
            }
            else
            {
                crc = crc << 1u;
  40114a:	89fb      	ldrh	r3, [r7, #14]
  40114c:	005b      	lsls	r3, r3, #1
  40114e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0u; i < 8u; i++)
  401150:	7b7b      	ldrb	r3, [r7, #13]
  401152:	3301      	adds	r3, #1
  401154:	737b      	strb	r3, [r7, #13]
  401156:	7b7b      	ldrb	r3, [r7, #13]
  401158:	2b07      	cmp	r3, #7
  40115a:	d9e9      	bls.n	401130 <xmodem_calc_crc+0x34>
    while (length)
  40115c:	887b      	ldrh	r3, [r7, #2]
  40115e:	2b00      	cmp	r3, #0
  401160:	d1d5      	bne.n	40110e <xmodem_calc_crc+0x12>
            }
        }
    }
    return crc;
  401162:	89fb      	ldrh	r3, [r7, #14]
}
  401164:	4618      	mov	r0, r3
  401166:	3714      	adds	r7, #20
  401168:	46bd      	mov	sp, r7
  40116a:	bc80      	pop	{r7}
  40116c:	4770      	bx	lr
	...

00401170 <xmodem_handle_packet>:
 * @brief   This function handles the data packet we get from the xmodem protocol.
 * @param   header: SOH or STX.
 * @return  status: Report about the packet.
 */
static xmodem_status xmodem_handle_packet(uint8_t header)
{
  401170:	b580      	push	{r7, lr}
  401172:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
  401176:	af00      	add	r7, sp, #0
  401178:	4602      	mov	r2, r0
  40117a:	1dfb      	adds	r3, r7, #7
  40117c:	701a      	strb	r2, [r3, #0]
    xmodem_status status = X_OK;
  40117e:	2300      	movs	r3, #0
  401180:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
    uint16_t size = 0u;
  401184:	2300      	movs	r3, #0
  401186:	f8a7 3414 	strh.w	r3, [r7, #1044]	; 0x414
    uint8_t received_packet_number[X_PACKET_NUMBER_SIZE];
    uint8_t received_packet_data[X_PACKET_1024_SIZE];
    uint8_t received_packet_crc[X_PACKET_CRC_SIZE];

    /* Get the size of the data. */
    if (X_SOH == header)
  40118a:	1dfb      	adds	r3, r7, #7
  40118c:	781b      	ldrb	r3, [r3, #0]
  40118e:	2b01      	cmp	r3, #1
  401190:	d103      	bne.n	40119a <xmodem_handle_packet+0x2a>
    {
        size = X_PACKET_128_SIZE;
  401192:	2380      	movs	r3, #128	; 0x80
  401194:	f8a7 3414 	strh.w	r3, [r7, #1044]	; 0x414
  401198:	e00b      	b.n	4011b2 <xmodem_handle_packet+0x42>
    }
    else if (X_STX == header)
  40119a:	1dfb      	adds	r3, r7, #7
  40119c:	781b      	ldrb	r3, [r3, #0]
  40119e:	2b02      	cmp	r3, #2
  4011a0:	d104      	bne.n	4011ac <xmodem_handle_packet+0x3c>
    {
        size = X_PACKET_1024_SIZE;
  4011a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4011a6:	f8a7 3414 	strh.w	r3, [r7, #1044]	; 0x414
  4011aa:	e002      	b.n	4011b2 <xmodem_handle_packet+0x42>
    }
    else
    {
        /* Wrong header type. This shoudn't be possible... */
        status |= X_ERROR;
  4011ac:	23ff      	movs	r3, #255	; 0xff
  4011ae:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
    }

    Uart_Status_t comm_status = UART_OK;
  4011b2:	2300      	movs	r3, #0
  4011b4:	f887 3413 	strb.w	r3, [r7, #1043]	; 0x413
    /* Get the packet number, data and CRC from UART. */
    comm_status |= Uart_Packet_Receive(&received_packet_number[0u], UART_PACKET_NUM);
  4011b8:	f207 430c 	addw	r3, r7, #1036	; 0x40c
  4011bc:	2101      	movs	r1, #1
  4011be:	4618      	mov	r0, r3
  4011c0:	4b5f      	ldr	r3, [pc, #380]	; (401340 <xmodem_handle_packet+0x1d0>)
  4011c2:	4798      	blx	r3
  4011c4:	4603      	mov	r3, r0
  4011c6:	461a      	mov	r2, r3
  4011c8:	f897 3413 	ldrb.w	r3, [r7, #1043]	; 0x413
  4011cc:	4313      	orrs	r3, r2
  4011ce:	f887 3413 	strb.w	r3, [r7, #1043]	; 0x413
    comm_status |= Uart_Packet_Receive(&received_packet_data[0u], UART_PACKET_DATA);
  4011d2:	f107 030c 	add.w	r3, r7, #12
  4011d6:	2102      	movs	r1, #2
  4011d8:	4618      	mov	r0, r3
  4011da:	4b59      	ldr	r3, [pc, #356]	; (401340 <xmodem_handle_packet+0x1d0>)
  4011dc:	4798      	blx	r3
  4011de:	4603      	mov	r3, r0
  4011e0:	461a      	mov	r2, r3
  4011e2:	f897 3413 	ldrb.w	r3, [r7, #1043]	; 0x413
  4011e6:	4313      	orrs	r3, r2
  4011e8:	f887 3413 	strb.w	r3, [r7, #1043]	; 0x413
    comm_status |= Uart_Packet_Receive(&received_packet_crc[0u], UART_PACKET_CHECKSUM);
  4011ec:	f107 0308 	add.w	r3, r7, #8
  4011f0:	2103      	movs	r1, #3
  4011f2:	4618      	mov	r0, r3
  4011f4:	4b52      	ldr	r3, [pc, #328]	; (401340 <xmodem_handle_packet+0x1d0>)
  4011f6:	4798      	blx	r3
  4011f8:	4603      	mov	r3, r0
  4011fa:	461a      	mov	r2, r3
  4011fc:	f897 3413 	ldrb.w	r3, [r7, #1043]	; 0x413
  401200:	4313      	orrs	r3, r2
  401202:	f887 3413 	strb.w	r3, [r7, #1043]	; 0x413
    
    /* Merge the two bytes of CRC. */
    uint16_t crc_received = ((uint16_t)received_packet_crc[X_PACKET_CRC_HIGH_INDEX] << 8u) | ((uint16_t)received_packet_crc[X_PACKET_CRC_LOW_INDEX]);
  401206:	f107 0308 	add.w	r3, r7, #8
  40120a:	781b      	ldrb	r3, [r3, #0]
  40120c:	021b      	lsls	r3, r3, #8
  40120e:	b21a      	sxth	r2, r3
  401210:	f107 0308 	add.w	r3, r7, #8
  401214:	785b      	ldrb	r3, [r3, #1]
  401216:	b21b      	sxth	r3, r3
  401218:	4313      	orrs	r3, r2
  40121a:	b21b      	sxth	r3, r3
  40121c:	f8a7 3410 	strh.w	r3, [r7, #1040]	; 0x410
    /* We calculate it too. */
    uint16_t crc_calculated = xmodem_calc_crc(&received_packet_data[0u], size);
  401220:	f8b7 2414 	ldrh.w	r2, [r7, #1044]	; 0x414
  401224:	f107 030c 	add.w	r3, r7, #12
  401228:	4611      	mov	r1, r2
  40122a:	4618      	mov	r0, r3
  40122c:	4b45      	ldr	r3, [pc, #276]	; (401344 <xmodem_handle_packet+0x1d4>)
  40122e:	4798      	blx	r3
  401230:	4603      	mov	r3, r0
  401232:	f8a7 340e 	strh.w	r3, [r7, #1038]	; 0x40e
    
    /* Communication error. */
    if (UART_OK != comm_status)
  401236:	f897 3413 	ldrb.w	r3, [r7, #1043]	; 0x413
  40123a:	2b00      	cmp	r3, #0
  40123c:	d005      	beq.n	40124a <xmodem_handle_packet+0xda>
    {
        status |= X_ERROR_UART;
  40123e:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  401242:	f043 0304 	orr.w	r3, r3, #4
  401246:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
    }
    
    /* If it is the first packet, then erase the memory. */
    if ((X_OK == status) && (false == x_first_packet_received))
  40124a:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  40124e:	2b00      	cmp	r3, #0
  401250:	d114      	bne.n	40127c <xmodem_handle_packet+0x10c>
  401252:	4b3d      	ldr	r3, [pc, #244]	; (401348 <xmodem_handle_packet+0x1d8>)
  401254:	781b      	ldrb	r3, [r3, #0]
  401256:	2b00      	cmp	r3, #0
  401258:	d110      	bne.n	40127c <xmodem_handle_packet+0x10c>
    {
        if (FLASH_OK == Flash_Erase(FLASH_APP1_START_ADDRESS, 2))
  40125a:	2102      	movs	r1, #2
  40125c:	483b      	ldr	r0, [pc, #236]	; (40134c <xmodem_handle_packet+0x1dc>)
  40125e:	4b3c      	ldr	r3, [pc, #240]	; (401350 <xmodem_handle_packet+0x1e0>)
  401260:	4798      	blx	r3
  401262:	4603      	mov	r3, r0
  401264:	2b00      	cmp	r3, #0
  401266:	d103      	bne.n	401270 <xmodem_handle_packet+0x100>
        {
            x_first_packet_received = true;
  401268:	4b37      	ldr	r3, [pc, #220]	; (401348 <xmodem_handle_packet+0x1d8>)
  40126a:	2201      	movs	r2, #1
  40126c:	701a      	strb	r2, [r3, #0]
  40126e:	e005      	b.n	40127c <xmodem_handle_packet+0x10c>
        }
        else
        {
            status |= X_ERROR_FLASH;
  401270:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  401274:	f043 0308 	orr.w	r3, r3, #8
  401278:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
        }
    }

    /* Error handling and flashing. */
    if (X_OK == status)
  40127c:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  401280:	2b00      	cmp	r3, #0
  401282:	d125      	bne.n	4012d0 <xmodem_handle_packet+0x160>
    {
        if (xmodem_packet_number != received_packet_number[0u])
  401284:	f897 240c 	ldrb.w	r2, [r7, #1036]	; 0x40c
  401288:	4b32      	ldr	r3, [pc, #200]	; (401354 <xmodem_handle_packet+0x1e4>)
  40128a:	781b      	ldrb	r3, [r3, #0]
  40128c:	429a      	cmp	r2, r3
  40128e:	d005      	beq.n	40129c <xmodem_handle_packet+0x12c>
        {
            /* Packet number counter mismatch. */
            status |= X_ERROR_NUMBER;
  401290:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  401294:	f043 0302 	orr.w	r3, r3, #2
  401298:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
        }
        if (255u != (received_packet_number[X_PACKET_NUMBER_INDEX] + received_packet_number[X_PACKET_NUMBER_COMPLEMENT_INDEX]))
  40129c:	f897 340c 	ldrb.w	r3, [r7, #1036]	; 0x40c
  4012a0:	461a      	mov	r2, r3
  4012a2:	f897 340d 	ldrb.w	r3, [r7, #1037]	; 0x40d
  4012a6:	4413      	add	r3, r2
  4012a8:	2bff      	cmp	r3, #255	; 0xff
  4012aa:	d005      	beq.n	4012b8 <xmodem_handle_packet+0x148>
        {
            /* The sum of the packet number and packet number complement aren't 255. */
            /* The sum always has to be 255. */
            status |= X_ERROR_NUMBER;
  4012ac:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  4012b0:	f043 0302 	orr.w	r3, r3, #2
  4012b4:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
        }
        if (crc_calculated != crc_received)
  4012b8:	f8b7 240e 	ldrh.w	r2, [r7, #1038]	; 0x40e
  4012bc:	f8b7 3410 	ldrh.w	r3, [r7, #1040]	; 0x410
  4012c0:	429a      	cmp	r2, r3
  4012c2:	d005      	beq.n	4012d0 <xmodem_handle_packet+0x160>
        {
            /* The calculated and received CRC are different. */
            status |= X_ERROR_CRC;
  4012c4:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  4012c8:	f043 0301 	orr.w	r3, r3, #1
  4012cc:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
        }
    }

    /* Do the actual flashing (if there weren't any errors). */
    if ((X_OK == status) && (FLASH_OK != Flash_Write(xmodem_actual_flash_address, (uint32_t*)&received_packet_data[0u], (uint32_t)size/FLASH_PAGE_SIZE)))
  4012d0:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  4012d4:	2b00      	cmp	r3, #0
  4012d6:	d114      	bne.n	401302 <xmodem_handle_packet+0x192>
  4012d8:	4b1f      	ldr	r3, [pc, #124]	; (401358 <xmodem_handle_packet+0x1e8>)
  4012da:	6818      	ldr	r0, [r3, #0]
  4012dc:	f8b7 3414 	ldrh.w	r3, [r7, #1044]	; 0x414
  4012e0:	0a5b      	lsrs	r3, r3, #9
  4012e2:	b29b      	uxth	r3, r3
  4012e4:	461a      	mov	r2, r3
  4012e6:	f107 030c 	add.w	r3, r7, #12
  4012ea:	4619      	mov	r1, r3
  4012ec:	4b1b      	ldr	r3, [pc, #108]	; (40135c <xmodem_handle_packet+0x1ec>)
  4012ee:	4798      	blx	r3
  4012f0:	4603      	mov	r3, r0
  4012f2:	2b00      	cmp	r3, #0
  4012f4:	d005      	beq.n	401302 <xmodem_handle_packet+0x192>
    {
        /* Flashing error. */
        status |= X_ERROR_FLASH;
  4012f6:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  4012fa:	f043 0308 	orr.w	r3, r3, #8
  4012fe:	f887 3417 	strb.w	r3, [r7, #1047]	; 0x417
    }

    /* Raise the packet number and the address counters (if there weren't any errors). */
    if (X_OK == status)
  401302:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
  401306:	2b00      	cmp	r3, #0
  401308:	d10c      	bne.n	401324 <xmodem_handle_packet+0x1b4>
    {
        xmodem_packet_number++;
  40130a:	4b12      	ldr	r3, [pc, #72]	; (401354 <xmodem_handle_packet+0x1e4>)
  40130c:	781b      	ldrb	r3, [r3, #0]
  40130e:	3301      	adds	r3, #1
  401310:	b2da      	uxtb	r2, r3
  401312:	4b10      	ldr	r3, [pc, #64]	; (401354 <xmodem_handle_packet+0x1e4>)
  401314:	701a      	strb	r2, [r3, #0]
        xmodem_actual_flash_address += size;
  401316:	f8b7 2414 	ldrh.w	r2, [r7, #1044]	; 0x414
  40131a:	4b0f      	ldr	r3, [pc, #60]	; (401358 <xmodem_handle_packet+0x1e8>)
  40131c:	681b      	ldr	r3, [r3, #0]
  40131e:	4413      	add	r3, r2
  401320:	4a0d      	ldr	r2, [pc, #52]	; (401358 <xmodem_handle_packet+0x1e8>)
  401322:	6013      	str	r3, [r2, #0]
    }
    
    Uart_Buffer_Length = 0;
  401324:	4b0e      	ldr	r3, [pc, #56]	; (401360 <xmodem_handle_packet+0x1f0>)
  401326:	2200      	movs	r2, #0
  401328:	801a      	strh	r2, [r3, #0]
	Uart_Packet_Received_Flag = 0;
  40132a:	4b0e      	ldr	r3, [pc, #56]	; (401364 <xmodem_handle_packet+0x1f4>)
  40132c:	2200      	movs	r2, #0
  40132e:	701a      	strb	r2, [r3, #0]
    return status;
  401330:	f897 3417 	ldrb.w	r3, [r7, #1047]	; 0x417
}
  401334:	4618      	mov	r0, r3
  401336:	f507 6783 	add.w	r7, r7, #1048	; 0x418
  40133a:	46bd      	mov	sp, r7
  40133c:	bd80      	pop	{r7, pc}
  40133e:	bf00      	nop
  401340:	00400c31 	.word	0x00400c31
  401344:	004010fd 	.word	0x004010fd
  401348:	20000b74 	.word	0x20000b74
  40134c:	00406000 	.word	0x00406000
  401350:	00402c39 	.word	0x00402c39
  401354:	2000010a 	.word	0x2000010a
  401358:	20000b70 	.word	0x20000b70
  40135c:	00402cc9 	.word	0x00402cc9
  401360:	20003032 	.word	0x20003032
  401364:	20003030 	.word	0x20003030

00401368 <xmodem_error_handler>:
 * @param   *error_number:    Number of current errors (passed as a pointer).
 * @param   max_error_number: Maximal allowed number of errors.
 * @return  status: X_ERROR in case of too many errors, X_OK otherwise.
 */
static xmodem_status xmodem_error_handler(uint8_t *error_number, uint8_t max_error_number)
{
  401368:	b580      	push	{r7, lr}
  40136a:	b084      	sub	sp, #16
  40136c:	af00      	add	r7, sp, #0
  40136e:	6078      	str	r0, [r7, #4]
  401370:	460b      	mov	r3, r1
  401372:	70fb      	strb	r3, [r7, #3]
    xmodem_status status = X_OK;
  401374:	2300      	movs	r3, #0
  401376:	73fb      	strb	r3, [r7, #15]
    /* Raise the error counter. */
    (*error_number)++;
  401378:	687b      	ldr	r3, [r7, #4]
  40137a:	781b      	ldrb	r3, [r3, #0]
  40137c:	3301      	adds	r3, #1
  40137e:	b2da      	uxtb	r2, r3
  401380:	687b      	ldr	r3, [r7, #4]
  401382:	701a      	strb	r2, [r3, #0]
    /* If the counter reached the max value, then abort. */
    if ((*error_number) >= max_error_number)
  401384:	687b      	ldr	r3, [r7, #4]
  401386:	781b      	ldrb	r3, [r3, #0]
  401388:	78fa      	ldrb	r2, [r7, #3]
  40138a:	429a      	cmp	r2, r3
  40138c:	d808      	bhi.n	4013a0 <xmodem_error_handler+0x38>
    {
        /* Graceful abort. */
        (void)Uart_Transmit(X_CAN);
  40138e:	2018      	movs	r0, #24
  401390:	4b08      	ldr	r3, [pc, #32]	; (4013b4 <xmodem_error_handler+0x4c>)
  401392:	4798      	blx	r3
        (void)Uart_Transmit(X_CAN);
  401394:	2018      	movs	r0, #24
  401396:	4b07      	ldr	r3, [pc, #28]	; (4013b4 <xmodem_error_handler+0x4c>)
  401398:	4798      	blx	r3
        status = X_ERROR;
  40139a:	23ff      	movs	r3, #255	; 0xff
  40139c:	73fb      	strb	r3, [r7, #15]
  40139e:	e004      	b.n	4013aa <xmodem_error_handler+0x42>
    }
    /* Otherwise send a NAK for a repeat. */
    else
    {
        (void)Uart_Transmit(X_NAK);
  4013a0:	2015      	movs	r0, #21
  4013a2:	4b04      	ldr	r3, [pc, #16]	; (4013b4 <xmodem_error_handler+0x4c>)
  4013a4:	4798      	blx	r3
        status = X_OK;
  4013a6:	2300      	movs	r3, #0
  4013a8:	73fb      	strb	r3, [r7, #15]
    }
    return status;
  4013aa:	7bfb      	ldrb	r3, [r7, #15]
  4013ac:	4618      	mov	r0, r3
  4013ae:	3710      	adds	r7, #16
  4013b0:	46bd      	mov	sp, r7
  4013b2:	bd80      	pop	{r7, pc}
  4013b4:	00400b29 	.word	0x00400b29

004013b8 <osc_enable>:
{
  4013b8:	b580      	push	{r7, lr}
  4013ba:	b082      	sub	sp, #8
  4013bc:	af00      	add	r7, sp, #0
  4013be:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4013c0:	687b      	ldr	r3, [r7, #4]
  4013c2:	2b07      	cmp	r3, #7
  4013c4:	d831      	bhi.n	40142a <osc_enable+0x72>
  4013c6:	a201      	add	r2, pc, #4	; (adr r2, 4013cc <osc_enable+0x14>)
  4013c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4013cc:	00401429 	.word	0x00401429
  4013d0:	004013ed 	.word	0x004013ed
  4013d4:	004013f5 	.word	0x004013f5
  4013d8:	004013fd 	.word	0x004013fd
  4013dc:	00401405 	.word	0x00401405
  4013e0:	0040140d 	.word	0x0040140d
  4013e4:	00401415 	.word	0x00401415
  4013e8:	0040141f 	.word	0x0040141f
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4013ec:	2000      	movs	r0, #0
  4013ee:	4b11      	ldr	r3, [pc, #68]	; (401434 <osc_enable+0x7c>)
  4013f0:	4798      	blx	r3
		break;
  4013f2:	e01a      	b.n	40142a <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4013f4:	2001      	movs	r0, #1
  4013f6:	4b0f      	ldr	r3, [pc, #60]	; (401434 <osc_enable+0x7c>)
  4013f8:	4798      	blx	r3
		break;
  4013fa:	e016      	b.n	40142a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4013fc:	2000      	movs	r0, #0
  4013fe:	4b0e      	ldr	r3, [pc, #56]	; (401438 <osc_enable+0x80>)
  401400:	4798      	blx	r3
		break;
  401402:	e012      	b.n	40142a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401404:	2010      	movs	r0, #16
  401406:	4b0c      	ldr	r3, [pc, #48]	; (401438 <osc_enable+0x80>)
  401408:	4798      	blx	r3
		break;
  40140a:	e00e      	b.n	40142a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40140c:	2020      	movs	r0, #32
  40140e:	4b0a      	ldr	r3, [pc, #40]	; (401438 <osc_enable+0x80>)
  401410:	4798      	blx	r3
		break;
  401412:	e00a      	b.n	40142a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401414:	213e      	movs	r1, #62	; 0x3e
  401416:	2000      	movs	r0, #0
  401418:	4b08      	ldr	r3, [pc, #32]	; (40143c <osc_enable+0x84>)
  40141a:	4798      	blx	r3
		break;
  40141c:	e005      	b.n	40142a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40141e:	213e      	movs	r1, #62	; 0x3e
  401420:	2001      	movs	r0, #1
  401422:	4b06      	ldr	r3, [pc, #24]	; (40143c <osc_enable+0x84>)
  401424:	4798      	blx	r3
		break;
  401426:	e000      	b.n	40142a <osc_enable+0x72>
		break;
  401428:	bf00      	nop
}
  40142a:	bf00      	nop
  40142c:	3708      	adds	r7, #8
  40142e:	46bd      	mov	sp, r7
  401430:	bd80      	pop	{r7, pc}
  401432:	bf00      	nop
  401434:	004021d9 	.word	0x004021d9
  401438:	00402245 	.word	0x00402245
  40143c:	004022b5 	.word	0x004022b5

00401440 <osc_is_ready>:
{
  401440:	b580      	push	{r7, lr}
  401442:	b082      	sub	sp, #8
  401444:	af00      	add	r7, sp, #0
  401446:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401448:	687b      	ldr	r3, [r7, #4]
  40144a:	2b07      	cmp	r3, #7
  40144c:	d826      	bhi.n	40149c <osc_is_ready+0x5c>
  40144e:	a201      	add	r2, pc, #4	; (adr r2, 401454 <osc_is_ready+0x14>)
  401450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401454:	00401475 	.word	0x00401475
  401458:	00401479 	.word	0x00401479
  40145c:	00401479 	.word	0x00401479
  401460:	0040148b 	.word	0x0040148b
  401464:	0040148b 	.word	0x0040148b
  401468:	0040148b 	.word	0x0040148b
  40146c:	0040148b 	.word	0x0040148b
  401470:	0040148b 	.word	0x0040148b
		return 1;
  401474:	2301      	movs	r3, #1
  401476:	e012      	b.n	40149e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401478:	4b0b      	ldr	r3, [pc, #44]	; (4014a8 <osc_is_ready+0x68>)
  40147a:	4798      	blx	r3
  40147c:	4603      	mov	r3, r0
  40147e:	2b00      	cmp	r3, #0
  401480:	bf14      	ite	ne
  401482:	2301      	movne	r3, #1
  401484:	2300      	moveq	r3, #0
  401486:	b2db      	uxtb	r3, r3
  401488:	e009      	b.n	40149e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  40148a:	4b08      	ldr	r3, [pc, #32]	; (4014ac <osc_is_ready+0x6c>)
  40148c:	4798      	blx	r3
  40148e:	4603      	mov	r3, r0
  401490:	2b00      	cmp	r3, #0
  401492:	bf14      	ite	ne
  401494:	2301      	movne	r3, #1
  401496:	2300      	moveq	r3, #0
  401498:	b2db      	uxtb	r3, r3
  40149a:	e000      	b.n	40149e <osc_is_ready+0x5e>
	return 0;
  40149c:	2300      	movs	r3, #0
}
  40149e:	4618      	mov	r0, r3
  4014a0:	3708      	adds	r7, #8
  4014a2:	46bd      	mov	sp, r7
  4014a4:	bd80      	pop	{r7, pc}
  4014a6:	bf00      	nop
  4014a8:	00402211 	.word	0x00402211
  4014ac:	0040232d 	.word	0x0040232d

004014b0 <osc_get_rate>:
{
  4014b0:	b480      	push	{r7}
  4014b2:	b083      	sub	sp, #12
  4014b4:	af00      	add	r7, sp, #0
  4014b6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4014b8:	687b      	ldr	r3, [r7, #4]
  4014ba:	2b07      	cmp	r3, #7
  4014bc:	d825      	bhi.n	40150a <osc_get_rate+0x5a>
  4014be:	a201      	add	r2, pc, #4	; (adr r2, 4014c4 <osc_get_rate+0x14>)
  4014c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014c4:	004014e5 	.word	0x004014e5
  4014c8:	004014eb 	.word	0x004014eb
  4014cc:	004014f1 	.word	0x004014f1
  4014d0:	004014f7 	.word	0x004014f7
  4014d4:	004014fb 	.word	0x004014fb
  4014d8:	004014ff 	.word	0x004014ff
  4014dc:	00401503 	.word	0x00401503
  4014e0:	00401507 	.word	0x00401507
		return OSC_SLCK_32K_RC_HZ;
  4014e4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4014e8:	e010      	b.n	40150c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4014ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4014ee:	e00d      	b.n	40150c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4014f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4014f4:	e00a      	b.n	40150c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4014f6:	4b08      	ldr	r3, [pc, #32]	; (401518 <osc_get_rate+0x68>)
  4014f8:	e008      	b.n	40150c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4014fa:	4b08      	ldr	r3, [pc, #32]	; (40151c <osc_get_rate+0x6c>)
  4014fc:	e006      	b.n	40150c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4014fe:	4b08      	ldr	r3, [pc, #32]	; (401520 <osc_get_rate+0x70>)
  401500:	e004      	b.n	40150c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401502:	4b07      	ldr	r3, [pc, #28]	; (401520 <osc_get_rate+0x70>)
  401504:	e002      	b.n	40150c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401506:	4b06      	ldr	r3, [pc, #24]	; (401520 <osc_get_rate+0x70>)
  401508:	e000      	b.n	40150c <osc_get_rate+0x5c>
	return 0;
  40150a:	2300      	movs	r3, #0
}
  40150c:	4618      	mov	r0, r3
  40150e:	370c      	adds	r7, #12
  401510:	46bd      	mov	sp, r7
  401512:	bc80      	pop	{r7}
  401514:	4770      	bx	lr
  401516:	bf00      	nop
  401518:	003d0900 	.word	0x003d0900
  40151c:	007a1200 	.word	0x007a1200
  401520:	00b71b00 	.word	0x00b71b00

00401524 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401524:	b580      	push	{r7, lr}
  401526:	b082      	sub	sp, #8
  401528:	af00      	add	r7, sp, #0
  40152a:	4603      	mov	r3, r0
  40152c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40152e:	bf00      	nop
  401530:	79fb      	ldrb	r3, [r7, #7]
  401532:	4618      	mov	r0, r3
  401534:	4b05      	ldr	r3, [pc, #20]	; (40154c <osc_wait_ready+0x28>)
  401536:	4798      	blx	r3
  401538:	4603      	mov	r3, r0
  40153a:	f083 0301 	eor.w	r3, r3, #1
  40153e:	b2db      	uxtb	r3, r3
  401540:	2b00      	cmp	r3, #0
  401542:	d1f5      	bne.n	401530 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401544:	bf00      	nop
  401546:	3708      	adds	r7, #8
  401548:	46bd      	mov	sp, r7
  40154a:	bd80      	pop	{r7, pc}
  40154c:	00401441 	.word	0x00401441

00401550 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401550:	b580      	push	{r7, lr}
  401552:	b086      	sub	sp, #24
  401554:	af00      	add	r7, sp, #0
  401556:	60f8      	str	r0, [r7, #12]
  401558:	607a      	str	r2, [r7, #4]
  40155a:	603b      	str	r3, [r7, #0]
  40155c:	460b      	mov	r3, r1
  40155e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401560:	7afb      	ldrb	r3, [r7, #11]
  401562:	4618      	mov	r0, r3
  401564:	4b0d      	ldr	r3, [pc, #52]	; (40159c <pll_config_init+0x4c>)
  401566:	4798      	blx	r3
  401568:	4602      	mov	r2, r0
  40156a:	687b      	ldr	r3, [r7, #4]
  40156c:	fbb2 f3f3 	udiv	r3, r2, r3
  401570:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401572:	697b      	ldr	r3, [r7, #20]
  401574:	683a      	ldr	r2, [r7, #0]
  401576:	fb02 f303 	mul.w	r3, r2, r3
  40157a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40157c:	683b      	ldr	r3, [r7, #0]
  40157e:	3b01      	subs	r3, #1
  401580:	041a      	lsls	r2, r3, #16
  401582:	4b07      	ldr	r3, [pc, #28]	; (4015a0 <pll_config_init+0x50>)
  401584:	4013      	ands	r3, r2
  401586:	687a      	ldr	r2, [r7, #4]
  401588:	b2d2      	uxtb	r2, r2
  40158a:	4313      	orrs	r3, r2
  40158c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  401590:	68fb      	ldr	r3, [r7, #12]
  401592:	601a      	str	r2, [r3, #0]
}
  401594:	bf00      	nop
  401596:	3718      	adds	r7, #24
  401598:	46bd      	mov	sp, r7
  40159a:	bd80      	pop	{r7, pc}
  40159c:	004014b1 	.word	0x004014b1
  4015a0:	07ff0000 	.word	0x07ff0000

004015a4 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4015a4:	b580      	push	{r7, lr}
  4015a6:	b082      	sub	sp, #8
  4015a8:	af00      	add	r7, sp, #0
  4015aa:	6078      	str	r0, [r7, #4]
  4015ac:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4015ae:	683b      	ldr	r3, [r7, #0]
  4015b0:	2b00      	cmp	r3, #0
  4015b2:	d108      	bne.n	4015c6 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4015b4:	4b09      	ldr	r3, [pc, #36]	; (4015dc <pll_enable+0x38>)
  4015b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4015b8:	4a09      	ldr	r2, [pc, #36]	; (4015e0 <pll_enable+0x3c>)
  4015ba:	687b      	ldr	r3, [r7, #4]
  4015bc:	681b      	ldr	r3, [r3, #0]
  4015be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4015c2:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  4015c4:	e005      	b.n	4015d2 <pll_enable+0x2e>
		pmc_disable_pllbck();
  4015c6:	4b07      	ldr	r3, [pc, #28]	; (4015e4 <pll_enable+0x40>)
  4015c8:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4015ca:	4a05      	ldr	r2, [pc, #20]	; (4015e0 <pll_enable+0x3c>)
  4015cc:	687b      	ldr	r3, [r7, #4]
  4015ce:	681b      	ldr	r3, [r3, #0]
  4015d0:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  4015d2:	bf00      	nop
  4015d4:	3708      	adds	r7, #8
  4015d6:	46bd      	mov	sp, r7
  4015d8:	bd80      	pop	{r7, pc}
  4015da:	bf00      	nop
  4015dc:	00402345 	.word	0x00402345
  4015e0:	400e0400 	.word	0x400e0400
  4015e4:	00402375 	.word	0x00402375

004015e8 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4015e8:	b580      	push	{r7, lr}
  4015ea:	b082      	sub	sp, #8
  4015ec:	af00      	add	r7, sp, #0
  4015ee:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4015f0:	687b      	ldr	r3, [r7, #4]
  4015f2:	2b00      	cmp	r3, #0
  4015f4:	d103      	bne.n	4015fe <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4015f6:	4b05      	ldr	r3, [pc, #20]	; (40160c <pll_is_locked+0x24>)
  4015f8:	4798      	blx	r3
  4015fa:	4603      	mov	r3, r0
  4015fc:	e002      	b.n	401604 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4015fe:	4b04      	ldr	r3, [pc, #16]	; (401610 <pll_is_locked+0x28>)
  401600:	4798      	blx	r3
  401602:	4603      	mov	r3, r0
	}
}
  401604:	4618      	mov	r0, r3
  401606:	3708      	adds	r7, #8
  401608:	46bd      	mov	sp, r7
  40160a:	bd80      	pop	{r7, pc}
  40160c:	0040235d 	.word	0x0040235d
  401610:	0040238d 	.word	0x0040238d

00401614 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401614:	b580      	push	{r7, lr}
  401616:	b082      	sub	sp, #8
  401618:	af00      	add	r7, sp, #0
  40161a:	4603      	mov	r3, r0
  40161c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40161e:	79fb      	ldrb	r3, [r7, #7]
  401620:	3b03      	subs	r3, #3
  401622:	2b04      	cmp	r3, #4
  401624:	d808      	bhi.n	401638 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401626:	79fb      	ldrb	r3, [r7, #7]
  401628:	4618      	mov	r0, r3
  40162a:	4b06      	ldr	r3, [pc, #24]	; (401644 <pll_enable_source+0x30>)
  40162c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40162e:	79fb      	ldrb	r3, [r7, #7]
  401630:	4618      	mov	r0, r3
  401632:	4b05      	ldr	r3, [pc, #20]	; (401648 <pll_enable_source+0x34>)
  401634:	4798      	blx	r3
		break;
  401636:	e000      	b.n	40163a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401638:	bf00      	nop
	}
}
  40163a:	bf00      	nop
  40163c:	3708      	adds	r7, #8
  40163e:	46bd      	mov	sp, r7
  401640:	bd80      	pop	{r7, pc}
  401642:	bf00      	nop
  401644:	004013b9 	.word	0x004013b9
  401648:	00401525 	.word	0x00401525

0040164c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40164c:	b580      	push	{r7, lr}
  40164e:	b082      	sub	sp, #8
  401650:	af00      	add	r7, sp, #0
  401652:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401654:	bf00      	nop
  401656:	6878      	ldr	r0, [r7, #4]
  401658:	4b04      	ldr	r3, [pc, #16]	; (40166c <pll_wait_for_lock+0x20>)
  40165a:	4798      	blx	r3
  40165c:	4603      	mov	r3, r0
  40165e:	2b00      	cmp	r3, #0
  401660:	d0f9      	beq.n	401656 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401662:	2300      	movs	r3, #0
}
  401664:	4618      	mov	r0, r3
  401666:	3708      	adds	r7, #8
  401668:	46bd      	mov	sp, r7
  40166a:	bd80      	pop	{r7, pc}
  40166c:	004015e9 	.word	0x004015e9

00401670 <sysclk_get_main_hz>:
{
  401670:	b580      	push	{r7, lr}
  401672:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401674:	2006      	movs	r0, #6
  401676:	4b04      	ldr	r3, [pc, #16]	; (401688 <sysclk_get_main_hz+0x18>)
  401678:	4798      	blx	r3
  40167a:	4602      	mov	r2, r0
  40167c:	4613      	mov	r3, r2
  40167e:	009b      	lsls	r3, r3, #2
  401680:	4413      	add	r3, r2
  401682:	009b      	lsls	r3, r3, #2
}
  401684:	4618      	mov	r0, r3
  401686:	bd80      	pop	{r7, pc}
  401688:	004014b1 	.word	0x004014b1

0040168c <sysclk_get_cpu_hz>:
{
  40168c:	b580      	push	{r7, lr}
  40168e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401690:	4b02      	ldr	r3, [pc, #8]	; (40169c <sysclk_get_cpu_hz+0x10>)
  401692:	4798      	blx	r3
  401694:	4603      	mov	r3, r0
  401696:	085b      	lsrs	r3, r3, #1
}
  401698:	4618      	mov	r0, r3
  40169a:	bd80      	pop	{r7, pc}
  40169c:	00401671 	.word	0x00401671

004016a0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4016a0:	b590      	push	{r4, r7, lr}
  4016a2:	b083      	sub	sp, #12
  4016a4:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4016a6:	4811      	ldr	r0, [pc, #68]	; (4016ec <sysclk_init+0x4c>)
  4016a8:	4b11      	ldr	r3, [pc, #68]	; (4016f0 <sysclk_init+0x50>)
  4016aa:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4016ac:	2006      	movs	r0, #6
  4016ae:	4b11      	ldr	r3, [pc, #68]	; (4016f4 <sysclk_init+0x54>)
  4016b0:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4016b2:	1d38      	adds	r0, r7, #4
  4016b4:	2314      	movs	r3, #20
  4016b6:	2201      	movs	r2, #1
  4016b8:	2106      	movs	r1, #6
  4016ba:	4c0f      	ldr	r4, [pc, #60]	; (4016f8 <sysclk_init+0x58>)
  4016bc:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4016be:	1d3b      	adds	r3, r7, #4
  4016c0:	2100      	movs	r1, #0
  4016c2:	4618      	mov	r0, r3
  4016c4:	4b0d      	ldr	r3, [pc, #52]	; (4016fc <sysclk_init+0x5c>)
  4016c6:	4798      	blx	r3
		pll_wait_for_lock(0);
  4016c8:	2000      	movs	r0, #0
  4016ca:	4b0d      	ldr	r3, [pc, #52]	; (401700 <sysclk_init+0x60>)
  4016cc:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4016ce:	2010      	movs	r0, #16
  4016d0:	4b0c      	ldr	r3, [pc, #48]	; (401704 <sysclk_init+0x64>)
  4016d2:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4016d4:	4b0c      	ldr	r3, [pc, #48]	; (401708 <sysclk_init+0x68>)
  4016d6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4016d8:	4b0c      	ldr	r3, [pc, #48]	; (40170c <sysclk_init+0x6c>)
  4016da:	4798      	blx	r3
  4016dc:	4603      	mov	r3, r0
  4016de:	4618      	mov	r0, r3
  4016e0:	4b03      	ldr	r3, [pc, #12]	; (4016f0 <sysclk_init+0x50>)
  4016e2:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4016e4:	bf00      	nop
  4016e6:	370c      	adds	r7, #12
  4016e8:	46bd      	mov	sp, r7
  4016ea:	bd90      	pop	{r4, r7, pc}
  4016ec:	07270e00 	.word	0x07270e00
  4016f0:	00402a65 	.word	0x00402a65
  4016f4:	00401615 	.word	0x00401615
  4016f8:	00401551 	.word	0x00401551
  4016fc:	004015a5 	.word	0x004015a5
  401700:	0040164d 	.word	0x0040164d
  401704:	00402159 	.word	0x00402159
  401708:	004028cd 	.word	0x004028cd
  40170c:	0040168d 	.word	0x0040168d

00401710 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401710:	b580      	push	{r7, lr}
  401712:	b086      	sub	sp, #24
  401714:	af00      	add	r7, sp, #0
  401716:	60f8      	str	r0, [r7, #12]
  401718:	60b9      	str	r1, [r7, #8]
  40171a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40171c:	2300      	movs	r3, #0
  40171e:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  401720:	68fb      	ldr	r3, [r7, #12]
  401722:	2b00      	cmp	r3, #0
  401724:	d012      	beq.n	40174c <_read+0x3c>
		return -1;
  401726:	f04f 33ff 	mov.w	r3, #4294967295
  40172a:	e013      	b.n	401754 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40172c:	4b0b      	ldr	r3, [pc, #44]	; (40175c <_read+0x4c>)
  40172e:	681b      	ldr	r3, [r3, #0]
  401730:	4a0b      	ldr	r2, [pc, #44]	; (401760 <_read+0x50>)
  401732:	6812      	ldr	r2, [r2, #0]
  401734:	68b9      	ldr	r1, [r7, #8]
  401736:	4610      	mov	r0, r2
  401738:	4798      	blx	r3
		ptr++;
  40173a:	68bb      	ldr	r3, [r7, #8]
  40173c:	3301      	adds	r3, #1
  40173e:	60bb      	str	r3, [r7, #8]
		nChars++;
  401740:	697b      	ldr	r3, [r7, #20]
  401742:	3301      	adds	r3, #1
  401744:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  401746:	687b      	ldr	r3, [r7, #4]
  401748:	3b01      	subs	r3, #1
  40174a:	607b      	str	r3, [r7, #4]
  40174c:	687b      	ldr	r3, [r7, #4]
  40174e:	2b00      	cmp	r3, #0
  401750:	dcec      	bgt.n	40172c <_read+0x1c>
	}
	return nChars;
  401752:	697b      	ldr	r3, [r7, #20]
}
  401754:	4618      	mov	r0, r3
  401756:	3718      	adds	r7, #24
  401758:	46bd      	mov	sp, r7
  40175a:	bd80      	pop	{r7, pc}
  40175c:	20003034 	.word	0x20003034
  401760:	2000303c 	.word	0x2000303c

00401764 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401764:	b580      	push	{r7, lr}
  401766:	b086      	sub	sp, #24
  401768:	af00      	add	r7, sp, #0
  40176a:	60f8      	str	r0, [r7, #12]
  40176c:	60b9      	str	r1, [r7, #8]
  40176e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401770:	2300      	movs	r3, #0
  401772:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401774:	68fb      	ldr	r3, [r7, #12]
  401776:	2b01      	cmp	r3, #1
  401778:	d01e      	beq.n	4017b8 <_write+0x54>
  40177a:	68fb      	ldr	r3, [r7, #12]
  40177c:	2b02      	cmp	r3, #2
  40177e:	d01b      	beq.n	4017b8 <_write+0x54>
  401780:	68fb      	ldr	r3, [r7, #12]
  401782:	2b03      	cmp	r3, #3
  401784:	d018      	beq.n	4017b8 <_write+0x54>
		return -1;
  401786:	f04f 33ff 	mov.w	r3, #4294967295
  40178a:	e019      	b.n	4017c0 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40178c:	4b0e      	ldr	r3, [pc, #56]	; (4017c8 <_write+0x64>)
  40178e:	681a      	ldr	r2, [r3, #0]
  401790:	4b0e      	ldr	r3, [pc, #56]	; (4017cc <_write+0x68>)
  401792:	6818      	ldr	r0, [r3, #0]
  401794:	68bb      	ldr	r3, [r7, #8]
  401796:	1c59      	adds	r1, r3, #1
  401798:	60b9      	str	r1, [r7, #8]
  40179a:	781b      	ldrb	r3, [r3, #0]
  40179c:	4619      	mov	r1, r3
  40179e:	4790      	blx	r2
  4017a0:	4603      	mov	r3, r0
  4017a2:	2b00      	cmp	r3, #0
  4017a4:	da02      	bge.n	4017ac <_write+0x48>
			return -1;
  4017a6:	f04f 33ff 	mov.w	r3, #4294967295
  4017aa:	e009      	b.n	4017c0 <_write+0x5c>
		}
		++nChars;
  4017ac:	697b      	ldr	r3, [r7, #20]
  4017ae:	3301      	adds	r3, #1
  4017b0:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4017b2:	687b      	ldr	r3, [r7, #4]
  4017b4:	3b01      	subs	r3, #1
  4017b6:	607b      	str	r3, [r7, #4]
  4017b8:	687b      	ldr	r3, [r7, #4]
  4017ba:	2b00      	cmp	r3, #0
  4017bc:	d1e6      	bne.n	40178c <_write+0x28>
	}
	return nChars;
  4017be:	697b      	ldr	r3, [r7, #20]
}
  4017c0:	4618      	mov	r0, r3
  4017c2:	3718      	adds	r7, #24
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bd80      	pop	{r7, pc}
  4017c8:	20003038 	.word	0x20003038
  4017cc:	2000303c 	.word	0x2000303c

004017d0 <sysclk_enable_peripheral_clock>:
{
  4017d0:	b580      	push	{r7, lr}
  4017d2:	b082      	sub	sp, #8
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4017d8:	6878      	ldr	r0, [r7, #4]
  4017da:	4b03      	ldr	r3, [pc, #12]	; (4017e8 <sysclk_enable_peripheral_clock+0x18>)
  4017dc:	4798      	blx	r3
}
  4017de:	bf00      	nop
  4017e0:	3708      	adds	r7, #8
  4017e2:	46bd      	mov	sp, r7
  4017e4:	bd80      	pop	{r7, pc}
  4017e6:	bf00      	nop
  4017e8:	004023a5 	.word	0x004023a5

004017ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4017ec:	b580      	push	{r7, lr}
  4017ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4017f0:	200b      	movs	r0, #11
  4017f2:	4b05      	ldr	r3, [pc, #20]	; (401808 <ioport_init+0x1c>)
  4017f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4017f6:	200c      	movs	r0, #12
  4017f8:	4b03      	ldr	r3, [pc, #12]	; (401808 <ioport_init+0x1c>)
  4017fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4017fc:	200d      	movs	r0, #13
  4017fe:	4b02      	ldr	r3, [pc, #8]	; (401808 <ioport_init+0x1c>)
  401800:	4798      	blx	r3
	arch_ioport_init();
}
  401802:	bf00      	nop
  401804:	bd80      	pop	{r7, pc}
  401806:	bf00      	nop
  401808:	004017d1 	.word	0x004017d1

0040180c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  40180c:	b480      	push	{r7}
  40180e:	b08d      	sub	sp, #52	; 0x34
  401810:	af00      	add	r7, sp, #0
  401812:	6078      	str	r0, [r7, #4]
  401814:	6039      	str	r1, [r7, #0]
  401816:	687b      	ldr	r3, [r7, #4]
  401818:	62fb      	str	r3, [r7, #44]	; 0x2c
  40181a:	683b      	ldr	r3, [r7, #0]
  40181c:	62bb      	str	r3, [r7, #40]	; 0x28
  40181e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401820:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401824:	095a      	lsrs	r2, r3, #5
  401826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401828:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40182a:	6a3b      	ldr	r3, [r7, #32]
  40182c:	f003 031f 	and.w	r3, r3, #31
  401830:	2101      	movs	r1, #1
  401832:	fa01 f303 	lsl.w	r3, r1, r3
  401836:	61fa      	str	r2, [r7, #28]
  401838:	61bb      	str	r3, [r7, #24]
  40183a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40183c:	617b      	str	r3, [r7, #20]
  40183e:	69fb      	ldr	r3, [r7, #28]
  401840:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401842:	693b      	ldr	r3, [r7, #16]
  401844:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401848:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40184c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  40184e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  401850:	697b      	ldr	r3, [r7, #20]
  401852:	f003 0308 	and.w	r3, r3, #8
  401856:	2b00      	cmp	r3, #0
  401858:	d003      	beq.n	401862 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  40185a:	68fb      	ldr	r3, [r7, #12]
  40185c:	69ba      	ldr	r2, [r7, #24]
  40185e:	665a      	str	r2, [r3, #100]	; 0x64
  401860:	e002      	b.n	401868 <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
  401862:	68fb      	ldr	r3, [r7, #12]
  401864:	69ba      	ldr	r2, [r7, #24]
  401866:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  401868:	697b      	ldr	r3, [r7, #20]
  40186a:	f003 0310 	and.w	r3, r3, #16
  40186e:	2b00      	cmp	r3, #0
  401870:	d004      	beq.n	40187c <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  401872:	68fb      	ldr	r3, [r7, #12]
  401874:	69ba      	ldr	r2, [r7, #24]
  401876:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40187a:	e003      	b.n	401884 <ioport_set_pin_mode+0x78>
	} else {
		base->PIO_PPDDR = mask;
  40187c:	68fb      	ldr	r3, [r7, #12]
  40187e:	69ba      	ldr	r2, [r7, #24]
  401880:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401884:	697b      	ldr	r3, [r7, #20]
  401886:	f003 0320 	and.w	r3, r3, #32
  40188a:	2b00      	cmp	r3, #0
  40188c:	d003      	beq.n	401896 <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  40188e:	68fb      	ldr	r3, [r7, #12]
  401890:	69ba      	ldr	r2, [r7, #24]
  401892:	651a      	str	r2, [r3, #80]	; 0x50
  401894:	e002      	b.n	40189c <ioport_set_pin_mode+0x90>
	} else {
		base->PIO_MDDR = mask;
  401896:	68fb      	ldr	r3, [r7, #12]
  401898:	69ba      	ldr	r2, [r7, #24]
  40189a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40189c:	697b      	ldr	r3, [r7, #20]
  40189e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4018a2:	2b00      	cmp	r3, #0
  4018a4:	d003      	beq.n	4018ae <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  4018a6:	68fb      	ldr	r3, [r7, #12]
  4018a8:	69ba      	ldr	r2, [r7, #24]
  4018aa:	621a      	str	r2, [r3, #32]
  4018ac:	e002      	b.n	4018b4 <ioport_set_pin_mode+0xa8>
	} else {
		base->PIO_IFDR = mask;
  4018ae:	68fb      	ldr	r3, [r7, #12]
  4018b0:	69ba      	ldr	r2, [r7, #24]
  4018b2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4018b4:	697b      	ldr	r3, [r7, #20]
  4018b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4018ba:	2b00      	cmp	r3, #0
  4018bc:	d004      	beq.n	4018c8 <ioport_set_pin_mode+0xbc>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4018be:	68fb      	ldr	r3, [r7, #12]
  4018c0:	69ba      	ldr	r2, [r7, #24]
  4018c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4018c6:	e003      	b.n	4018d0 <ioport_set_pin_mode+0xc4>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4018c8:	68fb      	ldr	r3, [r7, #12]
  4018ca:	69ba      	ldr	r2, [r7, #24]
  4018cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  4018d0:	697b      	ldr	r3, [r7, #20]
  4018d2:	f003 0301 	and.w	r3, r3, #1
  4018d6:	2b00      	cmp	r3, #0
  4018d8:	d006      	beq.n	4018e8 <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  4018da:	68fb      	ldr	r3, [r7, #12]
  4018dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018de:	69bb      	ldr	r3, [r7, #24]
  4018e0:	431a      	orrs	r2, r3
  4018e2:	68fb      	ldr	r3, [r7, #12]
  4018e4:	671a      	str	r2, [r3, #112]	; 0x70
  4018e6:	e006      	b.n	4018f6 <ioport_set_pin_mode+0xea>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4018e8:	68fb      	ldr	r3, [r7, #12]
  4018ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018ec:	69bb      	ldr	r3, [r7, #24]
  4018ee:	43db      	mvns	r3, r3
  4018f0:	401a      	ands	r2, r3
  4018f2:	68fb      	ldr	r3, [r7, #12]
  4018f4:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4018f6:	697b      	ldr	r3, [r7, #20]
  4018f8:	f003 0302 	and.w	r3, r3, #2
  4018fc:	2b00      	cmp	r3, #0
  4018fe:	d006      	beq.n	40190e <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  401900:	68fb      	ldr	r3, [r7, #12]
  401902:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401904:	69bb      	ldr	r3, [r7, #24]
  401906:	431a      	orrs	r2, r3
  401908:	68fb      	ldr	r3, [r7, #12]
  40190a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40190c:	e006      	b.n	40191c <ioport_set_pin_mode+0x110>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40190e:	68fb      	ldr	r3, [r7, #12]
  401910:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401912:	69bb      	ldr	r3, [r7, #24]
  401914:	43db      	mvns	r3, r3
  401916:	401a      	ands	r2, r3
  401918:	68fb      	ldr	r3, [r7, #12]
  40191a:	675a      	str	r2, [r3, #116]	; 0x74
  40191c:	bf00      	nop
  40191e:	3734      	adds	r7, #52	; 0x34
  401920:	46bd      	mov	sp, r7
  401922:	bc80      	pop	{r7}
  401924:	4770      	bx	lr

00401926 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  401926:	b480      	push	{r7}
  401928:	b08d      	sub	sp, #52	; 0x34
  40192a:	af00      	add	r7, sp, #0
  40192c:	6078      	str	r0, [r7, #4]
  40192e:	460b      	mov	r3, r1
  401930:	70fb      	strb	r3, [r7, #3]
  401932:	687b      	ldr	r3, [r7, #4]
  401934:	62fb      	str	r3, [r7, #44]	; 0x2c
  401936:	78fb      	ldrb	r3, [r7, #3]
  401938:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40193c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40193e:	627b      	str	r3, [r7, #36]	; 0x24
  401940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401942:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401944:	6a3b      	ldr	r3, [r7, #32]
  401946:	095b      	lsrs	r3, r3, #5
  401948:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40194a:	69fb      	ldr	r3, [r7, #28]
  40194c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401950:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401954:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401956:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  401958:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40195c:	2b01      	cmp	r3, #1
  40195e:	d109      	bne.n	401974 <ioport_set_pin_dir+0x4e>
  401960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401962:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401964:	697b      	ldr	r3, [r7, #20]
  401966:	f003 031f 	and.w	r3, r3, #31
  40196a:	2201      	movs	r2, #1
  40196c:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40196e:	69bb      	ldr	r3, [r7, #24]
  401970:	611a      	str	r2, [r3, #16]
  401972:	e00c      	b.n	40198e <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  401974:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401978:	2b00      	cmp	r3, #0
  40197a:	d108      	bne.n	40198e <ioport_set_pin_dir+0x68>
  40197c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40197e:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401980:	693b      	ldr	r3, [r7, #16]
  401982:	f003 031f 	and.w	r3, r3, #31
  401986:	2201      	movs	r2, #1
  401988:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40198a:	69bb      	ldr	r3, [r7, #24]
  40198c:	615a      	str	r2, [r3, #20]
  40198e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401990:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401992:	68fb      	ldr	r3, [r7, #12]
  401994:	f003 031f 	and.w	r3, r3, #31
  401998:	2201      	movs	r2, #1
  40199a:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40199c:	69bb      	ldr	r3, [r7, #24]
  40199e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4019a2:	bf00      	nop
  4019a4:	3734      	adds	r7, #52	; 0x34
  4019a6:	46bd      	mov	sp, r7
  4019a8:	bc80      	pop	{r7}
  4019aa:	4770      	bx	lr

004019ac <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4019ac:	b480      	push	{r7}
  4019ae:	b08b      	sub	sp, #44	; 0x2c
  4019b0:	af00      	add	r7, sp, #0
  4019b2:	6078      	str	r0, [r7, #4]
  4019b4:	460b      	mov	r3, r1
  4019b6:	70fb      	strb	r3, [r7, #3]
  4019b8:	687b      	ldr	r3, [r7, #4]
  4019ba:	627b      	str	r3, [r7, #36]	; 0x24
  4019bc:	78fb      	ldrb	r3, [r7, #3]
  4019be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4019c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4019c4:	61fb      	str	r3, [r7, #28]
  4019c6:	69fb      	ldr	r3, [r7, #28]
  4019c8:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4019ca:	69bb      	ldr	r3, [r7, #24]
  4019cc:	095b      	lsrs	r3, r3, #5
  4019ce:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4019d0:	697b      	ldr	r3, [r7, #20]
  4019d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4019d6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4019da:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4019dc:	613b      	str	r3, [r7, #16]

	if (level) {
  4019de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4019e2:	2b00      	cmp	r3, #0
  4019e4:	d009      	beq.n	4019fa <ioport_set_pin_level+0x4e>
  4019e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4019e8:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4019ea:	68fb      	ldr	r3, [r7, #12]
  4019ec:	f003 031f 	and.w	r3, r3, #31
  4019f0:	2201      	movs	r2, #1
  4019f2:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4019f4:	693b      	ldr	r3, [r7, #16]
  4019f6:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4019f8:	e008      	b.n	401a0c <ioport_set_pin_level+0x60>
  4019fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4019fc:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4019fe:	68bb      	ldr	r3, [r7, #8]
  401a00:	f003 031f 	and.w	r3, r3, #31
  401a04:	2201      	movs	r2, #1
  401a06:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401a08:	693b      	ldr	r3, [r7, #16]
  401a0a:	635a      	str	r2, [r3, #52]	; 0x34
  401a0c:	bf00      	nop
  401a0e:	372c      	adds	r7, #44	; 0x2c
  401a10:	46bd      	mov	sp, r7
  401a12:	bc80      	pop	{r7}
  401a14:	4770      	bx	lr
	...

00401a18 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  401a18:	b580      	push	{r7, lr}
  401a1a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  401a1c:	4824      	ldr	r0, [pc, #144]	; (401ab0 <board_init+0x98>)
  401a1e:	4b25      	ldr	r3, [pc, #148]	; (401ab4 <board_init+0x9c>)
  401a20:	4798      	blx	r3

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  401a22:	4b25      	ldr	r3, [pc, #148]	; (401ab8 <board_init+0xa0>)
  401a24:	4798      	blx	r3

	/* Initialize LED0, turned off */
	ioport_set_pin_level(LED_0_PIN, !LED_0_ACTIVE);
  401a26:	2101      	movs	r1, #1
  401a28:	2057      	movs	r0, #87	; 0x57
  401a2a:	4b24      	ldr	r3, [pc, #144]	; (401abc <board_init+0xa4>)
  401a2c:	4798      	blx	r3
	ioport_set_pin_dir(LED_0_PIN, IOPORT_DIR_OUTPUT);
  401a2e:	2101      	movs	r1, #1
  401a30:	2057      	movs	r0, #87	; 0x57
  401a32:	4b23      	ldr	r3, [pc, #140]	; (401ac0 <board_init+0xa8>)
  401a34:	4798      	blx	r3

	/* Initialize SW0 */
	ioport_set_pin_dir(BUTTON_0_PIN, IOPORT_DIR_INPUT);
  401a36:	2100      	movs	r1, #0
  401a38:	2002      	movs	r0, #2
  401a3a:	4b21      	ldr	r3, [pc, #132]	; (401ac0 <board_init+0xa8>)
  401a3c:	4798      	blx	r3
	ioport_set_pin_mode(BUTTON_0_PIN, (BUTTON_0_ACTIVE ?
  401a3e:	2108      	movs	r1, #8
  401a40:	2002      	movs	r0, #2
  401a42:	4b20      	ldr	r3, [pc, #128]	; (401ac4 <board_init+0xac>)
  401a44:	4798      	blx	r3
				IOPORT_MODE_PULLDOWN : IOPORT_MODE_PULLUP));

	/* Initialize EXT3 LED0, LED1 & LED2, turned off */
	ioport_set_pin_level(IO1_LED1_PIN, !IO1_LED1_ACTIVE);
  401a46:	2101      	movs	r1, #1
  401a48:	2054      	movs	r0, #84	; 0x54
  401a4a:	4b1c      	ldr	r3, [pc, #112]	; (401abc <board_init+0xa4>)
  401a4c:	4798      	blx	r3
	ioport_set_pin_dir(IO1_LED1_PIN, IOPORT_DIR_OUTPUT);
  401a4e:	2101      	movs	r1, #1
  401a50:	2054      	movs	r0, #84	; 0x54
  401a52:	4b1b      	ldr	r3, [pc, #108]	; (401ac0 <board_init+0xa8>)
  401a54:	4798      	blx	r3
	ioport_set_pin_level(IO1_LED2_PIN, !IO1_LED2_ACTIVE);
  401a56:	2101      	movs	r1, #1
  401a58:	2010      	movs	r0, #16
  401a5a:	4b18      	ldr	r3, [pc, #96]	; (401abc <board_init+0xa4>)
  401a5c:	4798      	blx	r3
	ioport_set_pin_dir(IO1_LED2_PIN, IOPORT_DIR_OUTPUT);
  401a5e:	2101      	movs	r1, #1
  401a60:	2010      	movs	r0, #16
  401a62:	4b17      	ldr	r3, [pc, #92]	; (401ac0 <board_init+0xa8>)
  401a64:	4798      	blx	r3
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
  401a66:	2101      	movs	r1, #1
  401a68:	2056      	movs	r0, #86	; 0x56
  401a6a:	4b14      	ldr	r3, [pc, #80]	; (401abc <board_init+0xa4>)
  401a6c:	4798      	blx	r3
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);
  401a6e:	2101      	movs	r1, #1
  401a70:	2056      	movs	r0, #86	; 0x56
  401a72:	4b13      	ldr	r3, [pc, #76]	; (401ac0 <board_init+0xa8>)
  401a74:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  401a76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401a7a:	210c      	movs	r1, #12
  401a7c:	4812      	ldr	r0, [pc, #72]	; (401ac8 <board_init+0xb0>)
  401a7e:	4b13      	ldr	r3, [pc, #76]	; (401acc <board_init+0xb4>)
  401a80:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401a82:	4913      	ldr	r1, [pc, #76]	; (401ad0 <board_init+0xb8>)
  401a84:	200c      	movs	r0, #12
  401a86:	4b13      	ldr	r3, [pc, #76]	; (401ad4 <board_init+0xbc>)
  401a88:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401a8a:	4911      	ldr	r1, [pc, #68]	; (401ad0 <board_init+0xb8>)
  401a8c:	200d      	movs	r0, #13
  401a8e:	4b11      	ldr	r3, [pc, #68]	; (401ad4 <board_init+0xbc>)
  401a90:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401a92:	490f      	ldr	r1, [pc, #60]	; (401ad0 <board_init+0xb8>)
  401a94:	200e      	movs	r0, #14
  401a96:	4b0f      	ldr	r3, [pc, #60]	; (401ad4 <board_init+0xbc>)
  401a98:	4798      	blx	r3
	 * Depending on the application requirements, the default PIN may not be available.
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */
#ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  401a9a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401a9e:	200b      	movs	r0, #11
  401aa0:	4b0c      	ldr	r3, [pc, #48]	; (401ad4 <board_init+0xbc>)
  401aa2:	4798      	blx	r3

  if ( BUTTON_0_ACTIVE ) {
		ioport_set_pin_mode(BUTTON_0_PIN, IOPORT_MODE_PULLDOWN);
	}
  else {
		ioport_set_pin_mode(BUTTON_0_PIN, IOPORT_MODE_PULLUP);
  401aa4:	2108      	movs	r1, #8
  401aa6:	2002      	movs	r0, #2
  401aa8:	4b06      	ldr	r3, [pc, #24]	; (401ac4 <board_init+0xac>)
  401aaa:	4798      	blx	r3

#endif



}
  401aac:	bf00      	nop
  401aae:	bd80      	pop	{r7, pc}
  401ab0:	400e1450 	.word	0x400e1450
  401ab4:	004027e1 	.word	0x004027e1
  401ab8:	004017ed 	.word	0x004017ed
  401abc:	004019ad 	.word	0x004019ad
  401ac0:	00401927 	.word	0x00401927
  401ac4:	0040180d 	.word	0x0040180d
  401ac8:	400e1000 	.word	0x400e1000
  401acc:	00401eed 	.word	0x00401eed
  401ad0:	08000001 	.word	0x08000001
  401ad4:	00401d3d 	.word	0x00401d3d

00401ad8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401ad8:	b480      	push	{r7}
  401ada:	b085      	sub	sp, #20
  401adc:	af00      	add	r7, sp, #0
  401ade:	60f8      	str	r0, [r7, #12]
  401ae0:	60b9      	str	r1, [r7, #8]
  401ae2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	2b00      	cmp	r3, #0
  401ae8:	d003      	beq.n	401af2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401aea:	68fb      	ldr	r3, [r7, #12]
  401aec:	68ba      	ldr	r2, [r7, #8]
  401aee:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401af0:	e002      	b.n	401af8 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401af2:	68fb      	ldr	r3, [r7, #12]
  401af4:	68ba      	ldr	r2, [r7, #8]
  401af6:	661a      	str	r2, [r3, #96]	; 0x60
}
  401af8:	bf00      	nop
  401afa:	3714      	adds	r7, #20
  401afc:	46bd      	mov	sp, r7
  401afe:	bc80      	pop	{r7}
  401b00:	4770      	bx	lr

00401b02 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401b02:	b480      	push	{r7}
  401b04:	b087      	sub	sp, #28
  401b06:	af00      	add	r7, sp, #0
  401b08:	60f8      	str	r0, [r7, #12]
  401b0a:	60b9      	str	r1, [r7, #8]
  401b0c:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401b0e:	68fb      	ldr	r3, [r7, #12]
  401b10:	687a      	ldr	r2, [r7, #4]
  401b12:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401b14:	68bb      	ldr	r3, [r7, #8]
  401b16:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401b1a:	d04a      	beq.n	401bb2 <pio_set_peripheral+0xb0>
  401b1c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401b20:	d808      	bhi.n	401b34 <pio_set_peripheral+0x32>
  401b22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401b26:	d016      	beq.n	401b56 <pio_set_peripheral+0x54>
  401b28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401b2c:	d02c      	beq.n	401b88 <pio_set_peripheral+0x86>
  401b2e:	2b00      	cmp	r3, #0
  401b30:	d069      	beq.n	401c06 <pio_set_peripheral+0x104>
  401b32:	e064      	b.n	401bfe <pio_set_peripheral+0xfc>
  401b34:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b38:	d065      	beq.n	401c06 <pio_set_peripheral+0x104>
  401b3a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b3e:	d803      	bhi.n	401b48 <pio_set_peripheral+0x46>
  401b40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b44:	d04a      	beq.n	401bdc <pio_set_peripheral+0xda>
  401b46:	e05a      	b.n	401bfe <pio_set_peripheral+0xfc>
  401b48:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401b4c:	d05b      	beq.n	401c06 <pio_set_peripheral+0x104>
  401b4e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b52:	d058      	beq.n	401c06 <pio_set_peripheral+0x104>
  401b54:	e053      	b.n	401bfe <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b56:	68fb      	ldr	r3, [r7, #12]
  401b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401b5a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401b5c:	68fb      	ldr	r3, [r7, #12]
  401b5e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b60:	687b      	ldr	r3, [r7, #4]
  401b62:	43d9      	mvns	r1, r3
  401b64:	697b      	ldr	r3, [r7, #20]
  401b66:	400b      	ands	r3, r1
  401b68:	401a      	ands	r2, r3
  401b6a:	68fb      	ldr	r3, [r7, #12]
  401b6c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401b6e:	68fb      	ldr	r3, [r7, #12]
  401b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401b72:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401b74:	68fb      	ldr	r3, [r7, #12]
  401b76:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b78:	687b      	ldr	r3, [r7, #4]
  401b7a:	43d9      	mvns	r1, r3
  401b7c:	697b      	ldr	r3, [r7, #20]
  401b7e:	400b      	ands	r3, r1
  401b80:	401a      	ands	r2, r3
  401b82:	68fb      	ldr	r3, [r7, #12]
  401b84:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401b86:	e03a      	b.n	401bfe <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b88:	68fb      	ldr	r3, [r7, #12]
  401b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401b8c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401b8e:	687a      	ldr	r2, [r7, #4]
  401b90:	697b      	ldr	r3, [r7, #20]
  401b92:	431a      	orrs	r2, r3
  401b94:	68fb      	ldr	r3, [r7, #12]
  401b96:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401b98:	68fb      	ldr	r3, [r7, #12]
  401b9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401b9c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401b9e:	68fb      	ldr	r3, [r7, #12]
  401ba0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401ba2:	687b      	ldr	r3, [r7, #4]
  401ba4:	43d9      	mvns	r1, r3
  401ba6:	697b      	ldr	r3, [r7, #20]
  401ba8:	400b      	ands	r3, r1
  401baa:	401a      	ands	r2, r3
  401bac:	68fb      	ldr	r3, [r7, #12]
  401bae:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401bb0:	e025      	b.n	401bfe <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401bb2:	68fb      	ldr	r3, [r7, #12]
  401bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401bb6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401bb8:	68fb      	ldr	r3, [r7, #12]
  401bba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bbc:	687b      	ldr	r3, [r7, #4]
  401bbe:	43d9      	mvns	r1, r3
  401bc0:	697b      	ldr	r3, [r7, #20]
  401bc2:	400b      	ands	r3, r1
  401bc4:	401a      	ands	r2, r3
  401bc6:	68fb      	ldr	r3, [r7, #12]
  401bc8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401bca:	68fb      	ldr	r3, [r7, #12]
  401bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401bce:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401bd0:	687a      	ldr	r2, [r7, #4]
  401bd2:	697b      	ldr	r3, [r7, #20]
  401bd4:	431a      	orrs	r2, r3
  401bd6:	68fb      	ldr	r3, [r7, #12]
  401bd8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401bda:	e010      	b.n	401bfe <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401bdc:	68fb      	ldr	r3, [r7, #12]
  401bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401be0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401be2:	687a      	ldr	r2, [r7, #4]
  401be4:	697b      	ldr	r3, [r7, #20]
  401be6:	431a      	orrs	r2, r3
  401be8:	68fb      	ldr	r3, [r7, #12]
  401bea:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401bec:	68fb      	ldr	r3, [r7, #12]
  401bee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401bf0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401bf2:	687a      	ldr	r2, [r7, #4]
  401bf4:	697b      	ldr	r3, [r7, #20]
  401bf6:	431a      	orrs	r2, r3
  401bf8:	68fb      	ldr	r3, [r7, #12]
  401bfa:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401bfc:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401bfe:	68fb      	ldr	r3, [r7, #12]
  401c00:	687a      	ldr	r2, [r7, #4]
  401c02:	605a      	str	r2, [r3, #4]
  401c04:	e000      	b.n	401c08 <pio_set_peripheral+0x106>
		return;
  401c06:	bf00      	nop
}
  401c08:	371c      	adds	r7, #28
  401c0a:	46bd      	mov	sp, r7
  401c0c:	bc80      	pop	{r7}
  401c0e:	4770      	bx	lr

00401c10 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401c10:	b580      	push	{r7, lr}
  401c12:	b084      	sub	sp, #16
  401c14:	af00      	add	r7, sp, #0
  401c16:	60f8      	str	r0, [r7, #12]
  401c18:	60b9      	str	r1, [r7, #8]
  401c1a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401c1c:	68b9      	ldr	r1, [r7, #8]
  401c1e:	68f8      	ldr	r0, [r7, #12]
  401c20:	4b19      	ldr	r3, [pc, #100]	; (401c88 <pio_set_input+0x78>)
  401c22:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401c24:	687b      	ldr	r3, [r7, #4]
  401c26:	f003 0301 	and.w	r3, r3, #1
  401c2a:	461a      	mov	r2, r3
  401c2c:	68b9      	ldr	r1, [r7, #8]
  401c2e:	68f8      	ldr	r0, [r7, #12]
  401c30:	4b16      	ldr	r3, [pc, #88]	; (401c8c <pio_set_input+0x7c>)
  401c32:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401c34:	687b      	ldr	r3, [r7, #4]
  401c36:	f003 030a 	and.w	r3, r3, #10
  401c3a:	2b00      	cmp	r3, #0
  401c3c:	d003      	beq.n	401c46 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401c3e:	68fb      	ldr	r3, [r7, #12]
  401c40:	68ba      	ldr	r2, [r7, #8]
  401c42:	621a      	str	r2, [r3, #32]
  401c44:	e002      	b.n	401c4c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401c46:	68fb      	ldr	r3, [r7, #12]
  401c48:	68ba      	ldr	r2, [r7, #8]
  401c4a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401c4c:	687b      	ldr	r3, [r7, #4]
  401c4e:	f003 0302 	and.w	r3, r3, #2
  401c52:	2b00      	cmp	r3, #0
  401c54:	d004      	beq.n	401c60 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401c56:	68fb      	ldr	r3, [r7, #12]
  401c58:	68ba      	ldr	r2, [r7, #8]
  401c5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401c5e:	e008      	b.n	401c72 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401c60:	687b      	ldr	r3, [r7, #4]
  401c62:	f003 0308 	and.w	r3, r3, #8
  401c66:	2b00      	cmp	r3, #0
  401c68:	d003      	beq.n	401c72 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401c6a:	68fb      	ldr	r3, [r7, #12]
  401c6c:	68ba      	ldr	r2, [r7, #8]
  401c6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401c72:	68fb      	ldr	r3, [r7, #12]
  401c74:	68ba      	ldr	r2, [r7, #8]
  401c76:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401c78:	68fb      	ldr	r3, [r7, #12]
  401c7a:	68ba      	ldr	r2, [r7, #8]
  401c7c:	601a      	str	r2, [r3, #0]
}
  401c7e:	bf00      	nop
  401c80:	3710      	adds	r7, #16
  401c82:	46bd      	mov	sp, r7
  401c84:	bd80      	pop	{r7, pc}
  401c86:	bf00      	nop
  401c88:	00401cf5 	.word	0x00401cf5
  401c8c:	00401ad9 	.word	0x00401ad9

00401c90 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401c90:	b580      	push	{r7, lr}
  401c92:	b084      	sub	sp, #16
  401c94:	af00      	add	r7, sp, #0
  401c96:	60f8      	str	r0, [r7, #12]
  401c98:	60b9      	str	r1, [r7, #8]
  401c9a:	607a      	str	r2, [r7, #4]
  401c9c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401c9e:	68b9      	ldr	r1, [r7, #8]
  401ca0:	68f8      	ldr	r0, [r7, #12]
  401ca2:	4b12      	ldr	r3, [pc, #72]	; (401cec <pio_set_output+0x5c>)
  401ca4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401ca6:	69ba      	ldr	r2, [r7, #24]
  401ca8:	68b9      	ldr	r1, [r7, #8]
  401caa:	68f8      	ldr	r0, [r7, #12]
  401cac:	4b10      	ldr	r3, [pc, #64]	; (401cf0 <pio_set_output+0x60>)
  401cae:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401cb0:	683b      	ldr	r3, [r7, #0]
  401cb2:	2b00      	cmp	r3, #0
  401cb4:	d003      	beq.n	401cbe <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401cb6:	68fb      	ldr	r3, [r7, #12]
  401cb8:	68ba      	ldr	r2, [r7, #8]
  401cba:	651a      	str	r2, [r3, #80]	; 0x50
  401cbc:	e002      	b.n	401cc4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401cbe:	68fb      	ldr	r3, [r7, #12]
  401cc0:	68ba      	ldr	r2, [r7, #8]
  401cc2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401cc4:	687b      	ldr	r3, [r7, #4]
  401cc6:	2b00      	cmp	r3, #0
  401cc8:	d003      	beq.n	401cd2 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401cca:	68fb      	ldr	r3, [r7, #12]
  401ccc:	68ba      	ldr	r2, [r7, #8]
  401cce:	631a      	str	r2, [r3, #48]	; 0x30
  401cd0:	e002      	b.n	401cd8 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401cd2:	68fb      	ldr	r3, [r7, #12]
  401cd4:	68ba      	ldr	r2, [r7, #8]
  401cd6:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401cd8:	68fb      	ldr	r3, [r7, #12]
  401cda:	68ba      	ldr	r2, [r7, #8]
  401cdc:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401cde:	68fb      	ldr	r3, [r7, #12]
  401ce0:	68ba      	ldr	r2, [r7, #8]
  401ce2:	601a      	str	r2, [r3, #0]
}
  401ce4:	bf00      	nop
  401ce6:	3710      	adds	r7, #16
  401ce8:	46bd      	mov	sp, r7
  401cea:	bd80      	pop	{r7, pc}
  401cec:	00401cf5 	.word	0x00401cf5
  401cf0:	00401ad9 	.word	0x00401ad9

00401cf4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401cf4:	b480      	push	{r7}
  401cf6:	b083      	sub	sp, #12
  401cf8:	af00      	add	r7, sp, #0
  401cfa:	6078      	str	r0, [r7, #4]
  401cfc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401cfe:	687b      	ldr	r3, [r7, #4]
  401d00:	683a      	ldr	r2, [r7, #0]
  401d02:	645a      	str	r2, [r3, #68]	; 0x44
}
  401d04:	bf00      	nop
  401d06:	370c      	adds	r7, #12
  401d08:	46bd      	mov	sp, r7
  401d0a:	bc80      	pop	{r7}
  401d0c:	4770      	bx	lr

00401d0e <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401d0e:	b480      	push	{r7}
  401d10:	b083      	sub	sp, #12
  401d12:	af00      	add	r7, sp, #0
  401d14:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401d16:	687b      	ldr	r3, [r7, #4]
  401d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401d1a:	4618      	mov	r0, r3
  401d1c:	370c      	adds	r7, #12
  401d1e:	46bd      	mov	sp, r7
  401d20:	bc80      	pop	{r7}
  401d22:	4770      	bx	lr

00401d24 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401d24:	b480      	push	{r7}
  401d26:	b083      	sub	sp, #12
  401d28:	af00      	add	r7, sp, #0
  401d2a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401d2c:	687b      	ldr	r3, [r7, #4]
  401d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401d30:	4618      	mov	r0, r3
  401d32:	370c      	adds	r7, #12
  401d34:	46bd      	mov	sp, r7
  401d36:	bc80      	pop	{r7}
  401d38:	4770      	bx	lr
	...

00401d3c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401d3c:	b590      	push	{r4, r7, lr}
  401d3e:	b087      	sub	sp, #28
  401d40:	af02      	add	r7, sp, #8
  401d42:	6078      	str	r0, [r7, #4]
  401d44:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401d46:	6878      	ldr	r0, [r7, #4]
  401d48:	4b63      	ldr	r3, [pc, #396]	; (401ed8 <pio_configure_pin+0x19c>)
  401d4a:	4798      	blx	r3
  401d4c:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401d4e:	683b      	ldr	r3, [r7, #0]
  401d50:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401d54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401d58:	d067      	beq.n	401e2a <pio_configure_pin+0xee>
  401d5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401d5e:	d809      	bhi.n	401d74 <pio_configure_pin+0x38>
  401d60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401d64:	d02b      	beq.n	401dbe <pio_configure_pin+0x82>
  401d66:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401d6a:	d043      	beq.n	401df4 <pio_configure_pin+0xb8>
  401d6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401d70:	d00a      	beq.n	401d88 <pio_configure_pin+0x4c>
  401d72:	e0a9      	b.n	401ec8 <pio_configure_pin+0x18c>
  401d74:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401d78:	d07e      	beq.n	401e78 <pio_configure_pin+0x13c>
  401d7a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401d7e:	d07b      	beq.n	401e78 <pio_configure_pin+0x13c>
  401d80:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401d84:	d06c      	beq.n	401e60 <pio_configure_pin+0x124>
  401d86:	e09f      	b.n	401ec8 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401d88:	687b      	ldr	r3, [r7, #4]
  401d8a:	f003 031f 	and.w	r3, r3, #31
  401d8e:	2201      	movs	r2, #1
  401d90:	fa02 f303 	lsl.w	r3, r2, r3
  401d94:	461a      	mov	r2, r3
  401d96:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401d9a:	68f8      	ldr	r0, [r7, #12]
  401d9c:	4b4f      	ldr	r3, [pc, #316]	; (401edc <pio_configure_pin+0x1a0>)
  401d9e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401da0:	687b      	ldr	r3, [r7, #4]
  401da2:	f003 031f 	and.w	r3, r3, #31
  401da6:	2201      	movs	r2, #1
  401da8:	fa02 f303 	lsl.w	r3, r2, r3
  401dac:	4619      	mov	r1, r3
  401dae:	683b      	ldr	r3, [r7, #0]
  401db0:	f003 0301 	and.w	r3, r3, #1
  401db4:	461a      	mov	r2, r3
  401db6:	68f8      	ldr	r0, [r7, #12]
  401db8:	4b49      	ldr	r3, [pc, #292]	; (401ee0 <pio_configure_pin+0x1a4>)
  401dba:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401dbc:	e086      	b.n	401ecc <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401dbe:	687b      	ldr	r3, [r7, #4]
  401dc0:	f003 031f 	and.w	r3, r3, #31
  401dc4:	2201      	movs	r2, #1
  401dc6:	fa02 f303 	lsl.w	r3, r2, r3
  401dca:	461a      	mov	r2, r3
  401dcc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401dd0:	68f8      	ldr	r0, [r7, #12]
  401dd2:	4b42      	ldr	r3, [pc, #264]	; (401edc <pio_configure_pin+0x1a0>)
  401dd4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401dd6:	687b      	ldr	r3, [r7, #4]
  401dd8:	f003 031f 	and.w	r3, r3, #31
  401ddc:	2201      	movs	r2, #1
  401dde:	fa02 f303 	lsl.w	r3, r2, r3
  401de2:	4619      	mov	r1, r3
  401de4:	683b      	ldr	r3, [r7, #0]
  401de6:	f003 0301 	and.w	r3, r3, #1
  401dea:	461a      	mov	r2, r3
  401dec:	68f8      	ldr	r0, [r7, #12]
  401dee:	4b3c      	ldr	r3, [pc, #240]	; (401ee0 <pio_configure_pin+0x1a4>)
  401df0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401df2:	e06b      	b.n	401ecc <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401df4:	687b      	ldr	r3, [r7, #4]
  401df6:	f003 031f 	and.w	r3, r3, #31
  401dfa:	2201      	movs	r2, #1
  401dfc:	fa02 f303 	lsl.w	r3, r2, r3
  401e00:	461a      	mov	r2, r3
  401e02:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401e06:	68f8      	ldr	r0, [r7, #12]
  401e08:	4b34      	ldr	r3, [pc, #208]	; (401edc <pio_configure_pin+0x1a0>)
  401e0a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401e0c:	687b      	ldr	r3, [r7, #4]
  401e0e:	f003 031f 	and.w	r3, r3, #31
  401e12:	2201      	movs	r2, #1
  401e14:	fa02 f303 	lsl.w	r3, r2, r3
  401e18:	4619      	mov	r1, r3
  401e1a:	683b      	ldr	r3, [r7, #0]
  401e1c:	f003 0301 	and.w	r3, r3, #1
  401e20:	461a      	mov	r2, r3
  401e22:	68f8      	ldr	r0, [r7, #12]
  401e24:	4b2e      	ldr	r3, [pc, #184]	; (401ee0 <pio_configure_pin+0x1a4>)
  401e26:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401e28:	e050      	b.n	401ecc <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401e2a:	687b      	ldr	r3, [r7, #4]
  401e2c:	f003 031f 	and.w	r3, r3, #31
  401e30:	2201      	movs	r2, #1
  401e32:	fa02 f303 	lsl.w	r3, r2, r3
  401e36:	461a      	mov	r2, r3
  401e38:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401e3c:	68f8      	ldr	r0, [r7, #12]
  401e3e:	4b27      	ldr	r3, [pc, #156]	; (401edc <pio_configure_pin+0x1a0>)
  401e40:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401e42:	687b      	ldr	r3, [r7, #4]
  401e44:	f003 031f 	and.w	r3, r3, #31
  401e48:	2201      	movs	r2, #1
  401e4a:	fa02 f303 	lsl.w	r3, r2, r3
  401e4e:	4619      	mov	r1, r3
  401e50:	683b      	ldr	r3, [r7, #0]
  401e52:	f003 0301 	and.w	r3, r3, #1
  401e56:	461a      	mov	r2, r3
  401e58:	68f8      	ldr	r0, [r7, #12]
  401e5a:	4b21      	ldr	r3, [pc, #132]	; (401ee0 <pio_configure_pin+0x1a4>)
  401e5c:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401e5e:	e035      	b.n	401ecc <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401e60:	687b      	ldr	r3, [r7, #4]
  401e62:	f003 031f 	and.w	r3, r3, #31
  401e66:	2201      	movs	r2, #1
  401e68:	fa02 f303 	lsl.w	r3, r2, r3
  401e6c:	683a      	ldr	r2, [r7, #0]
  401e6e:	4619      	mov	r1, r3
  401e70:	68f8      	ldr	r0, [r7, #12]
  401e72:	4b1c      	ldr	r3, [pc, #112]	; (401ee4 <pio_configure_pin+0x1a8>)
  401e74:	4798      	blx	r3
		break;
  401e76:	e029      	b.n	401ecc <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401e78:	687b      	ldr	r3, [r7, #4]
  401e7a:	f003 031f 	and.w	r3, r3, #31
  401e7e:	2201      	movs	r2, #1
  401e80:	fa02 f303 	lsl.w	r3, r2, r3
  401e84:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401e86:	683b      	ldr	r3, [r7, #0]
  401e88:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401e8c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401e90:	bf0c      	ite	eq
  401e92:	2301      	moveq	r3, #1
  401e94:	2300      	movne	r3, #0
  401e96:	b2db      	uxtb	r3, r3
  401e98:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401e9a:	683b      	ldr	r3, [r7, #0]
  401e9c:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ea0:	2b00      	cmp	r3, #0
  401ea2:	bf14      	ite	ne
  401ea4:	2301      	movne	r3, #1
  401ea6:	2300      	moveq	r3, #0
  401ea8:	b2db      	uxtb	r3, r3
  401eaa:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401eac:	683b      	ldr	r3, [r7, #0]
  401eae:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	bf14      	ite	ne
  401eb6:	2301      	movne	r3, #1
  401eb8:	2300      	moveq	r3, #0
  401eba:	b2db      	uxtb	r3, r3
  401ebc:	9300      	str	r3, [sp, #0]
  401ebe:	4603      	mov	r3, r0
  401ec0:	68f8      	ldr	r0, [r7, #12]
  401ec2:	4c09      	ldr	r4, [pc, #36]	; (401ee8 <pio_configure_pin+0x1ac>)
  401ec4:	47a0      	blx	r4
		break;
  401ec6:	e001      	b.n	401ecc <pio_configure_pin+0x190>

	default:
		return 0;
  401ec8:	2300      	movs	r3, #0
  401eca:	e000      	b.n	401ece <pio_configure_pin+0x192>
	}

	return 1;
  401ecc:	2301      	movs	r3, #1
}
  401ece:	4618      	mov	r0, r3
  401ed0:	3714      	adds	r7, #20
  401ed2:	46bd      	mov	sp, r7
  401ed4:	bd90      	pop	{r4, r7, pc}
  401ed6:	bf00      	nop
  401ed8:	00402019 	.word	0x00402019
  401edc:	00401b03 	.word	0x00401b03
  401ee0:	00401ad9 	.word	0x00401ad9
  401ee4:	00401c11 	.word	0x00401c11
  401ee8:	00401c91 	.word	0x00401c91

00401eec <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401eec:	b590      	push	{r4, r7, lr}
  401eee:	b087      	sub	sp, #28
  401ef0:	af02      	add	r7, sp, #8
  401ef2:	60f8      	str	r0, [r7, #12]
  401ef4:	60b9      	str	r1, [r7, #8]
  401ef6:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401ef8:	687b      	ldr	r3, [r7, #4]
  401efa:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401efe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f02:	d043      	beq.n	401f8c <pio_configure_pin_group+0xa0>
  401f04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f08:	d809      	bhi.n	401f1e <pio_configure_pin_group+0x32>
  401f0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401f0e:	d01f      	beq.n	401f50 <pio_configure_pin_group+0x64>
  401f10:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f14:	d02b      	beq.n	401f6e <pio_configure_pin_group+0x82>
  401f16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401f1a:	d00a      	beq.n	401f32 <pio_configure_pin_group+0x46>
  401f1c:	e06d      	b.n	401ffa <pio_configure_pin_group+0x10e>
  401f1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401f22:	d048      	beq.n	401fb6 <pio_configure_pin_group+0xca>
  401f24:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f28:	d045      	beq.n	401fb6 <pio_configure_pin_group+0xca>
  401f2a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f2e:	d03c      	beq.n	401faa <pio_configure_pin_group+0xbe>
  401f30:	e063      	b.n	401ffa <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401f32:	68ba      	ldr	r2, [r7, #8]
  401f34:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401f38:	68f8      	ldr	r0, [r7, #12]
  401f3a:	4b33      	ldr	r3, [pc, #204]	; (402008 <pio_configure_pin_group+0x11c>)
  401f3c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401f3e:	687b      	ldr	r3, [r7, #4]
  401f40:	f003 0301 	and.w	r3, r3, #1
  401f44:	461a      	mov	r2, r3
  401f46:	68b9      	ldr	r1, [r7, #8]
  401f48:	68f8      	ldr	r0, [r7, #12]
  401f4a:	4b30      	ldr	r3, [pc, #192]	; (40200c <pio_configure_pin_group+0x120>)
  401f4c:	4798      	blx	r3
		break;
  401f4e:	e056      	b.n	401ffe <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401f50:	68ba      	ldr	r2, [r7, #8]
  401f52:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401f56:	68f8      	ldr	r0, [r7, #12]
  401f58:	4b2b      	ldr	r3, [pc, #172]	; (402008 <pio_configure_pin_group+0x11c>)
  401f5a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401f5c:	687b      	ldr	r3, [r7, #4]
  401f5e:	f003 0301 	and.w	r3, r3, #1
  401f62:	461a      	mov	r2, r3
  401f64:	68b9      	ldr	r1, [r7, #8]
  401f66:	68f8      	ldr	r0, [r7, #12]
  401f68:	4b28      	ldr	r3, [pc, #160]	; (40200c <pio_configure_pin_group+0x120>)
  401f6a:	4798      	blx	r3
		break;
  401f6c:	e047      	b.n	401ffe <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401f6e:	68ba      	ldr	r2, [r7, #8]
  401f70:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401f74:	68f8      	ldr	r0, [r7, #12]
  401f76:	4b24      	ldr	r3, [pc, #144]	; (402008 <pio_configure_pin_group+0x11c>)
  401f78:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401f7a:	687b      	ldr	r3, [r7, #4]
  401f7c:	f003 0301 	and.w	r3, r3, #1
  401f80:	461a      	mov	r2, r3
  401f82:	68b9      	ldr	r1, [r7, #8]
  401f84:	68f8      	ldr	r0, [r7, #12]
  401f86:	4b21      	ldr	r3, [pc, #132]	; (40200c <pio_configure_pin_group+0x120>)
  401f88:	4798      	blx	r3
		break;
  401f8a:	e038      	b.n	401ffe <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401f8c:	68ba      	ldr	r2, [r7, #8]
  401f8e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401f92:	68f8      	ldr	r0, [r7, #12]
  401f94:	4b1c      	ldr	r3, [pc, #112]	; (402008 <pio_configure_pin_group+0x11c>)
  401f96:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401f98:	687b      	ldr	r3, [r7, #4]
  401f9a:	f003 0301 	and.w	r3, r3, #1
  401f9e:	461a      	mov	r2, r3
  401fa0:	68b9      	ldr	r1, [r7, #8]
  401fa2:	68f8      	ldr	r0, [r7, #12]
  401fa4:	4b19      	ldr	r3, [pc, #100]	; (40200c <pio_configure_pin_group+0x120>)
  401fa6:	4798      	blx	r3
		break;
  401fa8:	e029      	b.n	401ffe <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401faa:	687a      	ldr	r2, [r7, #4]
  401fac:	68b9      	ldr	r1, [r7, #8]
  401fae:	68f8      	ldr	r0, [r7, #12]
  401fb0:	4b17      	ldr	r3, [pc, #92]	; (402010 <pio_configure_pin_group+0x124>)
  401fb2:	4798      	blx	r3
		break;
  401fb4:	e023      	b.n	401ffe <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401fb6:	687b      	ldr	r3, [r7, #4]
  401fb8:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  401fbc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401fc0:	bf0c      	ite	eq
  401fc2:	2301      	moveq	r3, #1
  401fc4:	2300      	movne	r3, #0
  401fc6:	b2db      	uxtb	r3, r3
  401fc8:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401fca:	687b      	ldr	r3, [r7, #4]
  401fcc:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask,
  401fd0:	2b00      	cmp	r3, #0
  401fd2:	bf14      	ite	ne
  401fd4:	2301      	movne	r3, #1
  401fd6:	2300      	moveq	r3, #0
  401fd8:	b2db      	uxtb	r3, r3
  401fda:	4619      	mov	r1, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401fdc:	687b      	ldr	r3, [r7, #4]
  401fde:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask,
  401fe2:	2b00      	cmp	r3, #0
  401fe4:	bf14      	ite	ne
  401fe6:	2301      	movne	r3, #1
  401fe8:	2300      	moveq	r3, #0
  401fea:	b2db      	uxtb	r3, r3
  401fec:	9300      	str	r3, [sp, #0]
  401fee:	460b      	mov	r3, r1
  401ff0:	68b9      	ldr	r1, [r7, #8]
  401ff2:	68f8      	ldr	r0, [r7, #12]
  401ff4:	4c07      	ldr	r4, [pc, #28]	; (402014 <pio_configure_pin_group+0x128>)
  401ff6:	47a0      	blx	r4
		break;
  401ff8:	e001      	b.n	401ffe <pio_configure_pin_group+0x112>

	default:
		return 0;
  401ffa:	2300      	movs	r3, #0
  401ffc:	e000      	b.n	402000 <pio_configure_pin_group+0x114>
	}

	return 1;
  401ffe:	2301      	movs	r3, #1
}
  402000:	4618      	mov	r0, r3
  402002:	3714      	adds	r7, #20
  402004:	46bd      	mov	sp, r7
  402006:	bd90      	pop	{r4, r7, pc}
  402008:	00401b03 	.word	0x00401b03
  40200c:	00401ad9 	.word	0x00401ad9
  402010:	00401c11 	.word	0x00401c11
  402014:	00401c91 	.word	0x00401c91

00402018 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  402018:	b480      	push	{r7}
  40201a:	b085      	sub	sp, #20
  40201c:	af00      	add	r7, sp, #0
  40201e:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  402020:	687b      	ldr	r3, [r7, #4]
  402022:	095b      	lsrs	r3, r3, #5
  402024:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402028:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40202c:	025b      	lsls	r3, r3, #9
  40202e:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  402030:	68fb      	ldr	r3, [r7, #12]
}
  402032:	4618      	mov	r0, r3
  402034:	3714      	adds	r7, #20
  402036:	46bd      	mov	sp, r7
  402038:	bc80      	pop	{r7}
  40203a:	4770      	bx	lr

0040203c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40203c:	b580      	push	{r7, lr}
  40203e:	b084      	sub	sp, #16
  402040:	af00      	add	r7, sp, #0
  402042:	6078      	str	r0, [r7, #4]
  402044:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  402046:	6878      	ldr	r0, [r7, #4]
  402048:	4b2c      	ldr	r3, [pc, #176]	; (4020fc <pio_handler_process+0xc0>)
  40204a:	4798      	blx	r3
  40204c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40204e:	6878      	ldr	r0, [r7, #4]
  402050:	4b2b      	ldr	r3, [pc, #172]	; (402100 <pio_handler_process+0xc4>)
  402052:	4798      	blx	r3
  402054:	4602      	mov	r2, r0
  402056:	68fb      	ldr	r3, [r7, #12]
  402058:	4013      	ands	r3, r2
  40205a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40205c:	68fb      	ldr	r3, [r7, #12]
  40205e:	2b00      	cmp	r3, #0
  402060:	d03c      	beq.n	4020dc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  402062:	2300      	movs	r3, #0
  402064:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  402066:	e034      	b.n	4020d2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402068:	4a26      	ldr	r2, [pc, #152]	; (402104 <pio_handler_process+0xc8>)
  40206a:	68bb      	ldr	r3, [r7, #8]
  40206c:	011b      	lsls	r3, r3, #4
  40206e:	4413      	add	r3, r2
  402070:	681a      	ldr	r2, [r3, #0]
  402072:	683b      	ldr	r3, [r7, #0]
  402074:	429a      	cmp	r2, r3
  402076:	d126      	bne.n	4020c6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402078:	4a22      	ldr	r2, [pc, #136]	; (402104 <pio_handler_process+0xc8>)
  40207a:	68bb      	ldr	r3, [r7, #8]
  40207c:	011b      	lsls	r3, r3, #4
  40207e:	4413      	add	r3, r2
  402080:	3304      	adds	r3, #4
  402082:	681a      	ldr	r2, [r3, #0]
  402084:	68fb      	ldr	r3, [r7, #12]
  402086:	4013      	ands	r3, r2
  402088:	2b00      	cmp	r3, #0
  40208a:	d01c      	beq.n	4020c6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40208c:	4a1d      	ldr	r2, [pc, #116]	; (402104 <pio_handler_process+0xc8>)
  40208e:	68bb      	ldr	r3, [r7, #8]
  402090:	011b      	lsls	r3, r3, #4
  402092:	4413      	add	r3, r2
  402094:	330c      	adds	r3, #12
  402096:	681b      	ldr	r3, [r3, #0]
  402098:	491a      	ldr	r1, [pc, #104]	; (402104 <pio_handler_process+0xc8>)
  40209a:	68ba      	ldr	r2, [r7, #8]
  40209c:	0112      	lsls	r2, r2, #4
  40209e:	440a      	add	r2, r1
  4020a0:	6810      	ldr	r0, [r2, #0]
  4020a2:	4918      	ldr	r1, [pc, #96]	; (402104 <pio_handler_process+0xc8>)
  4020a4:	68ba      	ldr	r2, [r7, #8]
  4020a6:	0112      	lsls	r2, r2, #4
  4020a8:	440a      	add	r2, r1
  4020aa:	3204      	adds	r2, #4
  4020ac:	6812      	ldr	r2, [r2, #0]
  4020ae:	4611      	mov	r1, r2
  4020b0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4020b2:	4a14      	ldr	r2, [pc, #80]	; (402104 <pio_handler_process+0xc8>)
  4020b4:	68bb      	ldr	r3, [r7, #8]
  4020b6:	011b      	lsls	r3, r3, #4
  4020b8:	4413      	add	r3, r2
  4020ba:	3304      	adds	r3, #4
  4020bc:	681b      	ldr	r3, [r3, #0]
  4020be:	43db      	mvns	r3, r3
  4020c0:	68fa      	ldr	r2, [r7, #12]
  4020c2:	4013      	ands	r3, r2
  4020c4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4020c6:	68bb      	ldr	r3, [r7, #8]
  4020c8:	3301      	adds	r3, #1
  4020ca:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4020cc:	68bb      	ldr	r3, [r7, #8]
  4020ce:	2b06      	cmp	r3, #6
  4020d0:	d803      	bhi.n	4020da <pio_handler_process+0x9e>
		while (status != 0) {
  4020d2:	68fb      	ldr	r3, [r7, #12]
  4020d4:	2b00      	cmp	r3, #0
  4020d6:	d1c7      	bne.n	402068 <pio_handler_process+0x2c>
  4020d8:	e000      	b.n	4020dc <pio_handler_process+0xa0>
				break;
  4020da:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4020dc:	4b0a      	ldr	r3, [pc, #40]	; (402108 <pio_handler_process+0xcc>)
  4020de:	681b      	ldr	r3, [r3, #0]
  4020e0:	2b00      	cmp	r3, #0
  4020e2:	d007      	beq.n	4020f4 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  4020e4:	4b09      	ldr	r3, [pc, #36]	; (40210c <pio_handler_process+0xd0>)
  4020e6:	681b      	ldr	r3, [r3, #0]
  4020e8:	2b00      	cmp	r3, #0
  4020ea:	d003      	beq.n	4020f4 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  4020ec:	4b07      	ldr	r3, [pc, #28]	; (40210c <pio_handler_process+0xd0>)
  4020ee:	681b      	ldr	r3, [r3, #0]
  4020f0:	6878      	ldr	r0, [r7, #4]
  4020f2:	4798      	blx	r3
		}
	}
#endif
}
  4020f4:	bf00      	nop
  4020f6:	3710      	adds	r7, #16
  4020f8:	46bd      	mov	sp, r7
  4020fa:	bd80      	pop	{r7, pc}
  4020fc:	00401d0f 	.word	0x00401d0f
  402100:	00401d25 	.word	0x00401d25
  402104:	20000b78 	.word	0x20000b78
  402108:	20003040 	.word	0x20003040
  40210c:	20000be8 	.word	0x20000be8

00402110 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402110:	b580      	push	{r7, lr}
  402112:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402114:	210b      	movs	r1, #11
  402116:	4802      	ldr	r0, [pc, #8]	; (402120 <PIOA_Handler+0x10>)
  402118:	4b02      	ldr	r3, [pc, #8]	; (402124 <PIOA_Handler+0x14>)
  40211a:	4798      	blx	r3
}
  40211c:	bf00      	nop
  40211e:	bd80      	pop	{r7, pc}
  402120:	400e0e00 	.word	0x400e0e00
  402124:	0040203d 	.word	0x0040203d

00402128 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402128:	b580      	push	{r7, lr}
  40212a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40212c:	210c      	movs	r1, #12
  40212e:	4802      	ldr	r0, [pc, #8]	; (402138 <PIOB_Handler+0x10>)
  402130:	4b02      	ldr	r3, [pc, #8]	; (40213c <PIOB_Handler+0x14>)
  402132:	4798      	blx	r3
}
  402134:	bf00      	nop
  402136:	bd80      	pop	{r7, pc}
  402138:	400e1000 	.word	0x400e1000
  40213c:	0040203d 	.word	0x0040203d

00402140 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  402140:	b580      	push	{r7, lr}
  402142:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  402144:	210d      	movs	r1, #13
  402146:	4802      	ldr	r0, [pc, #8]	; (402150 <PIOC_Handler+0x10>)
  402148:	4b02      	ldr	r3, [pc, #8]	; (402154 <PIOC_Handler+0x14>)
  40214a:	4798      	blx	r3
}
  40214c:	bf00      	nop
  40214e:	bd80      	pop	{r7, pc}
  402150:	400e1200 	.word	0x400e1200
  402154:	0040203d 	.word	0x0040203d

00402158 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402158:	b480      	push	{r7}
  40215a:	b085      	sub	sp, #20
  40215c:	af00      	add	r7, sp, #0
  40215e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402160:	491c      	ldr	r1, [pc, #112]	; (4021d4 <pmc_switch_mck_to_pllack+0x7c>)
  402162:	4b1c      	ldr	r3, [pc, #112]	; (4021d4 <pmc_switch_mck_to_pllack+0x7c>)
  402164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402166:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40216a:	687b      	ldr	r3, [r7, #4]
  40216c:	4313      	orrs	r3, r2
  40216e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402170:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402174:	60fb      	str	r3, [r7, #12]
  402176:	e007      	b.n	402188 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402178:	68fb      	ldr	r3, [r7, #12]
  40217a:	2b00      	cmp	r3, #0
  40217c:	d101      	bne.n	402182 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40217e:	2301      	movs	r3, #1
  402180:	e023      	b.n	4021ca <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402182:	68fb      	ldr	r3, [r7, #12]
  402184:	3b01      	subs	r3, #1
  402186:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402188:	4b12      	ldr	r3, [pc, #72]	; (4021d4 <pmc_switch_mck_to_pllack+0x7c>)
  40218a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40218c:	f003 0308 	and.w	r3, r3, #8
  402190:	2b00      	cmp	r3, #0
  402192:	d0f1      	beq.n	402178 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402194:	4a0f      	ldr	r2, [pc, #60]	; (4021d4 <pmc_switch_mck_to_pllack+0x7c>)
  402196:	4b0f      	ldr	r3, [pc, #60]	; (4021d4 <pmc_switch_mck_to_pllack+0x7c>)
  402198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40219a:	f023 0303 	bic.w	r3, r3, #3
  40219e:	f043 0302 	orr.w	r3, r3, #2
  4021a2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4021a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4021a8:	60fb      	str	r3, [r7, #12]
  4021aa:	e007      	b.n	4021bc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4021ac:	68fb      	ldr	r3, [r7, #12]
  4021ae:	2b00      	cmp	r3, #0
  4021b0:	d101      	bne.n	4021b6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4021b2:	2301      	movs	r3, #1
  4021b4:	e009      	b.n	4021ca <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4021b6:	68fb      	ldr	r3, [r7, #12]
  4021b8:	3b01      	subs	r3, #1
  4021ba:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4021bc:	4b05      	ldr	r3, [pc, #20]	; (4021d4 <pmc_switch_mck_to_pllack+0x7c>)
  4021be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021c0:	f003 0308 	and.w	r3, r3, #8
  4021c4:	2b00      	cmp	r3, #0
  4021c6:	d0f1      	beq.n	4021ac <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4021c8:	2300      	movs	r3, #0
}
  4021ca:	4618      	mov	r0, r3
  4021cc:	3714      	adds	r7, #20
  4021ce:	46bd      	mov	sp, r7
  4021d0:	bc80      	pop	{r7}
  4021d2:	4770      	bx	lr
  4021d4:	400e0400 	.word	0x400e0400

004021d8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4021d8:	b480      	push	{r7}
  4021da:	b083      	sub	sp, #12
  4021dc:	af00      	add	r7, sp, #0
  4021de:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4021e0:	687b      	ldr	r3, [r7, #4]
  4021e2:	2b01      	cmp	r3, #1
  4021e4:	d107      	bne.n	4021f6 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4021e6:	4a08      	ldr	r2, [pc, #32]	; (402208 <pmc_switch_sclk_to_32kxtal+0x30>)
  4021e8:	4b07      	ldr	r3, [pc, #28]	; (402208 <pmc_switch_sclk_to_32kxtal+0x30>)
  4021ea:	689b      	ldr	r3, [r3, #8]
  4021ec:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4021f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4021f4:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4021f6:	4b04      	ldr	r3, [pc, #16]	; (402208 <pmc_switch_sclk_to_32kxtal+0x30>)
  4021f8:	4a04      	ldr	r2, [pc, #16]	; (40220c <pmc_switch_sclk_to_32kxtal+0x34>)
  4021fa:	601a      	str	r2, [r3, #0]
}
  4021fc:	bf00      	nop
  4021fe:	370c      	adds	r7, #12
  402200:	46bd      	mov	sp, r7
  402202:	bc80      	pop	{r7}
  402204:	4770      	bx	lr
  402206:	bf00      	nop
  402208:	400e1410 	.word	0x400e1410
  40220c:	a5000008 	.word	0xa5000008

00402210 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402210:	b480      	push	{r7}
  402212:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402214:	4b09      	ldr	r3, [pc, #36]	; (40223c <pmc_osc_is_ready_32kxtal+0x2c>)
  402216:	695b      	ldr	r3, [r3, #20]
  402218:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40221c:	2b00      	cmp	r3, #0
  40221e:	d007      	beq.n	402230 <pmc_osc_is_ready_32kxtal+0x20>
  402220:	4b07      	ldr	r3, [pc, #28]	; (402240 <pmc_osc_is_ready_32kxtal+0x30>)
  402222:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402224:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402228:	2b00      	cmp	r3, #0
  40222a:	d001      	beq.n	402230 <pmc_osc_is_ready_32kxtal+0x20>
  40222c:	2301      	movs	r3, #1
  40222e:	e000      	b.n	402232 <pmc_osc_is_ready_32kxtal+0x22>
  402230:	2300      	movs	r3, #0
}
  402232:	4618      	mov	r0, r3
  402234:	46bd      	mov	sp, r7
  402236:	bc80      	pop	{r7}
  402238:	4770      	bx	lr
  40223a:	bf00      	nop
  40223c:	400e1410 	.word	0x400e1410
  402240:	400e0400 	.word	0x400e0400

00402244 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402244:	b480      	push	{r7}
  402246:	b083      	sub	sp, #12
  402248:	af00      	add	r7, sp, #0
  40224a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40224c:	4a18      	ldr	r2, [pc, #96]	; (4022b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40224e:	4b18      	ldr	r3, [pc, #96]	; (4022b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  402250:	6a1b      	ldr	r3, [r3, #32]
  402252:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402256:	f043 0308 	orr.w	r3, r3, #8
  40225a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40225c:	bf00      	nop
  40225e:	4b14      	ldr	r3, [pc, #80]	; (4022b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  402260:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402266:	2b00      	cmp	r3, #0
  402268:	d0f9      	beq.n	40225e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40226a:	4911      	ldr	r1, [pc, #68]	; (4022b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40226c:	4b10      	ldr	r3, [pc, #64]	; (4022b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40226e:	6a1b      	ldr	r3, [r3, #32]
  402270:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402278:	687a      	ldr	r2, [r7, #4]
  40227a:	4313      	orrs	r3, r2
  40227c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402280:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402282:	bf00      	nop
  402284:	4b0a      	ldr	r3, [pc, #40]	; (4022b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  402286:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40228c:	2b00      	cmp	r3, #0
  40228e:	d0f9      	beq.n	402284 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402290:	4a07      	ldr	r2, [pc, #28]	; (4022b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  402292:	4b07      	ldr	r3, [pc, #28]	; (4022b0 <pmc_switch_mainck_to_fastrc+0x6c>)
  402294:	6a1b      	ldr	r3, [r3, #32]
  402296:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40229a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40229e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4022a2:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4022a4:	bf00      	nop
  4022a6:	370c      	adds	r7, #12
  4022a8:	46bd      	mov	sp, r7
  4022aa:	bc80      	pop	{r7}
  4022ac:	4770      	bx	lr
  4022ae:	bf00      	nop
  4022b0:	400e0400 	.word	0x400e0400

004022b4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4022b4:	b480      	push	{r7}
  4022b6:	b083      	sub	sp, #12
  4022b8:	af00      	add	r7, sp, #0
  4022ba:	6078      	str	r0, [r7, #4]
  4022bc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4022be:	687b      	ldr	r3, [r7, #4]
  4022c0:	2b00      	cmp	r3, #0
  4022c2:	d008      	beq.n	4022d6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4022c4:	4916      	ldr	r1, [pc, #88]	; (402320 <pmc_switch_mainck_to_xtal+0x6c>)
  4022c6:	4b16      	ldr	r3, [pc, #88]	; (402320 <pmc_switch_mainck_to_xtal+0x6c>)
  4022c8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4022ca:	4a16      	ldr	r2, [pc, #88]	; (402324 <pmc_switch_mainck_to_xtal+0x70>)
  4022cc:	401a      	ands	r2, r3
  4022ce:	4b16      	ldr	r3, [pc, #88]	; (402328 <pmc_switch_mainck_to_xtal+0x74>)
  4022d0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4022d2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4022d4:	e01e      	b.n	402314 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4022d6:	4912      	ldr	r1, [pc, #72]	; (402320 <pmc_switch_mainck_to_xtal+0x6c>)
  4022d8:	4b11      	ldr	r3, [pc, #68]	; (402320 <pmc_switch_mainck_to_xtal+0x6c>)
  4022da:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4022dc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4022e0:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4022e4:	683a      	ldr	r2, [r7, #0]
  4022e6:	0212      	lsls	r2, r2, #8
  4022e8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4022ea:	4313      	orrs	r3, r2
  4022ec:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4022f0:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4022f4:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4022f6:	bf00      	nop
  4022f8:	4b09      	ldr	r3, [pc, #36]	; (402320 <pmc_switch_mainck_to_xtal+0x6c>)
  4022fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022fc:	f003 0301 	and.w	r3, r3, #1
  402300:	2b00      	cmp	r3, #0
  402302:	d0f9      	beq.n	4022f8 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402304:	4a06      	ldr	r2, [pc, #24]	; (402320 <pmc_switch_mainck_to_xtal+0x6c>)
  402306:	4b06      	ldr	r3, [pc, #24]	; (402320 <pmc_switch_mainck_to_xtal+0x6c>)
  402308:	6a1b      	ldr	r3, [r3, #32]
  40230a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40230e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402312:	6213      	str	r3, [r2, #32]
}
  402314:	bf00      	nop
  402316:	370c      	adds	r7, #12
  402318:	46bd      	mov	sp, r7
  40231a:	bc80      	pop	{r7}
  40231c:	4770      	bx	lr
  40231e:	bf00      	nop
  402320:	400e0400 	.word	0x400e0400
  402324:	fec8fffc 	.word	0xfec8fffc
  402328:	01370002 	.word	0x01370002

0040232c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40232c:	b480      	push	{r7}
  40232e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402330:	4b03      	ldr	r3, [pc, #12]	; (402340 <pmc_osc_is_ready_mainck+0x14>)
  402332:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402334:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402338:	4618      	mov	r0, r3
  40233a:	46bd      	mov	sp, r7
  40233c:	bc80      	pop	{r7}
  40233e:	4770      	bx	lr
  402340:	400e0400 	.word	0x400e0400

00402344 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402344:	b480      	push	{r7}
  402346:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402348:	4b03      	ldr	r3, [pc, #12]	; (402358 <pmc_disable_pllack+0x14>)
  40234a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40234e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402350:	bf00      	nop
  402352:	46bd      	mov	sp, r7
  402354:	bc80      	pop	{r7}
  402356:	4770      	bx	lr
  402358:	400e0400 	.word	0x400e0400

0040235c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40235c:	b480      	push	{r7}
  40235e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402360:	4b03      	ldr	r3, [pc, #12]	; (402370 <pmc_is_locked_pllack+0x14>)
  402362:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402364:	f003 0302 	and.w	r3, r3, #2
}
  402368:	4618      	mov	r0, r3
  40236a:	46bd      	mov	sp, r7
  40236c:	bc80      	pop	{r7}
  40236e:	4770      	bx	lr
  402370:	400e0400 	.word	0x400e0400

00402374 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  402374:	b480      	push	{r7}
  402376:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  402378:	4b03      	ldr	r3, [pc, #12]	; (402388 <pmc_disable_pllbck+0x14>)
  40237a:	2200      	movs	r2, #0
  40237c:	62da      	str	r2, [r3, #44]	; 0x2c
}
  40237e:	bf00      	nop
  402380:	46bd      	mov	sp, r7
  402382:	bc80      	pop	{r7}
  402384:	4770      	bx	lr
  402386:	bf00      	nop
  402388:	400e0400 	.word	0x400e0400

0040238c <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  40238c:	b480      	push	{r7}
  40238e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  402390:	4b03      	ldr	r3, [pc, #12]	; (4023a0 <pmc_is_locked_pllbck+0x14>)
  402392:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402394:	f003 0304 	and.w	r3, r3, #4
}
  402398:	4618      	mov	r0, r3
  40239a:	46bd      	mov	sp, r7
  40239c:	bc80      	pop	{r7}
  40239e:	4770      	bx	lr
  4023a0:	400e0400 	.word	0x400e0400

004023a4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4023a4:	b480      	push	{r7}
  4023a6:	b083      	sub	sp, #12
  4023a8:	af00      	add	r7, sp, #0
  4023aa:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4023ac:	687b      	ldr	r3, [r7, #4]
  4023ae:	2b22      	cmp	r3, #34	; 0x22
  4023b0:	d901      	bls.n	4023b6 <pmc_enable_periph_clk+0x12>
		return 1;
  4023b2:	2301      	movs	r3, #1
  4023b4:	e02f      	b.n	402416 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4023b6:	687b      	ldr	r3, [r7, #4]
  4023b8:	2b1f      	cmp	r3, #31
  4023ba:	d813      	bhi.n	4023e4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4023bc:	4b18      	ldr	r3, [pc, #96]	; (402420 <pmc_enable_periph_clk+0x7c>)
  4023be:	699a      	ldr	r2, [r3, #24]
  4023c0:	2101      	movs	r1, #1
  4023c2:	687b      	ldr	r3, [r7, #4]
  4023c4:	fa01 f303 	lsl.w	r3, r1, r3
  4023c8:	401a      	ands	r2, r3
  4023ca:	2101      	movs	r1, #1
  4023cc:	687b      	ldr	r3, [r7, #4]
  4023ce:	fa01 f303 	lsl.w	r3, r1, r3
  4023d2:	429a      	cmp	r2, r3
  4023d4:	d01e      	beq.n	402414 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4023d6:	4a12      	ldr	r2, [pc, #72]	; (402420 <pmc_enable_periph_clk+0x7c>)
  4023d8:	2101      	movs	r1, #1
  4023da:	687b      	ldr	r3, [r7, #4]
  4023dc:	fa01 f303 	lsl.w	r3, r1, r3
  4023e0:	6113      	str	r3, [r2, #16]
  4023e2:	e017      	b.n	402414 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4023e4:	687b      	ldr	r3, [r7, #4]
  4023e6:	3b20      	subs	r3, #32
  4023e8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4023ea:	4b0d      	ldr	r3, [pc, #52]	; (402420 <pmc_enable_periph_clk+0x7c>)
  4023ec:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4023f0:	2101      	movs	r1, #1
  4023f2:	687b      	ldr	r3, [r7, #4]
  4023f4:	fa01 f303 	lsl.w	r3, r1, r3
  4023f8:	401a      	ands	r2, r3
  4023fa:	2101      	movs	r1, #1
  4023fc:	687b      	ldr	r3, [r7, #4]
  4023fe:	fa01 f303 	lsl.w	r3, r1, r3
  402402:	429a      	cmp	r2, r3
  402404:	d006      	beq.n	402414 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402406:	4a06      	ldr	r2, [pc, #24]	; (402420 <pmc_enable_periph_clk+0x7c>)
  402408:	2101      	movs	r1, #1
  40240a:	687b      	ldr	r3, [r7, #4]
  40240c:	fa01 f303 	lsl.w	r3, r1, r3
  402410:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402414:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  402416:	4618      	mov	r0, r3
  402418:	370c      	adds	r7, #12
  40241a:	46bd      	mov	sp, r7
  40241c:	bc80      	pop	{r7}
  40241e:	4770      	bx	lr
  402420:	400e0400 	.word	0x400e0400

00402424 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  402424:	b480      	push	{r7}
  402426:	b085      	sub	sp, #20
  402428:	af00      	add	r7, sp, #0
  40242a:	6078      	str	r0, [r7, #4]
  40242c:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40242e:	2300      	movs	r3, #0
  402430:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  402432:	687b      	ldr	r3, [r7, #4]
  402434:	22ac      	movs	r2, #172	; 0xac
  402436:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  402438:	683b      	ldr	r3, [r7, #0]
  40243a:	681a      	ldr	r2, [r3, #0]
  40243c:	683b      	ldr	r3, [r7, #0]
  40243e:	685b      	ldr	r3, [r3, #4]
  402440:	fbb2 f3f3 	udiv	r3, r2, r3
  402444:	091b      	lsrs	r3, r3, #4
  402446:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  402448:	68fb      	ldr	r3, [r7, #12]
  40244a:	2b00      	cmp	r3, #0
  40244c:	d003      	beq.n	402456 <uart_init+0x32>
  40244e:	68fb      	ldr	r3, [r7, #12]
  402450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  402454:	d301      	bcc.n	40245a <uart_init+0x36>
		return 1;
  402456:	2301      	movs	r3, #1
  402458:	e00f      	b.n	40247a <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  40245a:	687b      	ldr	r3, [r7, #4]
  40245c:	68fa      	ldr	r2, [r7, #12]
  40245e:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  402460:	683b      	ldr	r3, [r7, #0]
  402462:	689a      	ldr	r2, [r3, #8]
  402464:	687b      	ldr	r3, [r7, #4]
  402466:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  402468:	687b      	ldr	r3, [r7, #4]
  40246a:	f240 2202 	movw	r2, #514	; 0x202
  40246e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  402472:	687b      	ldr	r3, [r7, #4]
  402474:	2250      	movs	r2, #80	; 0x50
  402476:	601a      	str	r2, [r3, #0]

	return 0;
  402478:	2300      	movs	r3, #0
}
  40247a:	4618      	mov	r0, r3
  40247c:	3714      	adds	r7, #20
  40247e:	46bd      	mov	sp, r7
  402480:	bc80      	pop	{r7}
  402482:	4770      	bx	lr

00402484 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  402484:	b480      	push	{r7}
  402486:	b083      	sub	sp, #12
  402488:	af00      	add	r7, sp, #0
  40248a:	6078      	str	r0, [r7, #4]
  40248c:	460b      	mov	r3, r1
  40248e:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  402490:	687b      	ldr	r3, [r7, #4]
  402492:	695b      	ldr	r3, [r3, #20]
  402494:	f003 0302 	and.w	r3, r3, #2
  402498:	2b00      	cmp	r3, #0
  40249a:	d101      	bne.n	4024a0 <uart_write+0x1c>
		return 1;
  40249c:	2301      	movs	r3, #1
  40249e:	e003      	b.n	4024a8 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4024a0:	78fa      	ldrb	r2, [r7, #3]
  4024a2:	687b      	ldr	r3, [r7, #4]
  4024a4:	61da      	str	r2, [r3, #28]
	return 0;
  4024a6:	2300      	movs	r3, #0
}
  4024a8:	4618      	mov	r0, r3
  4024aa:	370c      	adds	r7, #12
  4024ac:	46bd      	mov	sp, r7
  4024ae:	bc80      	pop	{r7}
  4024b0:	4770      	bx	lr

004024b2 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4024b2:	b480      	push	{r7}
  4024b4:	b083      	sub	sp, #12
  4024b6:	af00      	add	r7, sp, #0
  4024b8:	6078      	str	r0, [r7, #4]
  4024ba:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4024bc:	687b      	ldr	r3, [r7, #4]
  4024be:	695b      	ldr	r3, [r3, #20]
  4024c0:	f003 0301 	and.w	r3, r3, #1
  4024c4:	2b00      	cmp	r3, #0
  4024c6:	d101      	bne.n	4024cc <uart_read+0x1a>
		return 1;
  4024c8:	2301      	movs	r3, #1
  4024ca:	e005      	b.n	4024d8 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4024cc:	687b      	ldr	r3, [r7, #4]
  4024ce:	699b      	ldr	r3, [r3, #24]
  4024d0:	b2da      	uxtb	r2, r3
  4024d2:	683b      	ldr	r3, [r7, #0]
  4024d4:	701a      	strb	r2, [r3, #0]
	return 0;
  4024d6:	2300      	movs	r3, #0
}
  4024d8:	4618      	mov	r0, r3
  4024da:	370c      	adds	r7, #12
  4024dc:	46bd      	mov	sp, r7
  4024de:	bc80      	pop	{r7}
  4024e0:	4770      	bx	lr

004024e2 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4024e2:	b480      	push	{r7}
  4024e4:	b089      	sub	sp, #36	; 0x24
  4024e6:	af00      	add	r7, sp, #0
  4024e8:	60f8      	str	r0, [r7, #12]
  4024ea:	60b9      	str	r1, [r7, #8]
  4024ec:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4024ee:	68bb      	ldr	r3, [r7, #8]
  4024f0:	011a      	lsls	r2, r3, #4
  4024f2:	687b      	ldr	r3, [r7, #4]
  4024f4:	429a      	cmp	r2, r3
  4024f6:	d802      	bhi.n	4024fe <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4024f8:	2310      	movs	r3, #16
  4024fa:	61fb      	str	r3, [r7, #28]
  4024fc:	e001      	b.n	402502 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4024fe:	2308      	movs	r3, #8
  402500:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402502:	687b      	ldr	r3, [r7, #4]
  402504:	00da      	lsls	r2, r3, #3
  402506:	69fb      	ldr	r3, [r7, #28]
  402508:	68b9      	ldr	r1, [r7, #8]
  40250a:	fb01 f303 	mul.w	r3, r1, r3
  40250e:	085b      	lsrs	r3, r3, #1
  402510:	441a      	add	r2, r3
  402512:	69fb      	ldr	r3, [r7, #28]
  402514:	68b9      	ldr	r1, [r7, #8]
  402516:	fb01 f303 	mul.w	r3, r1, r3
  40251a:	fbb2 f3f3 	udiv	r3, r2, r3
  40251e:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  402520:	69bb      	ldr	r3, [r7, #24]
  402522:	08db      	lsrs	r3, r3, #3
  402524:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  402526:	69bb      	ldr	r3, [r7, #24]
  402528:	f003 0307 	and.w	r3, r3, #7
  40252c:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40252e:	697b      	ldr	r3, [r7, #20]
  402530:	2b00      	cmp	r3, #0
  402532:	d003      	beq.n	40253c <usart_set_async_baudrate+0x5a>
  402534:	697b      	ldr	r3, [r7, #20]
  402536:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40253a:	d301      	bcc.n	402540 <usart_set_async_baudrate+0x5e>
		return 1;
  40253c:	2301      	movs	r3, #1
  40253e:	e00f      	b.n	402560 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  402540:	69fb      	ldr	r3, [r7, #28]
  402542:	2b08      	cmp	r3, #8
  402544:	d105      	bne.n	402552 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  402546:	68fb      	ldr	r3, [r7, #12]
  402548:	685b      	ldr	r3, [r3, #4]
  40254a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40254e:	68fb      	ldr	r3, [r7, #12]
  402550:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  402552:	693b      	ldr	r3, [r7, #16]
  402554:	041a      	lsls	r2, r3, #16
  402556:	697b      	ldr	r3, [r7, #20]
  402558:	431a      	orrs	r2, r3
  40255a:	68fb      	ldr	r3, [r7, #12]
  40255c:	621a      	str	r2, [r3, #32]

	return 0;
  40255e:	2300      	movs	r3, #0
}
  402560:	4618      	mov	r0, r3
  402562:	3724      	adds	r7, #36	; 0x24
  402564:	46bd      	mov	sp, r7
  402566:	bc80      	pop	{r7}
  402568:	4770      	bx	lr
	...

0040256c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  40256c:	b580      	push	{r7, lr}
  40256e:	b082      	sub	sp, #8
  402570:	af00      	add	r7, sp, #0
  402572:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  402574:	6878      	ldr	r0, [r7, #4]
  402576:	4b0f      	ldr	r3, [pc, #60]	; (4025b4 <usart_reset+0x48>)
  402578:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40257a:	687b      	ldr	r3, [r7, #4]
  40257c:	2200      	movs	r2, #0
  40257e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  402580:	687b      	ldr	r3, [r7, #4]
  402582:	2200      	movs	r2, #0
  402584:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  402586:	687b      	ldr	r3, [r7, #4]
  402588:	2200      	movs	r2, #0
  40258a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  40258c:	6878      	ldr	r0, [r7, #4]
  40258e:	4b0a      	ldr	r3, [pc, #40]	; (4025b8 <usart_reset+0x4c>)
  402590:	4798      	blx	r3
	usart_reset_rx(p_usart);
  402592:	6878      	ldr	r0, [r7, #4]
  402594:	4b09      	ldr	r3, [pc, #36]	; (4025bc <usart_reset+0x50>)
  402596:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  402598:	6878      	ldr	r0, [r7, #4]
  40259a:	4b09      	ldr	r3, [pc, #36]	; (4025c0 <usart_reset+0x54>)
  40259c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40259e:	6878      	ldr	r0, [r7, #4]
  4025a0:	4b08      	ldr	r3, [pc, #32]	; (4025c4 <usart_reset+0x58>)
  4025a2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  4025a4:	6878      	ldr	r0, [r7, #4]
  4025a6:	4b08      	ldr	r3, [pc, #32]	; (4025c8 <usart_reset+0x5c>)
  4025a8:	4798      	blx	r3
#endif
}
  4025aa:	bf00      	nop
  4025ac:	3708      	adds	r7, #8
  4025ae:	46bd      	mov	sp, r7
  4025b0:	bd80      	pop	{r7, pc}
  4025b2:	bf00      	nop
  4025b4:	004027c1 	.word	0x004027c1
  4025b8:	00402669 	.word	0x00402669
  4025bc:	00402699 	.word	0x00402699
  4025c0:	004026e1 	.word	0x004026e1
  4025c4:	00402715 	.word	0x00402715
  4025c8:	004026fb 	.word	0x004026fb

004025cc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4025cc:	b580      	push	{r7, lr}
  4025ce:	b084      	sub	sp, #16
  4025d0:	af00      	add	r7, sp, #0
  4025d2:	60f8      	str	r0, [r7, #12]
  4025d4:	60b9      	str	r1, [r7, #8]
  4025d6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4025d8:	68f8      	ldr	r0, [r7, #12]
  4025da:	4b1a      	ldr	r3, [pc, #104]	; (402644 <usart_init_rs232+0x78>)
  4025dc:	4798      	blx	r3

	ul_reg_val = 0;
  4025de:	4b1a      	ldr	r3, [pc, #104]	; (402648 <usart_init_rs232+0x7c>)
  4025e0:	2200      	movs	r2, #0
  4025e2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4025e4:	68bb      	ldr	r3, [r7, #8]
  4025e6:	2b00      	cmp	r3, #0
  4025e8:	d009      	beq.n	4025fe <usart_init_rs232+0x32>
  4025ea:	68bb      	ldr	r3, [r7, #8]
  4025ec:	681b      	ldr	r3, [r3, #0]
  4025ee:	687a      	ldr	r2, [r7, #4]
  4025f0:	4619      	mov	r1, r3
  4025f2:	68f8      	ldr	r0, [r7, #12]
  4025f4:	4b15      	ldr	r3, [pc, #84]	; (40264c <usart_init_rs232+0x80>)
  4025f6:	4798      	blx	r3
  4025f8:	4603      	mov	r3, r0
  4025fa:	2b00      	cmp	r3, #0
  4025fc:	d001      	beq.n	402602 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4025fe:	2301      	movs	r3, #1
  402600:	e01b      	b.n	40263a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402602:	68bb      	ldr	r3, [r7, #8]
  402604:	685a      	ldr	r2, [r3, #4]
  402606:	68bb      	ldr	r3, [r7, #8]
  402608:	689b      	ldr	r3, [r3, #8]
  40260a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40260c:	68bb      	ldr	r3, [r7, #8]
  40260e:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402610:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402612:	68bb      	ldr	r3, [r7, #8]
  402614:	68db      	ldr	r3, [r3, #12]
  402616:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402618:	4b0b      	ldr	r3, [pc, #44]	; (402648 <usart_init_rs232+0x7c>)
  40261a:	681b      	ldr	r3, [r3, #0]
  40261c:	4313      	orrs	r3, r2
  40261e:	4a0a      	ldr	r2, [pc, #40]	; (402648 <usart_init_rs232+0x7c>)
  402620:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  402622:	4b09      	ldr	r3, [pc, #36]	; (402648 <usart_init_rs232+0x7c>)
  402624:	681b      	ldr	r3, [r3, #0]
  402626:	4a08      	ldr	r2, [pc, #32]	; (402648 <usart_init_rs232+0x7c>)
  402628:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40262a:	68fb      	ldr	r3, [r7, #12]
  40262c:	685a      	ldr	r2, [r3, #4]
  40262e:	4b06      	ldr	r3, [pc, #24]	; (402648 <usart_init_rs232+0x7c>)
  402630:	681b      	ldr	r3, [r3, #0]
  402632:	431a      	orrs	r2, r3
  402634:	68fb      	ldr	r3, [r7, #12]
  402636:	605a      	str	r2, [r3, #4]

	return 0;
  402638:	2300      	movs	r3, #0
}
  40263a:	4618      	mov	r0, r3
  40263c:	3710      	adds	r7, #16
  40263e:	46bd      	mov	sp, r7
  402640:	bd80      	pop	{r7, pc}
  402642:	bf00      	nop
  402644:	0040256d 	.word	0x0040256d
  402648:	20000bec 	.word	0x20000bec
  40264c:	004024e3 	.word	0x004024e3

00402650 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  402650:	b480      	push	{r7}
  402652:	b083      	sub	sp, #12
  402654:	af00      	add	r7, sp, #0
  402656:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  402658:	687b      	ldr	r3, [r7, #4]
  40265a:	2240      	movs	r2, #64	; 0x40
  40265c:	601a      	str	r2, [r3, #0]
}
  40265e:	bf00      	nop
  402660:	370c      	adds	r7, #12
  402662:	46bd      	mov	sp, r7
  402664:	bc80      	pop	{r7}
  402666:	4770      	bx	lr

00402668 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  402668:	b480      	push	{r7}
  40266a:	b083      	sub	sp, #12
  40266c:	af00      	add	r7, sp, #0
  40266e:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  402670:	687b      	ldr	r3, [r7, #4]
  402672:	2288      	movs	r2, #136	; 0x88
  402674:	601a      	str	r2, [r3, #0]
}
  402676:	bf00      	nop
  402678:	370c      	adds	r7, #12
  40267a:	46bd      	mov	sp, r7
  40267c:	bc80      	pop	{r7}
  40267e:	4770      	bx	lr

00402680 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  402680:	b480      	push	{r7}
  402682:	b083      	sub	sp, #12
  402684:	af00      	add	r7, sp, #0
  402686:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  402688:	687b      	ldr	r3, [r7, #4]
  40268a:	2210      	movs	r2, #16
  40268c:	601a      	str	r2, [r3, #0]
}
  40268e:	bf00      	nop
  402690:	370c      	adds	r7, #12
  402692:	46bd      	mov	sp, r7
  402694:	bc80      	pop	{r7}
  402696:	4770      	bx	lr

00402698 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  402698:	b480      	push	{r7}
  40269a:	b083      	sub	sp, #12
  40269c:	af00      	add	r7, sp, #0
  40269e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4026a0:	687b      	ldr	r3, [r7, #4]
  4026a2:	2224      	movs	r2, #36	; 0x24
  4026a4:	601a      	str	r2, [r3, #0]
}
  4026a6:	bf00      	nop
  4026a8:	370c      	adds	r7, #12
  4026aa:	46bd      	mov	sp, r7
  4026ac:	bc80      	pop	{r7}
  4026ae:	4770      	bx	lr

004026b0 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  4026b0:	b480      	push	{r7}
  4026b2:	b083      	sub	sp, #12
  4026b4:	af00      	add	r7, sp, #0
  4026b6:	6078      	str	r0, [r7, #4]
  4026b8:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  4026ba:	687b      	ldr	r3, [r7, #4]
  4026bc:	683a      	ldr	r2, [r7, #0]
  4026be:	609a      	str	r2, [r3, #8]
}
  4026c0:	bf00      	nop
  4026c2:	370c      	adds	r7, #12
  4026c4:	46bd      	mov	sp, r7
  4026c6:	bc80      	pop	{r7}
  4026c8:	4770      	bx	lr

004026ca <usart_get_interrupt_mask>:
 * \param p_usart Pointer to a USART peripheral.
 *
 * \return The interrupt mask value.
 */
uint32_t usart_get_interrupt_mask(Usart *p_usart)
{
  4026ca:	b480      	push	{r7}
  4026cc:	b083      	sub	sp, #12
  4026ce:	af00      	add	r7, sp, #0
  4026d0:	6078      	str	r0, [r7, #4]
	return p_usart->US_IMR;
  4026d2:	687b      	ldr	r3, [r7, #4]
  4026d4:	691b      	ldr	r3, [r3, #16]
}
  4026d6:	4618      	mov	r0, r3
  4026d8:	370c      	adds	r7, #12
  4026da:	46bd      	mov	sp, r7
  4026dc:	bc80      	pop	{r7}
  4026de:	4770      	bx	lr

004026e0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4026e0:	b480      	push	{r7}
  4026e2:	b083      	sub	sp, #12
  4026e4:	af00      	add	r7, sp, #0
  4026e6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4026e8:	687b      	ldr	r3, [r7, #4]
  4026ea:	f44f 7280 	mov.w	r2, #256	; 0x100
  4026ee:	601a      	str	r2, [r3, #0]
}
  4026f0:	bf00      	nop
  4026f2:	370c      	adds	r7, #12
  4026f4:	46bd      	mov	sp, r7
  4026f6:	bc80      	pop	{r7}
  4026f8:	4770      	bx	lr

004026fa <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  4026fa:	b480      	push	{r7}
  4026fc:	b083      	sub	sp, #12
  4026fe:	af00      	add	r7, sp, #0
  402700:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  402702:	687b      	ldr	r3, [r7, #4]
  402704:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  402708:	601a      	str	r2, [r3, #0]
}
  40270a:	bf00      	nop
  40270c:	370c      	adds	r7, #12
  40270e:	46bd      	mov	sp, r7
  402710:	bc80      	pop	{r7}
  402712:	4770      	bx	lr

00402714 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  402714:	b480      	push	{r7}
  402716:	b083      	sub	sp, #12
  402718:	af00      	add	r7, sp, #0
  40271a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40271c:	687b      	ldr	r3, [r7, #4]
  40271e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402722:	601a      	str	r2, [r3, #0]
}
  402724:	bf00      	nop
  402726:	370c      	adds	r7, #12
  402728:	46bd      	mov	sp, r7
  40272a:	bc80      	pop	{r7}
  40272c:	4770      	bx	lr

0040272e <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  40272e:	b480      	push	{r7}
  402730:	b083      	sub	sp, #12
  402732:	af00      	add	r7, sp, #0
  402734:	6078      	str	r0, [r7, #4]
  402736:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402738:	687b      	ldr	r3, [r7, #4]
  40273a:	695b      	ldr	r3, [r3, #20]
  40273c:	f003 0302 	and.w	r3, r3, #2
  402740:	2b00      	cmp	r3, #0
  402742:	d101      	bne.n	402748 <usart_write+0x1a>
		return 1;
  402744:	2301      	movs	r3, #1
  402746:	e005      	b.n	402754 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  402748:	683b      	ldr	r3, [r7, #0]
  40274a:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40274e:	687b      	ldr	r3, [r7, #4]
  402750:	61da      	str	r2, [r3, #28]
	return 0;
  402752:	2300      	movs	r3, #0
}
  402754:	4618      	mov	r0, r3
  402756:	370c      	adds	r7, #12
  402758:	46bd      	mov	sp, r7
  40275a:	bc80      	pop	{r7}
  40275c:	4770      	bx	lr

0040275e <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40275e:	b480      	push	{r7}
  402760:	b083      	sub	sp, #12
  402762:	af00      	add	r7, sp, #0
  402764:	6078      	str	r0, [r7, #4]
  402766:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402768:	687b      	ldr	r3, [r7, #4]
  40276a:	695b      	ldr	r3, [r3, #20]
  40276c:	f003 0301 	and.w	r3, r3, #1
  402770:	2b00      	cmp	r3, #0
  402772:	d101      	bne.n	402778 <usart_read+0x1a>
		return 1;
  402774:	2301      	movs	r3, #1
  402776:	e006      	b.n	402786 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402778:	687b      	ldr	r3, [r7, #4]
  40277a:	699b      	ldr	r3, [r3, #24]
  40277c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402780:	683b      	ldr	r3, [r7, #0]
  402782:	601a      	str	r2, [r3, #0]

	return 0;
  402784:	2300      	movs	r3, #0
}
  402786:	4618      	mov	r0, r3
  402788:	370c      	adds	r7, #12
  40278a:	46bd      	mov	sp, r7
  40278c:	bc80      	pop	{r7}
  40278e:	4770      	bx	lr

00402790 <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
  402790:	b480      	push	{r7}
  402792:	b083      	sub	sp, #12
  402794:	af00      	add	r7, sp, #0
  402796:	6078      	str	r0, [r7, #4]
  402798:	6039      	str	r1, [r7, #0]
	/* Wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40279a:	bf00      	nop
  40279c:	687b      	ldr	r3, [r7, #4]
  40279e:	695b      	ldr	r3, [r3, #20]
  4027a0:	f003 0301 	and.w	r3, r3, #1
  4027a4:	2b00      	cmp	r3, #0
  4027a6:	d0f9      	beq.n	40279c <usart_getchar+0xc>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4027a8:	687b      	ldr	r3, [r7, #4]
  4027aa:	699b      	ldr	r3, [r3, #24]
  4027ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4027b0:	683b      	ldr	r3, [r7, #0]
  4027b2:	601a      	str	r2, [r3, #0]

	return 0;
  4027b4:	2300      	movs	r3, #0
}
  4027b6:	4618      	mov	r0, r3
  4027b8:	370c      	adds	r7, #12
  4027ba:	46bd      	mov	sp, r7
  4027bc:	bc80      	pop	{r7}
  4027be:	4770      	bx	lr

004027c0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4027c0:	b480      	push	{r7}
  4027c2:	b083      	sub	sp, #12
  4027c4:	af00      	add	r7, sp, #0
  4027c6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4027c8:	687b      	ldr	r3, [r7, #4]
  4027ca:	4a04      	ldr	r2, [pc, #16]	; (4027dc <usart_disable_writeprotect+0x1c>)
  4027cc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4027d0:	bf00      	nop
  4027d2:	370c      	adds	r7, #12
  4027d4:	46bd      	mov	sp, r7
  4027d6:	bc80      	pop	{r7}
  4027d8:	4770      	bx	lr
  4027da:	bf00      	nop
  4027dc:	55534100 	.word	0x55534100

004027e0 <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  4027e0:	b480      	push	{r7}
  4027e2:	b083      	sub	sp, #12
  4027e4:	af00      	add	r7, sp, #0
  4027e6:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  4027e8:	687b      	ldr	r3, [r7, #4]
  4027ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4027ee:	605a      	str	r2, [r3, #4]

}
  4027f0:	bf00      	nop
  4027f2:	370c      	adds	r7, #12
  4027f4:	46bd      	mov	sp, r7
  4027f6:	bc80      	pop	{r7}
  4027f8:	4770      	bx	lr
	...

004027fc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4027fc:	b580      	push	{r7, lr}
  4027fe:	b084      	sub	sp, #16
  402800:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402802:	4b27      	ldr	r3, [pc, #156]	; (4028a0 <Reset_Handler+0xa4>)
  402804:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  402806:	4b27      	ldr	r3, [pc, #156]	; (4028a4 <Reset_Handler+0xa8>)
  402808:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  40280a:	68fa      	ldr	r2, [r7, #12]
  40280c:	68bb      	ldr	r3, [r7, #8]
  40280e:	429a      	cmp	r2, r3
  402810:	d90d      	bls.n	40282e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402812:	e007      	b.n	402824 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402814:	68bb      	ldr	r3, [r7, #8]
  402816:	1d1a      	adds	r2, r3, #4
  402818:	60ba      	str	r2, [r7, #8]
  40281a:	68fa      	ldr	r2, [r7, #12]
  40281c:	1d11      	adds	r1, r2, #4
  40281e:	60f9      	str	r1, [r7, #12]
  402820:	6812      	ldr	r2, [r2, #0]
  402822:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  402824:	68bb      	ldr	r3, [r7, #8]
  402826:	4a20      	ldr	r2, [pc, #128]	; (4028a8 <Reset_Handler+0xac>)
  402828:	4293      	cmp	r3, r2
  40282a:	d3f3      	bcc.n	402814 <Reset_Handler+0x18>
  40282c:	e020      	b.n	402870 <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  40282e:	68fa      	ldr	r2, [r7, #12]
  402830:	68bb      	ldr	r3, [r7, #8]
  402832:	429a      	cmp	r2, r3
  402834:	d21c      	bcs.n	402870 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402836:	4a1c      	ldr	r2, [pc, #112]	; (4028a8 <Reset_Handler+0xac>)
  402838:	4b1a      	ldr	r3, [pc, #104]	; (4028a4 <Reset_Handler+0xa8>)
  40283a:	1ad3      	subs	r3, r2, r3
  40283c:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40283e:	68fa      	ldr	r2, [r7, #12]
  402840:	687b      	ldr	r3, [r7, #4]
  402842:	4413      	add	r3, r2
  402844:	3b04      	subs	r3, #4
  402846:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402848:	68ba      	ldr	r2, [r7, #8]
  40284a:	687b      	ldr	r3, [r7, #4]
  40284c:	4413      	add	r3, r2
  40284e:	3b04      	subs	r3, #4
  402850:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402852:	e00a      	b.n	40286a <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402854:	68bb      	ldr	r3, [r7, #8]
  402856:	1f1a      	subs	r2, r3, #4
  402858:	60ba      	str	r2, [r7, #8]
  40285a:	68fa      	ldr	r2, [r7, #12]
  40285c:	1f11      	subs	r1, r2, #4
  40285e:	60f9      	str	r1, [r7, #12]
  402860:	6812      	ldr	r2, [r2, #0]
  402862:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  402864:	687b      	ldr	r3, [r7, #4]
  402866:	3b04      	subs	r3, #4
  402868:	607b      	str	r3, [r7, #4]
  40286a:	687b      	ldr	r3, [r7, #4]
  40286c:	2b00      	cmp	r3, #0
  40286e:	d1f1      	bne.n	402854 <Reset_Handler+0x58>
		}
	}
	__NOP();
  402870:	bf00      	nop

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402872:	4b0e      	ldr	r3, [pc, #56]	; (4028ac <Reset_Handler+0xb0>)
  402874:	60bb      	str	r3, [r7, #8]
  402876:	e004      	b.n	402882 <Reset_Handler+0x86>
		*pDest++ = 0;
  402878:	68bb      	ldr	r3, [r7, #8]
  40287a:	1d1a      	adds	r2, r3, #4
  40287c:	60ba      	str	r2, [r7, #8]
  40287e:	2200      	movs	r2, #0
  402880:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  402882:	68bb      	ldr	r3, [r7, #8]
  402884:	4a0a      	ldr	r2, [pc, #40]	; (4028b0 <Reset_Handler+0xb4>)
  402886:	4293      	cmp	r3, r2
  402888:	d3f6      	bcc.n	402878 <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  40288a:	4b0a      	ldr	r3, [pc, #40]	; (4028b4 <Reset_Handler+0xb8>)
  40288c:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  40288e:	4a0a      	ldr	r2, [pc, #40]	; (4028b8 <Reset_Handler+0xbc>)
  402890:	68fb      	ldr	r3, [r7, #12]
  402892:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402894:	4b09      	ldr	r3, [pc, #36]	; (4028bc <Reset_Handler+0xc0>)
  402896:	4798      	blx	r3

	/* Branch to main function */
	main();
  402898:	4b09      	ldr	r3, [pc, #36]	; (4028c0 <Reset_Handler+0xc4>)
  40289a:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40289c:	e7fe      	b.n	40289c <Reset_Handler+0xa0>
  40289e:	bf00      	nop
  4028a0:	00404730 	.word	0x00404730
  4028a4:	20000000 	.word	0x20000000
  4028a8:	20000954 	.word	0x20000954
  4028ac:	20000954 	.word	0x20000954
  4028b0:	2000306c 	.word	0x2000306c
  4028b4:	00400000 	.word	0x00400000
  4028b8:	e000ed00 	.word	0xe000ed00
  4028bc:	004032ad 	.word	0x004032ad
  4028c0:	00402e19 	.word	0x00402e19

004028c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4028c4:	b480      	push	{r7}
  4028c6:	af00      	add	r7, sp, #0
	while (1) {
  4028c8:	e7fe      	b.n	4028c8 <Dummy_Handler+0x4>
	...

004028cc <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  4028cc:	b480      	push	{r7}
  4028ce:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4028d0:	4b5d      	ldr	r3, [pc, #372]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  4028d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4028d4:	f003 0303 	and.w	r3, r3, #3
  4028d8:	2b03      	cmp	r3, #3
  4028da:	f200 8096 	bhi.w	402a0a <SystemCoreClockUpdate+0x13e>
  4028de:	a201      	add	r2, pc, #4	; (adr r2, 4028e4 <SystemCoreClockUpdate+0x18>)
  4028e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4028e4:	004028f5 	.word	0x004028f5
  4028e8:	00402915 	.word	0x00402915
  4028ec:	0040295f 	.word	0x0040295f
  4028f0:	0040295f 	.word	0x0040295f
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4028f4:	4b55      	ldr	r3, [pc, #340]	; (402a4c <SystemCoreClockUpdate+0x180>)
  4028f6:	695b      	ldr	r3, [r3, #20]
  4028f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4028fc:	2b00      	cmp	r3, #0
  4028fe:	d004      	beq.n	40290a <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402900:	4b53      	ldr	r3, [pc, #332]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402902:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402906:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402908:	e080      	b.n	402a0c <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40290a:	4b51      	ldr	r3, [pc, #324]	; (402a50 <SystemCoreClockUpdate+0x184>)
  40290c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402910:	601a      	str	r2, [r3, #0]
		break;
  402912:	e07b      	b.n	402a0c <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402914:	4b4c      	ldr	r3, [pc, #304]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  402916:	6a1b      	ldr	r3, [r3, #32]
  402918:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40291c:	2b00      	cmp	r3, #0
  40291e:	d003      	beq.n	402928 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402920:	4b4b      	ldr	r3, [pc, #300]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402922:	4a4c      	ldr	r2, [pc, #304]	; (402a54 <SystemCoreClockUpdate+0x188>)
  402924:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  402926:	e071      	b.n	402a0c <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402928:	4b49      	ldr	r3, [pc, #292]	; (402a50 <SystemCoreClockUpdate+0x184>)
  40292a:	4a4b      	ldr	r2, [pc, #300]	; (402a58 <SystemCoreClockUpdate+0x18c>)
  40292c:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40292e:	4b46      	ldr	r3, [pc, #280]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  402930:	6a1b      	ldr	r3, [r3, #32]
  402932:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402936:	2b10      	cmp	r3, #16
  402938:	d008      	beq.n	40294c <SystemCoreClockUpdate+0x80>
  40293a:	2b20      	cmp	r3, #32
  40293c:	d00a      	beq.n	402954 <SystemCoreClockUpdate+0x88>
  40293e:	2b00      	cmp	r3, #0
  402940:	d000      	beq.n	402944 <SystemCoreClockUpdate+0x78>
			break;
  402942:	e00b      	b.n	40295c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402944:	4b42      	ldr	r3, [pc, #264]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402946:	4a44      	ldr	r2, [pc, #272]	; (402a58 <SystemCoreClockUpdate+0x18c>)
  402948:	601a      	str	r2, [r3, #0]
			break;
  40294a:	e007      	b.n	40295c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40294c:	4b40      	ldr	r3, [pc, #256]	; (402a50 <SystemCoreClockUpdate+0x184>)
  40294e:	4a43      	ldr	r2, [pc, #268]	; (402a5c <SystemCoreClockUpdate+0x190>)
  402950:	601a      	str	r2, [r3, #0]
			break;
  402952:	e003      	b.n	40295c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402954:	4b3e      	ldr	r3, [pc, #248]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402956:	4a3f      	ldr	r2, [pc, #252]	; (402a54 <SystemCoreClockUpdate+0x188>)
  402958:	601a      	str	r2, [r3, #0]
			break;
  40295a:	bf00      	nop
		break;
  40295c:	e056      	b.n	402a0c <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40295e:	4b3a      	ldr	r3, [pc, #232]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  402960:	6a1b      	ldr	r3, [r3, #32]
  402962:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402966:	2b00      	cmp	r3, #0
  402968:	d003      	beq.n	402972 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40296a:	4b39      	ldr	r3, [pc, #228]	; (402a50 <SystemCoreClockUpdate+0x184>)
  40296c:	4a39      	ldr	r2, [pc, #228]	; (402a54 <SystemCoreClockUpdate+0x188>)
  40296e:	601a      	str	r2, [r3, #0]
  402970:	e019      	b.n	4029a6 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402972:	4b37      	ldr	r3, [pc, #220]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402974:	4a38      	ldr	r2, [pc, #224]	; (402a58 <SystemCoreClockUpdate+0x18c>)
  402976:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402978:	4b33      	ldr	r3, [pc, #204]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  40297a:	6a1b      	ldr	r3, [r3, #32]
  40297c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402980:	2b10      	cmp	r3, #16
  402982:	d008      	beq.n	402996 <SystemCoreClockUpdate+0xca>
  402984:	2b20      	cmp	r3, #32
  402986:	d00a      	beq.n	40299e <SystemCoreClockUpdate+0xd2>
  402988:	2b00      	cmp	r3, #0
  40298a:	d000      	beq.n	40298e <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  40298c:	e00b      	b.n	4029a6 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40298e:	4b30      	ldr	r3, [pc, #192]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402990:	4a31      	ldr	r2, [pc, #196]	; (402a58 <SystemCoreClockUpdate+0x18c>)
  402992:	601a      	str	r2, [r3, #0]
					break;
  402994:	e007      	b.n	4029a6 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402996:	4b2e      	ldr	r3, [pc, #184]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402998:	4a30      	ldr	r2, [pc, #192]	; (402a5c <SystemCoreClockUpdate+0x190>)
  40299a:	601a      	str	r2, [r3, #0]
					break;
  40299c:	e003      	b.n	4029a6 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40299e:	4b2c      	ldr	r3, [pc, #176]	; (402a50 <SystemCoreClockUpdate+0x184>)
  4029a0:	4a2c      	ldr	r2, [pc, #176]	; (402a54 <SystemCoreClockUpdate+0x188>)
  4029a2:	601a      	str	r2, [r3, #0]
					break;
  4029a4:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4029a6:	4b28      	ldr	r3, [pc, #160]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  4029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029aa:	f003 0303 	and.w	r3, r3, #3
  4029ae:	2b02      	cmp	r3, #2
  4029b0:	d115      	bne.n	4029de <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4029b2:	4b25      	ldr	r3, [pc, #148]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  4029b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  4029b6:	0c1b      	lsrs	r3, r3, #16
  4029b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4029bc:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4029be:	4a24      	ldr	r2, [pc, #144]	; (402a50 <SystemCoreClockUpdate+0x184>)
  4029c0:	6812      	ldr	r2, [r2, #0]
  4029c2:	fb02 f303 	mul.w	r3, r2, r3
  4029c6:	4a22      	ldr	r2, [pc, #136]	; (402a50 <SystemCoreClockUpdate+0x184>)
  4029c8:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4029ca:	4b1f      	ldr	r3, [pc, #124]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  4029cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  4029ce:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4029d0:	4a1f      	ldr	r2, [pc, #124]	; (402a50 <SystemCoreClockUpdate+0x184>)
  4029d2:	6812      	ldr	r2, [r2, #0]
  4029d4:	fbb2 f3f3 	udiv	r3, r2, r3
  4029d8:	4a1d      	ldr	r2, [pc, #116]	; (402a50 <SystemCoreClockUpdate+0x184>)
  4029da:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4029dc:	e016      	b.n	402a0c <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4029de:	4b1a      	ldr	r3, [pc, #104]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  4029e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4029e2:	0c1b      	lsrs	r3, r3, #16
  4029e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4029e8:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4029ea:	4a19      	ldr	r2, [pc, #100]	; (402a50 <SystemCoreClockUpdate+0x184>)
  4029ec:	6812      	ldr	r2, [r2, #0]
  4029ee:	fb02 f303 	mul.w	r3, r2, r3
  4029f2:	4a17      	ldr	r2, [pc, #92]	; (402a50 <SystemCoreClockUpdate+0x184>)
  4029f4:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4029f6:	4b14      	ldr	r3, [pc, #80]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  4029f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  4029fa:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4029fc:	4a14      	ldr	r2, [pc, #80]	; (402a50 <SystemCoreClockUpdate+0x184>)
  4029fe:	6812      	ldr	r2, [r2, #0]
  402a00:	fbb2 f3f3 	udiv	r3, r2, r3
  402a04:	4a12      	ldr	r2, [pc, #72]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402a06:	6013      	str	r3, [r2, #0]
		break;
  402a08:	e000      	b.n	402a0c <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402a0a:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402a0c:	4b0e      	ldr	r3, [pc, #56]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  402a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a10:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a14:	2b70      	cmp	r3, #112	; 0x70
  402a16:	d108      	bne.n	402a2a <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402a18:	4b0d      	ldr	r3, [pc, #52]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402a1a:	681b      	ldr	r3, [r3, #0]
  402a1c:	4a10      	ldr	r2, [pc, #64]	; (402a60 <SystemCoreClockUpdate+0x194>)
  402a1e:	fba2 2303 	umull	r2, r3, r2, r3
  402a22:	085b      	lsrs	r3, r3, #1
  402a24:	4a0a      	ldr	r2, [pc, #40]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402a26:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402a28:	e00a      	b.n	402a40 <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402a2a:	4b07      	ldr	r3, [pc, #28]	; (402a48 <SystemCoreClockUpdate+0x17c>)
  402a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a2e:	091b      	lsrs	r3, r3, #4
  402a30:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  402a34:	4a06      	ldr	r2, [pc, #24]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402a36:	6812      	ldr	r2, [r2, #0]
  402a38:	fa22 f303 	lsr.w	r3, r2, r3
  402a3c:	4a04      	ldr	r2, [pc, #16]	; (402a50 <SystemCoreClockUpdate+0x184>)
  402a3e:	6013      	str	r3, [r2, #0]
}
  402a40:	bf00      	nop
  402a42:	46bd      	mov	sp, r7
  402a44:	bc80      	pop	{r7}
  402a46:	4770      	bx	lr
  402a48:	400e0400 	.word	0x400e0400
  402a4c:	400e1410 	.word	0x400e1410
  402a50:	2000010c 	.word	0x2000010c
  402a54:	00b71b00 	.word	0x00b71b00
  402a58:	003d0900 	.word	0x003d0900
  402a5c:	007a1200 	.word	0x007a1200
  402a60:	aaaaaaab 	.word	0xaaaaaaab

00402a64 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402a64:	b480      	push	{r7}
  402a66:	b083      	sub	sp, #12
  402a68:	af00      	add	r7, sp, #0
  402a6a:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402a6c:	687b      	ldr	r3, [r7, #4]
  402a6e:	4a22      	ldr	r2, [pc, #136]	; (402af8 <system_init_flash+0x94>)
  402a70:	4293      	cmp	r3, r2
  402a72:	d808      	bhi.n	402a86 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402a74:	4b21      	ldr	r3, [pc, #132]	; (402afc <system_init_flash+0x98>)
  402a76:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402a7a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402a7c:	4b20      	ldr	r3, [pc, #128]	; (402b00 <system_init_flash+0x9c>)
  402a7e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402a82:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402a84:	e033      	b.n	402aee <system_init_flash+0x8a>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402a86:	687b      	ldr	r3, [r7, #4]
  402a88:	4a1e      	ldr	r2, [pc, #120]	; (402b04 <system_init_flash+0xa0>)
  402a8a:	4293      	cmp	r3, r2
  402a8c:	d806      	bhi.n	402a9c <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402a8e:	4b1b      	ldr	r3, [pc, #108]	; (402afc <system_init_flash+0x98>)
  402a90:	4a1d      	ldr	r2, [pc, #116]	; (402b08 <system_init_flash+0xa4>)
  402a92:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402a94:	4b1a      	ldr	r3, [pc, #104]	; (402b00 <system_init_flash+0x9c>)
  402a96:	4a1c      	ldr	r2, [pc, #112]	; (402b08 <system_init_flash+0xa4>)
  402a98:	601a      	str	r2, [r3, #0]
}
  402a9a:	e028      	b.n	402aee <system_init_flash+0x8a>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402a9c:	687b      	ldr	r3, [r7, #4]
  402a9e:	4a1b      	ldr	r2, [pc, #108]	; (402b0c <system_init_flash+0xa8>)
  402aa0:	4293      	cmp	r3, r2
  402aa2:	d806      	bhi.n	402ab2 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402aa4:	4b15      	ldr	r3, [pc, #84]	; (402afc <system_init_flash+0x98>)
  402aa6:	4a1a      	ldr	r2, [pc, #104]	; (402b10 <system_init_flash+0xac>)
  402aa8:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402aaa:	4b15      	ldr	r3, [pc, #84]	; (402b00 <system_init_flash+0x9c>)
  402aac:	4a18      	ldr	r2, [pc, #96]	; (402b10 <system_init_flash+0xac>)
  402aae:	601a      	str	r2, [r3, #0]
}
  402ab0:	e01d      	b.n	402aee <system_init_flash+0x8a>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402ab2:	687b      	ldr	r3, [r7, #4]
  402ab4:	4a17      	ldr	r2, [pc, #92]	; (402b14 <system_init_flash+0xb0>)
  402ab6:	4293      	cmp	r3, r2
  402ab8:	d806      	bhi.n	402ac8 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402aba:	4b10      	ldr	r3, [pc, #64]	; (402afc <system_init_flash+0x98>)
  402abc:	4a16      	ldr	r2, [pc, #88]	; (402b18 <system_init_flash+0xb4>)
  402abe:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402ac0:	4b0f      	ldr	r3, [pc, #60]	; (402b00 <system_init_flash+0x9c>)
  402ac2:	4a15      	ldr	r2, [pc, #84]	; (402b18 <system_init_flash+0xb4>)
  402ac4:	601a      	str	r2, [r3, #0]
}
  402ac6:	e012      	b.n	402aee <system_init_flash+0x8a>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402ac8:	687b      	ldr	r3, [r7, #4]
  402aca:	4a14      	ldr	r2, [pc, #80]	; (402b1c <system_init_flash+0xb8>)
  402acc:	4293      	cmp	r3, r2
  402ace:	d808      	bhi.n	402ae2 <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402ad0:	4b0a      	ldr	r3, [pc, #40]	; (402afc <system_init_flash+0x98>)
  402ad2:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402ad6:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402ad8:	4b09      	ldr	r3, [pc, #36]	; (402b00 <system_init_flash+0x9c>)
  402ada:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402ade:	601a      	str	r2, [r3, #0]
}
  402ae0:	e005      	b.n	402aee <system_init_flash+0x8a>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402ae2:	4b06      	ldr	r3, [pc, #24]	; (402afc <system_init_flash+0x98>)
  402ae4:	4a0e      	ldr	r2, [pc, #56]	; (402b20 <system_init_flash+0xbc>)
  402ae6:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402ae8:	4b05      	ldr	r3, [pc, #20]	; (402b00 <system_init_flash+0x9c>)
  402aea:	4a0d      	ldr	r2, [pc, #52]	; (402b20 <system_init_flash+0xbc>)
  402aec:	601a      	str	r2, [r3, #0]
}
  402aee:	bf00      	nop
  402af0:	370c      	adds	r7, #12
  402af2:	46bd      	mov	sp, r7
  402af4:	bc80      	pop	{r7}
  402af6:	4770      	bx	lr
  402af8:	01312cff 	.word	0x01312cff
  402afc:	400e0a00 	.word	0x400e0a00
  402b00:	400e0c00 	.word	0x400e0c00
  402b04:	026259ff 	.word	0x026259ff
  402b08:	04000100 	.word	0x04000100
  402b0c:	039386ff 	.word	0x039386ff
  402b10:	04000200 	.word	0x04000200
  402b14:	04c4b3ff 	.word	0x04c4b3ff
  402b18:	04000300 	.word	0x04000300
  402b1c:	05f5e0ff 	.word	0x05f5e0ff
  402b20:	04000500 	.word	0x04000500

00402b24 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402b24:	b480      	push	{r7}
  402b26:	b085      	sub	sp, #20
  402b28:	af00      	add	r7, sp, #0
  402b2a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402b2c:	4b10      	ldr	r3, [pc, #64]	; (402b70 <_sbrk+0x4c>)
  402b2e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402b30:	4b10      	ldr	r3, [pc, #64]	; (402b74 <_sbrk+0x50>)
  402b32:	681b      	ldr	r3, [r3, #0]
  402b34:	2b00      	cmp	r3, #0
  402b36:	d102      	bne.n	402b3e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402b38:	4b0e      	ldr	r3, [pc, #56]	; (402b74 <_sbrk+0x50>)
  402b3a:	4a0f      	ldr	r2, [pc, #60]	; (402b78 <_sbrk+0x54>)
  402b3c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402b3e:	4b0d      	ldr	r3, [pc, #52]	; (402b74 <_sbrk+0x50>)
  402b40:	681b      	ldr	r3, [r3, #0]
  402b42:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402b44:	68ba      	ldr	r2, [r7, #8]
  402b46:	687b      	ldr	r3, [r7, #4]
  402b48:	441a      	add	r2, r3
  402b4a:	68fb      	ldr	r3, [r7, #12]
  402b4c:	429a      	cmp	r2, r3
  402b4e:	dd02      	ble.n	402b56 <_sbrk+0x32>
		return (caddr_t) -1;	
  402b50:	f04f 33ff 	mov.w	r3, #4294967295
  402b54:	e006      	b.n	402b64 <_sbrk+0x40>
	}

	heap += incr;
  402b56:	4b07      	ldr	r3, [pc, #28]	; (402b74 <_sbrk+0x50>)
  402b58:	681a      	ldr	r2, [r3, #0]
  402b5a:	687b      	ldr	r3, [r7, #4]
  402b5c:	4413      	add	r3, r2
  402b5e:	4a05      	ldr	r2, [pc, #20]	; (402b74 <_sbrk+0x50>)
  402b60:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402b62:	68bb      	ldr	r3, [r7, #8]
}
  402b64:	4618      	mov	r0, r3
  402b66:	3714      	adds	r7, #20
  402b68:	46bd      	mov	sp, r7
  402b6a:	bc80      	pop	{r7}
  402b6c:	4770      	bx	lr
  402b6e:	bf00      	nop
  402b70:	20027ffc 	.word	0x20027ffc
  402b74:	20000bf0 	.word	0x20000bf0
  402b78:	20006070 	.word	0x20006070

00402b7c <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402b7c:	b480      	push	{r7}
  402b7e:	b083      	sub	sp, #12
  402b80:	af00      	add	r7, sp, #0
  402b82:	6078      	str	r0, [r7, #4]
	return -1;
  402b84:	f04f 33ff 	mov.w	r3, #4294967295
}
  402b88:	4618      	mov	r0, r3
  402b8a:	370c      	adds	r7, #12
  402b8c:	46bd      	mov	sp, r7
  402b8e:	bc80      	pop	{r7}
  402b90:	4770      	bx	lr

00402b92 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402b92:	b480      	push	{r7}
  402b94:	b083      	sub	sp, #12
  402b96:	af00      	add	r7, sp, #0
  402b98:	6078      	str	r0, [r7, #4]
  402b9a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402b9c:	683b      	ldr	r3, [r7, #0]
  402b9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402ba2:	605a      	str	r2, [r3, #4]

	return 0;
  402ba4:	2300      	movs	r3, #0
}
  402ba6:	4618      	mov	r0, r3
  402ba8:	370c      	adds	r7, #12
  402baa:	46bd      	mov	sp, r7
  402bac:	bc80      	pop	{r7}
  402bae:	4770      	bx	lr

00402bb0 <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  402bb0:	b480      	push	{r7}
  402bb2:	b085      	sub	sp, #20
  402bb4:	af00      	add	r7, sp, #0
  402bb6:	60f8      	str	r0, [r7, #12]
  402bb8:	60b9      	str	r1, [r7, #8]
  402bba:	607a      	str	r2, [r7, #4]
	return 0;
  402bbc:	2300      	movs	r3, #0
}
  402bbe:	4618      	mov	r0, r3
  402bc0:	3714      	adds	r7, #20
  402bc2:	46bd      	mov	sp, r7
  402bc4:	bc80      	pop	{r7}
  402bc6:	4770      	bx	lr

00402bc8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  402bc8:	b480      	push	{r7}
  402bca:	b083      	sub	sp, #12
  402bcc:	af00      	add	r7, sp, #0
  402bce:	4603      	mov	r3, r0
  402bd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  402bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402bd6:	2b00      	cmp	r3, #0
  402bd8:	db10      	blt.n	402bfc <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402bda:	490b      	ldr	r1, [pc, #44]	; (402c08 <__NVIC_DisableIRQ+0x40>)
  402bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402be0:	095b      	lsrs	r3, r3, #5
  402be2:	79fa      	ldrb	r2, [r7, #7]
  402be4:	f002 021f 	and.w	r2, r2, #31
  402be8:	2001      	movs	r0, #1
  402bea:	fa00 f202 	lsl.w	r2, r0, r2
  402bee:	3320      	adds	r3, #32
  402bf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402bf4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402bf8:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
  402bfc:	bf00      	nop
  402bfe:	370c      	adds	r7, #12
  402c00:	46bd      	mov	sp, r7
  402c02:	bc80      	pop	{r7}
  402c04:	4770      	bx	lr
  402c06:	bf00      	nop
  402c08:	e000e100 	.word	0xe000e100

00402c0c <Flash_Init>:
#include "flash.h"  
#include "boot_uart.h"

Flash_Status_t Flash_Init(void)
{
  402c0c:	b580      	push	{r7, lr}
  402c0e:	b082      	sub	sp, #8
  402c10:	af00      	add	r7, sp, #0
    Flash_Status_t status = FLASH_OK;
  402c12:	2300      	movs	r3, #0
  402c14:	71fb      	strb	r3, [r7, #7]

    if(flash_init(FLASH_ACCESS_MODE_128, 6) != FLASH_RC_OK)
  402c16:	2106      	movs	r1, #6
  402c18:	2000      	movs	r0, #0
  402c1a:	4b06      	ldr	r3, [pc, #24]	; (402c34 <Flash_Init+0x28>)
  402c1c:	4798      	blx	r3
  402c1e:	4603      	mov	r3, r0
  402c20:	2b00      	cmp	r3, #0
  402c22:	d001      	beq.n	402c28 <Flash_Init+0x1c>
    {
        status = FLASH_ERROR;
  402c24:	23ff      	movs	r3, #255	; 0xff
  402c26:	71fb      	strb	r3, [r7, #7]
    }

    return status;
  402c28:	79fb      	ldrb	r3, [r7, #7]
}
  402c2a:	4618      	mov	r0, r3
  402c2c:	3708      	adds	r7, #8
  402c2e:	46bd      	mov	sp, r7
  402c30:	bd80      	pop	{r7, pc}
  402c32:	bf00      	nop
  402c34:	004003e5 	.word	0x004003e5

00402c38 <Flash_Erase>:
 * @brief   This function erases the memory.
 * @param   address: First address to be erased (the last is the end of the flash).
 * @return  status: Report about the success of the erasing.
 */
Flash_Status_t Flash_Erase(uint32_t address, uint32_t size)
{
  402c38:	b590      	push	{r4, r7, lr}
  402c3a:	b085      	sub	sp, #20
  402c3c:	af00      	add	r7, sp, #0
  402c3e:	6078      	str	r0, [r7, #4]
  402c40:	6039      	str	r1, [r7, #0]
    Flash_Status_t status = FLASH_OK;
  402c42:	2300      	movs	r3, #0
  402c44:	73fb      	strb	r3, [r7, #15]

    if(flash_unlock(address, address + (FLASH_PAGE_SIZE * size) - 1, 0, 0) != FLASH_RC_OK)
  402c46:	683b      	ldr	r3, [r7, #0]
  402c48:	025a      	lsls	r2, r3, #9
  402c4a:	687b      	ldr	r3, [r7, #4]
  402c4c:	4413      	add	r3, r2
  402c4e:	1e59      	subs	r1, r3, #1
  402c50:	2300      	movs	r3, #0
  402c52:	2200      	movs	r2, #0
  402c54:	6878      	ldr	r0, [r7, #4]
  402c56:	4c19      	ldr	r4, [pc, #100]	; (402cbc <Flash_Erase+0x84>)
  402c58:	47a0      	blx	r4
  402c5a:	4603      	mov	r3, r0
  402c5c:	2b00      	cmp	r3, #0
  402c5e:	d001      	beq.n	402c64 <Flash_Erase+0x2c>
    {
        status = FLASH_ERROR;
  402c60:	23ff      	movs	r3, #255	; 0xff
  402c62:	73fb      	strb	r3, [r7, #15]
    }

    for(uint16_t i = 0; i < size; i++)
  402c64:	2300      	movs	r3, #0
  402c66:	81bb      	strh	r3, [r7, #12]
  402c68:	e00f      	b.n	402c8a <Flash_Erase+0x52>
    {
        if (flash_erase_sector(address + (FLASH_PAGE_SIZE * i)) != FLASH_RC_OK)
  402c6a:	89bb      	ldrh	r3, [r7, #12]
  402c6c:	025a      	lsls	r2, r3, #9
  402c6e:	687b      	ldr	r3, [r7, #4]
  402c70:	4413      	add	r3, r2
  402c72:	4618      	mov	r0, r3
  402c74:	4b12      	ldr	r3, [pc, #72]	; (402cc0 <Flash_Erase+0x88>)
  402c76:	4798      	blx	r3
  402c78:	4603      	mov	r3, r0
  402c7a:	2b00      	cmp	r3, #0
  402c7c:	d002      	beq.n	402c84 <Flash_Erase+0x4c>
        {
            status = FLASH_ERROR;
  402c7e:	23ff      	movs	r3, #255	; 0xff
  402c80:	73fb      	strb	r3, [r7, #15]
            break;
  402c82:	e006      	b.n	402c92 <Flash_Erase+0x5a>
    for(uint16_t i = 0; i < size; i++)
  402c84:	89bb      	ldrh	r3, [r7, #12]
  402c86:	3301      	adds	r3, #1
  402c88:	81bb      	strh	r3, [r7, #12]
  402c8a:	89ba      	ldrh	r2, [r7, #12]
  402c8c:	683b      	ldr	r3, [r7, #0]
  402c8e:	429a      	cmp	r2, r3
  402c90:	d3eb      	bcc.n	402c6a <Flash_Erase+0x32>
        }
    }

    if (flash_lock(address, address + (FLASH_PAGE_SIZE * size) - 1, 0, 0) != FLASH_RC_OK)
  402c92:	683b      	ldr	r3, [r7, #0]
  402c94:	025a      	lsls	r2, r3, #9
  402c96:	687b      	ldr	r3, [r7, #4]
  402c98:	4413      	add	r3, r2
  402c9a:	1e59      	subs	r1, r3, #1
  402c9c:	2300      	movs	r3, #0
  402c9e:	2200      	movs	r2, #0
  402ca0:	6878      	ldr	r0, [r7, #4]
  402ca2:	4c08      	ldr	r4, [pc, #32]	; (402cc4 <Flash_Erase+0x8c>)
  402ca4:	47a0      	blx	r4
  402ca6:	4603      	mov	r3, r0
  402ca8:	2b00      	cmp	r3, #0
  402caa:	d001      	beq.n	402cb0 <Flash_Erase+0x78>
    {
        status = FLASH_ERROR;
  402cac:	23ff      	movs	r3, #255	; 0xff
  402cae:	73fb      	strb	r3, [r7, #15]
    }

    return status;
  402cb0:	7bfb      	ldrb	r3, [r7, #15]
}
  402cb2:	4618      	mov	r0, r3
  402cb4:	3714      	adds	r7, #20
  402cb6:	46bd      	mov	sp, r7
  402cb8:	bd90      	pop	{r4, r7, pc}
  402cba:	bf00      	nop
  402cbc:	00400625 	.word	0x00400625
  402cc0:	00400419 	.word	0x00400419
  402cc4:	00400589 	.word	0x00400589

00402cc8 <Flash_Write>:
 * @param   *data:   Array of the data that we want to write.
 * @param   *length: Size of the array.
 * @return  status: Report about the success of the writing.
 */
Flash_Status_t Flash_Write(uint32_t address, uint32_t *data, uint32_t size)
{
  402cc8:	b590      	push	{r4, r7, lr}
  402cca:	b087      	sub	sp, #28
  402ccc:	af00      	add	r7, sp, #0
  402cce:	60f8      	str	r0, [r7, #12]
  402cd0:	60b9      	str	r1, [r7, #8]
  402cd2:	607a      	str	r2, [r7, #4]
    Flash_Status_t status = FLASH_OK;
  402cd4:	2300      	movs	r3, #0
  402cd6:	75fb      	strb	r3, [r7, #23]

    if(flash_unlock(address, address + (FLASH_PAGE_SIZE * size) - 1, 0, 0) != FLASH_RC_OK)
  402cd8:	687b      	ldr	r3, [r7, #4]
  402cda:	025a      	lsls	r2, r3, #9
  402cdc:	68fb      	ldr	r3, [r7, #12]
  402cde:	4413      	add	r3, r2
  402ce0:	1e59      	subs	r1, r3, #1
  402ce2:	2300      	movs	r3, #0
  402ce4:	2200      	movs	r2, #0
  402ce6:	68f8      	ldr	r0, [r7, #12]
  402ce8:	4c13      	ldr	r4, [pc, #76]	; (402d38 <Flash_Write+0x70>)
  402cea:	47a0      	blx	r4
  402cec:	4603      	mov	r3, r0
  402cee:	2b00      	cmp	r3, #0
  402cf0:	d001      	beq.n	402cf6 <Flash_Write+0x2e>
    {
        status = FLASH_ERROR;
  402cf2:	23ff      	movs	r3, #255	; 0xff
  402cf4:	75fb      	strb	r3, [r7, #23]
    }

    if (flash_write(address, data, (FLASH_PAGE_SIZE * size), 0) != FLASH_RC_OK)
  402cf6:	687b      	ldr	r3, [r7, #4]
  402cf8:	025a      	lsls	r2, r3, #9
  402cfa:	2300      	movs	r3, #0
  402cfc:	68b9      	ldr	r1, [r7, #8]
  402cfe:	68f8      	ldr	r0, [r7, #12]
  402d00:	4c0e      	ldr	r4, [pc, #56]	; (402d3c <Flash_Write+0x74>)
  402d02:	47a0      	blx	r4
  402d04:	4603      	mov	r3, r0
  402d06:	2b00      	cmp	r3, #0
  402d08:	d001      	beq.n	402d0e <Flash_Write+0x46>
    {
        status = FLASH_ERROR;
  402d0a:	23ff      	movs	r3, #255	; 0xff
  402d0c:	75fb      	strb	r3, [r7, #23]
    }

    if (flash_lock(address, address + (FLASH_PAGE_SIZE * size) - 1, 0, 0) != FLASH_RC_OK)
  402d0e:	687b      	ldr	r3, [r7, #4]
  402d10:	025a      	lsls	r2, r3, #9
  402d12:	68fb      	ldr	r3, [r7, #12]
  402d14:	4413      	add	r3, r2
  402d16:	1e59      	subs	r1, r3, #1
  402d18:	2300      	movs	r3, #0
  402d1a:	2200      	movs	r2, #0
  402d1c:	68f8      	ldr	r0, [r7, #12]
  402d1e:	4c08      	ldr	r4, [pc, #32]	; (402d40 <Flash_Write+0x78>)
  402d20:	47a0      	blx	r4
  402d22:	4603      	mov	r3, r0
  402d24:	2b00      	cmp	r3, #0
  402d26:	d001      	beq.n	402d2c <Flash_Write+0x64>
    {
        status = FLASH_ERROR;
  402d28:	23ff      	movs	r3, #255	; 0xff
  402d2a:	75fb      	strb	r3, [r7, #23]
    }

    return status;
  402d2c:	7dfb      	ldrb	r3, [r7, #23]
}
  402d2e:	4618      	mov	r0, r3
  402d30:	371c      	adds	r7, #28
  402d32:	46bd      	mov	sp, r7
  402d34:	bd90      	pop	{r4, r7, pc}
  402d36:	bf00      	nop
  402d38:	00400625 	.word	0x00400625
  402d3c:	00400459 	.word	0x00400459
  402d40:	00400589 	.word	0x00400589

00402d44 <Flash_Jump_To_Application>:
 * @brief   Actually jumps to the user application.
 * @param   void
 * @return  void
 */
void Flash_Jump_To_Application(void)
{
  402d44:	b580      	push	{r7, lr}
  402d46:	b082      	sub	sp, #8
  402d48:	af00      	add	r7, sp, #0
	const Jump_Application_t* vector_p = (Jump_Application_t*)FLASH_APP1_START_ADDRESS;
  402d4a:	4b08      	ldr	r3, [pc, #32]	; (402d6c <Flash_Jump_To_Application+0x28>)
  402d4c:	607b      	str	r3, [r7, #4]
    NVIC_DisableIRQ(UART1_IRQn);
  402d4e:	2009      	movs	r0, #9
  402d50:	4b07      	ldr	r3, [pc, #28]	; (402d70 <Flash_Jump_To_Application+0x2c>)
  402d52:	4798      	blx	r3
	/* let's do The Jump! */
    /* Jump, used asm to avoid stack optimization */
    asm("msr msp, %0; bx %1;" : : "r"(vector_p->stack_addr), "r"(vector_p->func_p));
  402d54:	687b      	ldr	r3, [r7, #4]
  402d56:	681b      	ldr	r3, [r3, #0]
  402d58:	687a      	ldr	r2, [r7, #4]
  402d5a:	6852      	ldr	r2, [r2, #4]
  402d5c:	f383 8808 	msr	MSP, r3
  402d60:	4710      	bx	r2
}
  402d62:	bf00      	nop
  402d64:	3708      	adds	r7, #8
  402d66:	46bd      	mov	sp, r7
  402d68:	bd80      	pop	{r7, pc}
  402d6a:	bf00      	nop
  402d6c:	00406000 	.word	0x00406000
  402d70:	00402bc9 	.word	0x00402bc9

00402d74 <osc_get_rate>:
{
  402d74:	b480      	push	{r7}
  402d76:	b083      	sub	sp, #12
  402d78:	af00      	add	r7, sp, #0
  402d7a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402d7c:	687b      	ldr	r3, [r7, #4]
  402d7e:	2b07      	cmp	r3, #7
  402d80:	d825      	bhi.n	402dce <osc_get_rate+0x5a>
  402d82:	a201      	add	r2, pc, #4	; (adr r2, 402d88 <osc_get_rate+0x14>)
  402d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402d88:	00402da9 	.word	0x00402da9
  402d8c:	00402daf 	.word	0x00402daf
  402d90:	00402db5 	.word	0x00402db5
  402d94:	00402dbb 	.word	0x00402dbb
  402d98:	00402dbf 	.word	0x00402dbf
  402d9c:	00402dc3 	.word	0x00402dc3
  402da0:	00402dc7 	.word	0x00402dc7
  402da4:	00402dcb 	.word	0x00402dcb
		return OSC_SLCK_32K_RC_HZ;
  402da8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402dac:	e010      	b.n	402dd0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402dae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402db2:	e00d      	b.n	402dd0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402db4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402db8:	e00a      	b.n	402dd0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402dba:	4b08      	ldr	r3, [pc, #32]	; (402ddc <osc_get_rate+0x68>)
  402dbc:	e008      	b.n	402dd0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402dbe:	4b08      	ldr	r3, [pc, #32]	; (402de0 <osc_get_rate+0x6c>)
  402dc0:	e006      	b.n	402dd0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402dc2:	4b08      	ldr	r3, [pc, #32]	; (402de4 <osc_get_rate+0x70>)
  402dc4:	e004      	b.n	402dd0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402dc6:	4b07      	ldr	r3, [pc, #28]	; (402de4 <osc_get_rate+0x70>)
  402dc8:	e002      	b.n	402dd0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402dca:	4b06      	ldr	r3, [pc, #24]	; (402de4 <osc_get_rate+0x70>)
  402dcc:	e000      	b.n	402dd0 <osc_get_rate+0x5c>
	return 0;
  402dce:	2300      	movs	r3, #0
}
  402dd0:	4618      	mov	r0, r3
  402dd2:	370c      	adds	r7, #12
  402dd4:	46bd      	mov	sp, r7
  402dd6:	bc80      	pop	{r7}
  402dd8:	4770      	bx	lr
  402dda:	bf00      	nop
  402ddc:	003d0900 	.word	0x003d0900
  402de0:	007a1200 	.word	0x007a1200
  402de4:	00b71b00 	.word	0x00b71b00

00402de8 <sysclk_get_main_hz>:
{
  402de8:	b580      	push	{r7, lr}
  402dea:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402dec:	2006      	movs	r0, #6
  402dee:	4b04      	ldr	r3, [pc, #16]	; (402e00 <sysclk_get_main_hz+0x18>)
  402df0:	4798      	blx	r3
  402df2:	4602      	mov	r2, r0
  402df4:	4613      	mov	r3, r2
  402df6:	009b      	lsls	r3, r3, #2
  402df8:	4413      	add	r3, r2
  402dfa:	009b      	lsls	r3, r3, #2
}
  402dfc:	4618      	mov	r0, r3
  402dfe:	bd80      	pop	{r7, pc}
  402e00:	00402d75 	.word	0x00402d75

00402e04 <sysclk_get_cpu_hz>:
{
  402e04:	b580      	push	{r7, lr}
  402e06:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402e08:	4b02      	ldr	r3, [pc, #8]	; (402e14 <sysclk_get_cpu_hz+0x10>)
  402e0a:	4798      	blx	r3
  402e0c:	4603      	mov	r3, r0
  402e0e:	085b      	lsrs	r3, r3, #1
}
  402e10:	4618      	mov	r0, r3
  402e12:	bd80      	pop	{r7, pc}
  402e14:	00402de9 	.word	0x00402de9

00402e18 <main>:
#include "flash.h"

volatile uint32_t *my_var = (uint32_t *)0x20001000;

int main(void)
{
  402e18:	b5f0      	push	{r4, r5, r6, r7, lr}
  402e1a:	b09d      	sub	sp, #116	; 0x74
  402e1c:	af00      	add	r7, sp, #0
	uint8_t buf[100] = {0,};
  402e1e:	1d3b      	adds	r3, r7, #4
  402e20:	2264      	movs	r2, #100	; 0x64
  402e22:	2100      	movs	r1, #0
  402e24:	4618      	mov	r0, r3
  402e26:	4b4b      	ldr	r3, [pc, #300]	; (402f54 <main+0x13c>)
  402e28:	4798      	blx	r3
	uint32_t *Application_Address = (uint32_t *)FLASH_APP1_START_ADDRESS;
  402e2a:	4b4b      	ldr	r3, [pc, #300]	; (402f58 <main+0x140>)
  402e2c:	66fb      	str	r3, [r7, #108]	; 0x6c
	uint32_t temp;
	/* Initialize the board. */
	sysclk_init();
  402e2e:	4b4b      	ldr	r3, [pc, #300]	; (402f5c <main+0x144>)
  402e30:	4798      	blx	r3
	board_init();
  402e32:	4b4b      	ldr	r3, [pc, #300]	; (402f60 <main+0x148>)
  402e34:	4798      	blx	r3
	Flash_Init();
  402e36:	4b4b      	ldr	r3, [pc, #300]	; (402f64 <main+0x14c>)
  402e38:	4798      	blx	r3
	Boot_Uart_Init();
  402e3a:	4b4b      	ldr	r3, [pc, #300]	; (402f68 <main+0x150>)
  402e3c:	4798      	blx	r3
	delay_ms(10);
  402e3e:	4b4b      	ldr	r3, [pc, #300]	; (402f6c <main+0x154>)
  402e40:	4798      	blx	r3
  402e42:	4603      	mov	r3, r0
  402e44:	4619      	mov	r1, r3
  402e46:	f04f 0200 	mov.w	r2, #0
  402e4a:	460b      	mov	r3, r1
  402e4c:	4614      	mov	r4, r2
  402e4e:	00a6      	lsls	r6, r4, #2
  402e50:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402e54:	009d      	lsls	r5, r3, #2
  402e56:	462b      	mov	r3, r5
  402e58:	4634      	mov	r4, r6
  402e5a:	185b      	adds	r3, r3, r1
  402e5c:	eb44 0402 	adc.w	r4, r4, r2
  402e60:	18db      	adds	r3, r3, r3
  402e62:	eb44 0404 	adc.w	r4, r4, r4
  402e66:	4619      	mov	r1, r3
  402e68:	4622      	mov	r2, r4
  402e6a:	f243 63af 	movw	r3, #13999	; 0x36af
  402e6e:	f04f 0400 	mov.w	r4, #0
  402e72:	18cd      	adds	r5, r1, r3
  402e74:	eb42 0604 	adc.w	r6, r2, r4
  402e78:	4628      	mov	r0, r5
  402e7a:	4631      	mov	r1, r6
  402e7c:	4c3c      	ldr	r4, [pc, #240]	; (402f70 <main+0x158>)
  402e7e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402e82:	f04f 0300 	mov.w	r3, #0
  402e86:	47a0      	blx	r4
  402e88:	4603      	mov	r3, r0
  402e8a:	460c      	mov	r4, r1
  402e8c:	4618      	mov	r0, r3
  402e8e:	4b39      	ldr	r3, [pc, #228]	; (402f74 <main+0x15c>)
  402e90:	4798      	blx	r3
	temp = *Application_Address;
  402e92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  402e94:	681b      	ldr	r3, [r3, #0]
  402e96:	66bb      	str	r3, [r7, #104]	; 0x68
	if ((*Application_Address != 0xFFFFFFFFu) && (*Application_Address != 0x00000000u))
  402e98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  402e9a:	681b      	ldr	r3, [r3, #0]
  402e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402ea0:	d005      	beq.n	402eae <main+0x96>
  402ea2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  402ea4:	681b      	ldr	r3, [r3, #0]
  402ea6:	2b00      	cmp	r3, #0
  402ea8:	d001      	beq.n	402eae <main+0x96>
	{
		Flash_Jump_To_Application();
  402eaa:	4b33      	ldr	r3, [pc, #204]	; (402f78 <main+0x160>)
  402eac:	4798      	blx	r3
	}
	sprintf((char *)buf,"\r\n========================================\r\n");
  402eae:	1d3b      	adds	r3, r7, #4
  402eb0:	4a32      	ldr	r2, [pc, #200]	; (402f7c <main+0x164>)
  402eb2:	461c      	mov	r4, r3
  402eb4:	4615      	mov	r5, r2
  402eb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402eb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402eba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402ebc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402ebe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  402ec2:	c407      	stmia	r4!, {r0, r1, r2}
  402ec4:	7023      	strb	r3, [r4, #0]
	Uart_Transmit_Str(buf);
  402ec6:	1d3b      	adds	r3, r7, #4
  402ec8:	4618      	mov	r0, r3
  402eca:	4b2d      	ldr	r3, [pc, #180]	; (402f80 <main+0x168>)
  402ecc:	4798      	blx	r3
	sprintf((char *)buf,"=  ATSAM4S Firmware Update Bootloader  =\r\n");
  402ece:	1d3b      	adds	r3, r7, #4
  402ed0:	4a2c      	ldr	r2, [pc, #176]	; (402f84 <main+0x16c>)
  402ed2:	461c      	mov	r4, r3
  402ed4:	4615      	mov	r5, r2
  402ed6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402ed8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402eda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402edc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402ede:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  402ee2:	c403      	stmia	r4!, {r0, r1}
  402ee4:	8022      	strh	r2, [r4, #0]
  402ee6:	3402      	adds	r4, #2
  402ee8:	0c13      	lsrs	r3, r2, #16
  402eea:	7023      	strb	r3, [r4, #0]
	Uart_Transmit_Str(buf);
  402eec:	1d3b      	adds	r3, r7, #4
  402eee:	4618      	mov	r0, r3
  402ef0:	4b23      	ldr	r3, [pc, #140]	; (402f80 <main+0x168>)
  402ef2:	4798      	blx	r3
	sprintf((char *)buf,"========================================\r\n");
  402ef4:	1d3b      	adds	r3, r7, #4
  402ef6:	4a24      	ldr	r2, [pc, #144]	; (402f88 <main+0x170>)
  402ef8:	461c      	mov	r4, r3
  402efa:	4615      	mov	r5, r2
  402efc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402efe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402f00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402f02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402f04:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  402f08:	c403      	stmia	r4!, {r0, r1}
  402f0a:	8022      	strh	r2, [r4, #0]
  402f0c:	3402      	adds	r4, #2
  402f0e:	0c13      	lsrs	r3, r2, #16
  402f10:	7023      	strb	r3, [r4, #0]
	Uart_Transmit_Str(buf);
  402f12:	1d3b      	adds	r3, r7, #4
  402f14:	4618      	mov	r0, r3
  402f16:	4b1a      	ldr	r3, [pc, #104]	; (402f80 <main+0x168>)
  402f18:	4798      	blx	r3
	while(1)
	{
		sprintf((char *)buf,"Please send a new binary file with Xmodem protocol to update the firmware.\r\n");
  402f1a:	1d3b      	adds	r3, r7, #4
  402f1c:	4a1b      	ldr	r2, [pc, #108]	; (402f8c <main+0x174>)
  402f1e:	4618      	mov	r0, r3
  402f20:	4611      	mov	r1, r2
  402f22:	234d      	movs	r3, #77	; 0x4d
  402f24:	461a      	mov	r2, r3
  402f26:	4b1a      	ldr	r3, [pc, #104]	; (402f90 <main+0x178>)
  402f28:	4798      	blx	r3
		Uart_Transmit_Str(buf);
  402f2a:	1d3b      	adds	r3, r7, #4
  402f2c:	4618      	mov	r0, r3
  402f2e:	4b14      	ldr	r3, [pc, #80]	; (402f80 <main+0x168>)
  402f30:	4798      	blx	r3
		xmodem_receive();		
  402f32:	4b18      	ldr	r3, [pc, #96]	; (402f94 <main+0x17c>)
  402f34:	4798      	blx	r3
		sprintf((char *)buf,"\r\nFailed... Please try again.\r\n");
  402f36:	1d3b      	adds	r3, r7, #4
  402f38:	4a17      	ldr	r2, [pc, #92]	; (402f98 <main+0x180>)
  402f3a:	461c      	mov	r4, r3
  402f3c:	4615      	mov	r5, r2
  402f3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402f40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402f42:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  402f46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		Uart_Transmit_Str(buf);
  402f4a:	1d3b      	adds	r3, r7, #4
  402f4c:	4618      	mov	r0, r3
  402f4e:	4b0c      	ldr	r3, [pc, #48]	; (402f80 <main+0x168>)
  402f50:	4798      	blx	r3
		sprintf((char *)buf,"Please send a new binary file with Xmodem protocol to update the firmware.\r\n");
  402f52:	e7e2      	b.n	402f1a <main+0x102>
  402f54:	004039a1 	.word	0x004039a1
  402f58:	00406000 	.word	0x00406000
  402f5c:	004016a1 	.word	0x004016a1
  402f60:	00401a19 	.word	0x00401a19
  402f64:	00402c0d 	.word	0x00402c0d
  402f68:	00400ad9 	.word	0x00400ad9
  402f6c:	00402e05 	.word	0x00402e05
  402f70:	00402f9d 	.word	0x00402f9d
  402f74:	20000101 	.word	0x20000101
  402f78:	00402d45 	.word	0x00402d45
  402f7c:	00404608 	.word	0x00404608
  402f80:	00400b61 	.word	0x00400b61
  402f84:	00404638 	.word	0x00404638
  402f88:	00404664 	.word	0x00404664
  402f8c:	00404690 	.word	0x00404690
  402f90:	0040386d 	.word	0x0040386d
  402f94:	00400eb1 	.word	0x00400eb1
  402f98:	004046e0 	.word	0x004046e0

00402f9c <__aeabi_uldivmod>:
  402f9c:	b953      	cbnz	r3, 402fb4 <__aeabi_uldivmod+0x18>
  402f9e:	b94a      	cbnz	r2, 402fb4 <__aeabi_uldivmod+0x18>
  402fa0:	2900      	cmp	r1, #0
  402fa2:	bf08      	it	eq
  402fa4:	2800      	cmpeq	r0, #0
  402fa6:	bf1c      	itt	ne
  402fa8:	f04f 31ff 	movne.w	r1, #4294967295
  402fac:	f04f 30ff 	movne.w	r0, #4294967295
  402fb0:	f000 b97a 	b.w	4032a8 <__aeabi_idiv0>
  402fb4:	f1ad 0c08 	sub.w	ip, sp, #8
  402fb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402fbc:	f000 f806 	bl	402fcc <__udivmoddi4>
  402fc0:	f8dd e004 	ldr.w	lr, [sp, #4]
  402fc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402fc8:	b004      	add	sp, #16
  402fca:	4770      	bx	lr

00402fcc <__udivmoddi4>:
  402fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402fd0:	468c      	mov	ip, r1
  402fd2:	460d      	mov	r5, r1
  402fd4:	4604      	mov	r4, r0
  402fd6:	9e08      	ldr	r6, [sp, #32]
  402fd8:	2b00      	cmp	r3, #0
  402fda:	d151      	bne.n	403080 <__udivmoddi4+0xb4>
  402fdc:	428a      	cmp	r2, r1
  402fde:	4617      	mov	r7, r2
  402fe0:	d96d      	bls.n	4030be <__udivmoddi4+0xf2>
  402fe2:	fab2 fe82 	clz	lr, r2
  402fe6:	f1be 0f00 	cmp.w	lr, #0
  402fea:	d00b      	beq.n	403004 <__udivmoddi4+0x38>
  402fec:	f1ce 0c20 	rsb	ip, lr, #32
  402ff0:	fa01 f50e 	lsl.w	r5, r1, lr
  402ff4:	fa20 fc0c 	lsr.w	ip, r0, ip
  402ff8:	fa02 f70e 	lsl.w	r7, r2, lr
  402ffc:	ea4c 0c05 	orr.w	ip, ip, r5
  403000:	fa00 f40e 	lsl.w	r4, r0, lr
  403004:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403008:	0c25      	lsrs	r5, r4, #16
  40300a:	fbbc f8fa 	udiv	r8, ip, sl
  40300e:	fa1f f987 	uxth.w	r9, r7
  403012:	fb0a cc18 	mls	ip, sl, r8, ip
  403016:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40301a:	fb08 f309 	mul.w	r3, r8, r9
  40301e:	42ab      	cmp	r3, r5
  403020:	d90a      	bls.n	403038 <__udivmoddi4+0x6c>
  403022:	19ed      	adds	r5, r5, r7
  403024:	f108 32ff 	add.w	r2, r8, #4294967295
  403028:	f080 8123 	bcs.w	403272 <__udivmoddi4+0x2a6>
  40302c:	42ab      	cmp	r3, r5
  40302e:	f240 8120 	bls.w	403272 <__udivmoddi4+0x2a6>
  403032:	f1a8 0802 	sub.w	r8, r8, #2
  403036:	443d      	add	r5, r7
  403038:	1aed      	subs	r5, r5, r3
  40303a:	b2a4      	uxth	r4, r4
  40303c:	fbb5 f0fa 	udiv	r0, r5, sl
  403040:	fb0a 5510 	mls	r5, sl, r0, r5
  403044:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403048:	fb00 f909 	mul.w	r9, r0, r9
  40304c:	45a1      	cmp	r9, r4
  40304e:	d909      	bls.n	403064 <__udivmoddi4+0x98>
  403050:	19e4      	adds	r4, r4, r7
  403052:	f100 33ff 	add.w	r3, r0, #4294967295
  403056:	f080 810a 	bcs.w	40326e <__udivmoddi4+0x2a2>
  40305a:	45a1      	cmp	r9, r4
  40305c:	f240 8107 	bls.w	40326e <__udivmoddi4+0x2a2>
  403060:	3802      	subs	r0, #2
  403062:	443c      	add	r4, r7
  403064:	eba4 0409 	sub.w	r4, r4, r9
  403068:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40306c:	2100      	movs	r1, #0
  40306e:	2e00      	cmp	r6, #0
  403070:	d061      	beq.n	403136 <__udivmoddi4+0x16a>
  403072:	fa24 f40e 	lsr.w	r4, r4, lr
  403076:	2300      	movs	r3, #0
  403078:	6034      	str	r4, [r6, #0]
  40307a:	6073      	str	r3, [r6, #4]
  40307c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403080:	428b      	cmp	r3, r1
  403082:	d907      	bls.n	403094 <__udivmoddi4+0xc8>
  403084:	2e00      	cmp	r6, #0
  403086:	d054      	beq.n	403132 <__udivmoddi4+0x166>
  403088:	2100      	movs	r1, #0
  40308a:	e886 0021 	stmia.w	r6, {r0, r5}
  40308e:	4608      	mov	r0, r1
  403090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403094:	fab3 f183 	clz	r1, r3
  403098:	2900      	cmp	r1, #0
  40309a:	f040 808e 	bne.w	4031ba <__udivmoddi4+0x1ee>
  40309e:	42ab      	cmp	r3, r5
  4030a0:	d302      	bcc.n	4030a8 <__udivmoddi4+0xdc>
  4030a2:	4282      	cmp	r2, r0
  4030a4:	f200 80fa 	bhi.w	40329c <__udivmoddi4+0x2d0>
  4030a8:	1a84      	subs	r4, r0, r2
  4030aa:	eb65 0503 	sbc.w	r5, r5, r3
  4030ae:	2001      	movs	r0, #1
  4030b0:	46ac      	mov	ip, r5
  4030b2:	2e00      	cmp	r6, #0
  4030b4:	d03f      	beq.n	403136 <__udivmoddi4+0x16a>
  4030b6:	e886 1010 	stmia.w	r6, {r4, ip}
  4030ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4030be:	b912      	cbnz	r2, 4030c6 <__udivmoddi4+0xfa>
  4030c0:	2701      	movs	r7, #1
  4030c2:	fbb7 f7f2 	udiv	r7, r7, r2
  4030c6:	fab7 fe87 	clz	lr, r7
  4030ca:	f1be 0f00 	cmp.w	lr, #0
  4030ce:	d134      	bne.n	40313a <__udivmoddi4+0x16e>
  4030d0:	1beb      	subs	r3, r5, r7
  4030d2:	0c3a      	lsrs	r2, r7, #16
  4030d4:	fa1f fc87 	uxth.w	ip, r7
  4030d8:	2101      	movs	r1, #1
  4030da:	fbb3 f8f2 	udiv	r8, r3, r2
  4030de:	0c25      	lsrs	r5, r4, #16
  4030e0:	fb02 3318 	mls	r3, r2, r8, r3
  4030e4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4030e8:	fb0c f308 	mul.w	r3, ip, r8
  4030ec:	42ab      	cmp	r3, r5
  4030ee:	d907      	bls.n	403100 <__udivmoddi4+0x134>
  4030f0:	19ed      	adds	r5, r5, r7
  4030f2:	f108 30ff 	add.w	r0, r8, #4294967295
  4030f6:	d202      	bcs.n	4030fe <__udivmoddi4+0x132>
  4030f8:	42ab      	cmp	r3, r5
  4030fa:	f200 80d1 	bhi.w	4032a0 <__udivmoddi4+0x2d4>
  4030fe:	4680      	mov	r8, r0
  403100:	1aed      	subs	r5, r5, r3
  403102:	b2a3      	uxth	r3, r4
  403104:	fbb5 f0f2 	udiv	r0, r5, r2
  403108:	fb02 5510 	mls	r5, r2, r0, r5
  40310c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403110:	fb0c fc00 	mul.w	ip, ip, r0
  403114:	45a4      	cmp	ip, r4
  403116:	d907      	bls.n	403128 <__udivmoddi4+0x15c>
  403118:	19e4      	adds	r4, r4, r7
  40311a:	f100 33ff 	add.w	r3, r0, #4294967295
  40311e:	d202      	bcs.n	403126 <__udivmoddi4+0x15a>
  403120:	45a4      	cmp	ip, r4
  403122:	f200 80b8 	bhi.w	403296 <__udivmoddi4+0x2ca>
  403126:	4618      	mov	r0, r3
  403128:	eba4 040c 	sub.w	r4, r4, ip
  40312c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403130:	e79d      	b.n	40306e <__udivmoddi4+0xa2>
  403132:	4631      	mov	r1, r6
  403134:	4630      	mov	r0, r6
  403136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40313a:	f1ce 0420 	rsb	r4, lr, #32
  40313e:	fa05 f30e 	lsl.w	r3, r5, lr
  403142:	fa07 f70e 	lsl.w	r7, r7, lr
  403146:	fa20 f804 	lsr.w	r8, r0, r4
  40314a:	0c3a      	lsrs	r2, r7, #16
  40314c:	fa25 f404 	lsr.w	r4, r5, r4
  403150:	ea48 0803 	orr.w	r8, r8, r3
  403154:	fbb4 f1f2 	udiv	r1, r4, r2
  403158:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40315c:	fb02 4411 	mls	r4, r2, r1, r4
  403160:	fa1f fc87 	uxth.w	ip, r7
  403164:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403168:	fb01 f30c 	mul.w	r3, r1, ip
  40316c:	42ab      	cmp	r3, r5
  40316e:	fa00 f40e 	lsl.w	r4, r0, lr
  403172:	d909      	bls.n	403188 <__udivmoddi4+0x1bc>
  403174:	19ed      	adds	r5, r5, r7
  403176:	f101 30ff 	add.w	r0, r1, #4294967295
  40317a:	f080 808a 	bcs.w	403292 <__udivmoddi4+0x2c6>
  40317e:	42ab      	cmp	r3, r5
  403180:	f240 8087 	bls.w	403292 <__udivmoddi4+0x2c6>
  403184:	3902      	subs	r1, #2
  403186:	443d      	add	r5, r7
  403188:	1aeb      	subs	r3, r5, r3
  40318a:	fa1f f588 	uxth.w	r5, r8
  40318e:	fbb3 f0f2 	udiv	r0, r3, r2
  403192:	fb02 3310 	mls	r3, r2, r0, r3
  403196:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40319a:	fb00 f30c 	mul.w	r3, r0, ip
  40319e:	42ab      	cmp	r3, r5
  4031a0:	d907      	bls.n	4031b2 <__udivmoddi4+0x1e6>
  4031a2:	19ed      	adds	r5, r5, r7
  4031a4:	f100 38ff 	add.w	r8, r0, #4294967295
  4031a8:	d26f      	bcs.n	40328a <__udivmoddi4+0x2be>
  4031aa:	42ab      	cmp	r3, r5
  4031ac:	d96d      	bls.n	40328a <__udivmoddi4+0x2be>
  4031ae:	3802      	subs	r0, #2
  4031b0:	443d      	add	r5, r7
  4031b2:	1aeb      	subs	r3, r5, r3
  4031b4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4031b8:	e78f      	b.n	4030da <__udivmoddi4+0x10e>
  4031ba:	f1c1 0720 	rsb	r7, r1, #32
  4031be:	fa22 f807 	lsr.w	r8, r2, r7
  4031c2:	408b      	lsls	r3, r1
  4031c4:	fa05 f401 	lsl.w	r4, r5, r1
  4031c8:	ea48 0303 	orr.w	r3, r8, r3
  4031cc:	fa20 fe07 	lsr.w	lr, r0, r7
  4031d0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4031d4:	40fd      	lsrs	r5, r7
  4031d6:	ea4e 0e04 	orr.w	lr, lr, r4
  4031da:	fbb5 f9fc 	udiv	r9, r5, ip
  4031de:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4031e2:	fb0c 5519 	mls	r5, ip, r9, r5
  4031e6:	fa1f f883 	uxth.w	r8, r3
  4031ea:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4031ee:	fb09 f408 	mul.w	r4, r9, r8
  4031f2:	42ac      	cmp	r4, r5
  4031f4:	fa02 f201 	lsl.w	r2, r2, r1
  4031f8:	fa00 fa01 	lsl.w	sl, r0, r1
  4031fc:	d908      	bls.n	403210 <__udivmoddi4+0x244>
  4031fe:	18ed      	adds	r5, r5, r3
  403200:	f109 30ff 	add.w	r0, r9, #4294967295
  403204:	d243      	bcs.n	40328e <__udivmoddi4+0x2c2>
  403206:	42ac      	cmp	r4, r5
  403208:	d941      	bls.n	40328e <__udivmoddi4+0x2c2>
  40320a:	f1a9 0902 	sub.w	r9, r9, #2
  40320e:	441d      	add	r5, r3
  403210:	1b2d      	subs	r5, r5, r4
  403212:	fa1f fe8e 	uxth.w	lr, lr
  403216:	fbb5 f0fc 	udiv	r0, r5, ip
  40321a:	fb0c 5510 	mls	r5, ip, r0, r5
  40321e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403222:	fb00 f808 	mul.w	r8, r0, r8
  403226:	45a0      	cmp	r8, r4
  403228:	d907      	bls.n	40323a <__udivmoddi4+0x26e>
  40322a:	18e4      	adds	r4, r4, r3
  40322c:	f100 35ff 	add.w	r5, r0, #4294967295
  403230:	d229      	bcs.n	403286 <__udivmoddi4+0x2ba>
  403232:	45a0      	cmp	r8, r4
  403234:	d927      	bls.n	403286 <__udivmoddi4+0x2ba>
  403236:	3802      	subs	r0, #2
  403238:	441c      	add	r4, r3
  40323a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40323e:	eba4 0408 	sub.w	r4, r4, r8
  403242:	fba0 8902 	umull	r8, r9, r0, r2
  403246:	454c      	cmp	r4, r9
  403248:	46c6      	mov	lr, r8
  40324a:	464d      	mov	r5, r9
  40324c:	d315      	bcc.n	40327a <__udivmoddi4+0x2ae>
  40324e:	d012      	beq.n	403276 <__udivmoddi4+0x2aa>
  403250:	b156      	cbz	r6, 403268 <__udivmoddi4+0x29c>
  403252:	ebba 030e 	subs.w	r3, sl, lr
  403256:	eb64 0405 	sbc.w	r4, r4, r5
  40325a:	fa04 f707 	lsl.w	r7, r4, r7
  40325e:	40cb      	lsrs	r3, r1
  403260:	431f      	orrs	r7, r3
  403262:	40cc      	lsrs	r4, r1
  403264:	6037      	str	r7, [r6, #0]
  403266:	6074      	str	r4, [r6, #4]
  403268:	2100      	movs	r1, #0
  40326a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40326e:	4618      	mov	r0, r3
  403270:	e6f8      	b.n	403064 <__udivmoddi4+0x98>
  403272:	4690      	mov	r8, r2
  403274:	e6e0      	b.n	403038 <__udivmoddi4+0x6c>
  403276:	45c2      	cmp	sl, r8
  403278:	d2ea      	bcs.n	403250 <__udivmoddi4+0x284>
  40327a:	ebb8 0e02 	subs.w	lr, r8, r2
  40327e:	eb69 0503 	sbc.w	r5, r9, r3
  403282:	3801      	subs	r0, #1
  403284:	e7e4      	b.n	403250 <__udivmoddi4+0x284>
  403286:	4628      	mov	r0, r5
  403288:	e7d7      	b.n	40323a <__udivmoddi4+0x26e>
  40328a:	4640      	mov	r0, r8
  40328c:	e791      	b.n	4031b2 <__udivmoddi4+0x1e6>
  40328e:	4681      	mov	r9, r0
  403290:	e7be      	b.n	403210 <__udivmoddi4+0x244>
  403292:	4601      	mov	r1, r0
  403294:	e778      	b.n	403188 <__udivmoddi4+0x1bc>
  403296:	3802      	subs	r0, #2
  403298:	443c      	add	r4, r7
  40329a:	e745      	b.n	403128 <__udivmoddi4+0x15c>
  40329c:	4608      	mov	r0, r1
  40329e:	e708      	b.n	4030b2 <__udivmoddi4+0xe6>
  4032a0:	f1a8 0802 	sub.w	r8, r8, #2
  4032a4:	443d      	add	r5, r7
  4032a6:	e72b      	b.n	403100 <__udivmoddi4+0x134>

004032a8 <__aeabi_idiv0>:
  4032a8:	4770      	bx	lr
  4032aa:	bf00      	nop

004032ac <__libc_init_array>:
  4032ac:	b570      	push	{r4, r5, r6, lr}
  4032ae:	4e0f      	ldr	r6, [pc, #60]	; (4032ec <__libc_init_array+0x40>)
  4032b0:	4d0f      	ldr	r5, [pc, #60]	; (4032f0 <__libc_init_array+0x44>)
  4032b2:	1b76      	subs	r6, r6, r5
  4032b4:	10b6      	asrs	r6, r6, #2
  4032b6:	bf18      	it	ne
  4032b8:	2400      	movne	r4, #0
  4032ba:	d005      	beq.n	4032c8 <__libc_init_array+0x1c>
  4032bc:	3401      	adds	r4, #1
  4032be:	f855 3b04 	ldr.w	r3, [r5], #4
  4032c2:	4798      	blx	r3
  4032c4:	42a6      	cmp	r6, r4
  4032c6:	d1f9      	bne.n	4032bc <__libc_init_array+0x10>
  4032c8:	4e0a      	ldr	r6, [pc, #40]	; (4032f4 <__libc_init_array+0x48>)
  4032ca:	4d0b      	ldr	r5, [pc, #44]	; (4032f8 <__libc_init_array+0x4c>)
  4032cc:	1b76      	subs	r6, r6, r5
  4032ce:	f001 fa19 	bl	404704 <_init>
  4032d2:	10b6      	asrs	r6, r6, #2
  4032d4:	bf18      	it	ne
  4032d6:	2400      	movne	r4, #0
  4032d8:	d006      	beq.n	4032e8 <__libc_init_array+0x3c>
  4032da:	3401      	adds	r4, #1
  4032dc:	f855 3b04 	ldr.w	r3, [r5], #4
  4032e0:	4798      	blx	r3
  4032e2:	42a6      	cmp	r6, r4
  4032e4:	d1f9      	bne.n	4032da <__libc_init_array+0x2e>
  4032e6:	bd70      	pop	{r4, r5, r6, pc}
  4032e8:	bd70      	pop	{r4, r5, r6, pc}
  4032ea:	bf00      	nop
  4032ec:	00404710 	.word	0x00404710
  4032f0:	00404710 	.word	0x00404710
  4032f4:	00404718 	.word	0x00404718
  4032f8:	00404710 	.word	0x00404710

004032fc <malloc>:
  4032fc:	4b02      	ldr	r3, [pc, #8]	; (403308 <malloc+0xc>)
  4032fe:	4601      	mov	r1, r0
  403300:	6818      	ldr	r0, [r3, #0]
  403302:	f000 b803 	b.w	40330c <_malloc_r>
  403306:	bf00      	nop
  403308:	20000110 	.word	0x20000110

0040330c <_malloc_r>:
  40330c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403310:	f101 060b 	add.w	r6, r1, #11
  403314:	2e16      	cmp	r6, #22
  403316:	b083      	sub	sp, #12
  403318:	4605      	mov	r5, r0
  40331a:	f240 809e 	bls.w	40345a <_malloc_r+0x14e>
  40331e:	f036 0607 	bics.w	r6, r6, #7
  403322:	f100 80bd 	bmi.w	4034a0 <_malloc_r+0x194>
  403326:	42b1      	cmp	r1, r6
  403328:	f200 80ba 	bhi.w	4034a0 <_malloc_r+0x194>
  40332c:	f000 fb86 	bl	403a3c <__malloc_lock>
  403330:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403334:	f0c0 8293 	bcc.w	40385e <_malloc_r+0x552>
  403338:	0a73      	lsrs	r3, r6, #9
  40333a:	f000 80b8 	beq.w	4034ae <_malloc_r+0x1a2>
  40333e:	2b04      	cmp	r3, #4
  403340:	f200 8179 	bhi.w	403636 <_malloc_r+0x32a>
  403344:	09b3      	lsrs	r3, r6, #6
  403346:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40334a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40334e:	00c3      	lsls	r3, r0, #3
  403350:	4fbf      	ldr	r7, [pc, #764]	; (403650 <_malloc_r+0x344>)
  403352:	443b      	add	r3, r7
  403354:	f1a3 0108 	sub.w	r1, r3, #8
  403358:	685c      	ldr	r4, [r3, #4]
  40335a:	42a1      	cmp	r1, r4
  40335c:	d106      	bne.n	40336c <_malloc_r+0x60>
  40335e:	e00c      	b.n	40337a <_malloc_r+0x6e>
  403360:	2a00      	cmp	r2, #0
  403362:	f280 80aa 	bge.w	4034ba <_malloc_r+0x1ae>
  403366:	68e4      	ldr	r4, [r4, #12]
  403368:	42a1      	cmp	r1, r4
  40336a:	d006      	beq.n	40337a <_malloc_r+0x6e>
  40336c:	6863      	ldr	r3, [r4, #4]
  40336e:	f023 0303 	bic.w	r3, r3, #3
  403372:	1b9a      	subs	r2, r3, r6
  403374:	2a0f      	cmp	r2, #15
  403376:	ddf3      	ble.n	403360 <_malloc_r+0x54>
  403378:	4670      	mov	r0, lr
  40337a:	693c      	ldr	r4, [r7, #16]
  40337c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403664 <_malloc_r+0x358>
  403380:	4574      	cmp	r4, lr
  403382:	f000 81ab 	beq.w	4036dc <_malloc_r+0x3d0>
  403386:	6863      	ldr	r3, [r4, #4]
  403388:	f023 0303 	bic.w	r3, r3, #3
  40338c:	1b9a      	subs	r2, r3, r6
  40338e:	2a0f      	cmp	r2, #15
  403390:	f300 8190 	bgt.w	4036b4 <_malloc_r+0x3a8>
  403394:	2a00      	cmp	r2, #0
  403396:	f8c7 e014 	str.w	lr, [r7, #20]
  40339a:	f8c7 e010 	str.w	lr, [r7, #16]
  40339e:	f280 809d 	bge.w	4034dc <_malloc_r+0x1d0>
  4033a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4033a6:	f080 8161 	bcs.w	40366c <_malloc_r+0x360>
  4033aa:	08db      	lsrs	r3, r3, #3
  4033ac:	f103 0c01 	add.w	ip, r3, #1
  4033b0:	1099      	asrs	r1, r3, #2
  4033b2:	687a      	ldr	r2, [r7, #4]
  4033b4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4033b8:	f8c4 8008 	str.w	r8, [r4, #8]
  4033bc:	2301      	movs	r3, #1
  4033be:	408b      	lsls	r3, r1
  4033c0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4033c4:	4313      	orrs	r3, r2
  4033c6:	3908      	subs	r1, #8
  4033c8:	60e1      	str	r1, [r4, #12]
  4033ca:	607b      	str	r3, [r7, #4]
  4033cc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4033d0:	f8c8 400c 	str.w	r4, [r8, #12]
  4033d4:	1082      	asrs	r2, r0, #2
  4033d6:	2401      	movs	r4, #1
  4033d8:	4094      	lsls	r4, r2
  4033da:	429c      	cmp	r4, r3
  4033dc:	f200 808b 	bhi.w	4034f6 <_malloc_r+0x1ea>
  4033e0:	421c      	tst	r4, r3
  4033e2:	d106      	bne.n	4033f2 <_malloc_r+0xe6>
  4033e4:	f020 0003 	bic.w	r0, r0, #3
  4033e8:	0064      	lsls	r4, r4, #1
  4033ea:	421c      	tst	r4, r3
  4033ec:	f100 0004 	add.w	r0, r0, #4
  4033f0:	d0fa      	beq.n	4033e8 <_malloc_r+0xdc>
  4033f2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4033f6:	46cc      	mov	ip, r9
  4033f8:	4680      	mov	r8, r0
  4033fa:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4033fe:	459c      	cmp	ip, r3
  403400:	d107      	bne.n	403412 <_malloc_r+0x106>
  403402:	e16d      	b.n	4036e0 <_malloc_r+0x3d4>
  403404:	2a00      	cmp	r2, #0
  403406:	f280 817b 	bge.w	403700 <_malloc_r+0x3f4>
  40340a:	68db      	ldr	r3, [r3, #12]
  40340c:	459c      	cmp	ip, r3
  40340e:	f000 8167 	beq.w	4036e0 <_malloc_r+0x3d4>
  403412:	6859      	ldr	r1, [r3, #4]
  403414:	f021 0103 	bic.w	r1, r1, #3
  403418:	1b8a      	subs	r2, r1, r6
  40341a:	2a0f      	cmp	r2, #15
  40341c:	ddf2      	ble.n	403404 <_malloc_r+0xf8>
  40341e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403422:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403426:	9300      	str	r3, [sp, #0]
  403428:	199c      	adds	r4, r3, r6
  40342a:	4628      	mov	r0, r5
  40342c:	f046 0601 	orr.w	r6, r6, #1
  403430:	f042 0501 	orr.w	r5, r2, #1
  403434:	605e      	str	r6, [r3, #4]
  403436:	f8c8 c00c 	str.w	ip, [r8, #12]
  40343a:	f8cc 8008 	str.w	r8, [ip, #8]
  40343e:	617c      	str	r4, [r7, #20]
  403440:	613c      	str	r4, [r7, #16]
  403442:	f8c4 e00c 	str.w	lr, [r4, #12]
  403446:	f8c4 e008 	str.w	lr, [r4, #8]
  40344a:	6065      	str	r5, [r4, #4]
  40344c:	505a      	str	r2, [r3, r1]
  40344e:	f000 fafb 	bl	403a48 <__malloc_unlock>
  403452:	9b00      	ldr	r3, [sp, #0]
  403454:	f103 0408 	add.w	r4, r3, #8
  403458:	e01e      	b.n	403498 <_malloc_r+0x18c>
  40345a:	2910      	cmp	r1, #16
  40345c:	d820      	bhi.n	4034a0 <_malloc_r+0x194>
  40345e:	f000 faed 	bl	403a3c <__malloc_lock>
  403462:	2610      	movs	r6, #16
  403464:	2318      	movs	r3, #24
  403466:	2002      	movs	r0, #2
  403468:	4f79      	ldr	r7, [pc, #484]	; (403650 <_malloc_r+0x344>)
  40346a:	443b      	add	r3, r7
  40346c:	f1a3 0208 	sub.w	r2, r3, #8
  403470:	685c      	ldr	r4, [r3, #4]
  403472:	4294      	cmp	r4, r2
  403474:	f000 813d 	beq.w	4036f2 <_malloc_r+0x3e6>
  403478:	6863      	ldr	r3, [r4, #4]
  40347a:	68e1      	ldr	r1, [r4, #12]
  40347c:	68a6      	ldr	r6, [r4, #8]
  40347e:	f023 0303 	bic.w	r3, r3, #3
  403482:	4423      	add	r3, r4
  403484:	4628      	mov	r0, r5
  403486:	685a      	ldr	r2, [r3, #4]
  403488:	60f1      	str	r1, [r6, #12]
  40348a:	f042 0201 	orr.w	r2, r2, #1
  40348e:	608e      	str	r6, [r1, #8]
  403490:	605a      	str	r2, [r3, #4]
  403492:	f000 fad9 	bl	403a48 <__malloc_unlock>
  403496:	3408      	adds	r4, #8
  403498:	4620      	mov	r0, r4
  40349a:	b003      	add	sp, #12
  40349c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034a0:	2400      	movs	r4, #0
  4034a2:	230c      	movs	r3, #12
  4034a4:	4620      	mov	r0, r4
  4034a6:	602b      	str	r3, [r5, #0]
  4034a8:	b003      	add	sp, #12
  4034aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034ae:	2040      	movs	r0, #64	; 0x40
  4034b0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4034b4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4034b8:	e74a      	b.n	403350 <_malloc_r+0x44>
  4034ba:	4423      	add	r3, r4
  4034bc:	68e1      	ldr	r1, [r4, #12]
  4034be:	685a      	ldr	r2, [r3, #4]
  4034c0:	68a6      	ldr	r6, [r4, #8]
  4034c2:	f042 0201 	orr.w	r2, r2, #1
  4034c6:	60f1      	str	r1, [r6, #12]
  4034c8:	4628      	mov	r0, r5
  4034ca:	608e      	str	r6, [r1, #8]
  4034cc:	605a      	str	r2, [r3, #4]
  4034ce:	f000 fabb 	bl	403a48 <__malloc_unlock>
  4034d2:	3408      	adds	r4, #8
  4034d4:	4620      	mov	r0, r4
  4034d6:	b003      	add	sp, #12
  4034d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034dc:	4423      	add	r3, r4
  4034de:	4628      	mov	r0, r5
  4034e0:	685a      	ldr	r2, [r3, #4]
  4034e2:	f042 0201 	orr.w	r2, r2, #1
  4034e6:	605a      	str	r2, [r3, #4]
  4034e8:	f000 faae 	bl	403a48 <__malloc_unlock>
  4034ec:	3408      	adds	r4, #8
  4034ee:	4620      	mov	r0, r4
  4034f0:	b003      	add	sp, #12
  4034f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034f6:	68bc      	ldr	r4, [r7, #8]
  4034f8:	6863      	ldr	r3, [r4, #4]
  4034fa:	f023 0803 	bic.w	r8, r3, #3
  4034fe:	45b0      	cmp	r8, r6
  403500:	d304      	bcc.n	40350c <_malloc_r+0x200>
  403502:	eba8 0306 	sub.w	r3, r8, r6
  403506:	2b0f      	cmp	r3, #15
  403508:	f300 8085 	bgt.w	403616 <_malloc_r+0x30a>
  40350c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403668 <_malloc_r+0x35c>
  403510:	4b50      	ldr	r3, [pc, #320]	; (403654 <_malloc_r+0x348>)
  403512:	f8d9 2000 	ldr.w	r2, [r9]
  403516:	681b      	ldr	r3, [r3, #0]
  403518:	3201      	adds	r2, #1
  40351a:	4433      	add	r3, r6
  40351c:	eb04 0a08 	add.w	sl, r4, r8
  403520:	f000 8155 	beq.w	4037ce <_malloc_r+0x4c2>
  403524:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403528:	330f      	adds	r3, #15
  40352a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40352e:	f02b 0b0f 	bic.w	fp, fp, #15
  403532:	4659      	mov	r1, fp
  403534:	4628      	mov	r0, r5
  403536:	f000 fa8d 	bl	403a54 <_sbrk_r>
  40353a:	1c41      	adds	r1, r0, #1
  40353c:	4602      	mov	r2, r0
  40353e:	f000 80fc 	beq.w	40373a <_malloc_r+0x42e>
  403542:	4582      	cmp	sl, r0
  403544:	f200 80f7 	bhi.w	403736 <_malloc_r+0x42a>
  403548:	4b43      	ldr	r3, [pc, #268]	; (403658 <_malloc_r+0x34c>)
  40354a:	6819      	ldr	r1, [r3, #0]
  40354c:	4459      	add	r1, fp
  40354e:	6019      	str	r1, [r3, #0]
  403550:	f000 814d 	beq.w	4037ee <_malloc_r+0x4e2>
  403554:	f8d9 0000 	ldr.w	r0, [r9]
  403558:	3001      	adds	r0, #1
  40355a:	bf1b      	ittet	ne
  40355c:	eba2 0a0a 	subne.w	sl, r2, sl
  403560:	4451      	addne	r1, sl
  403562:	f8c9 2000 	streq.w	r2, [r9]
  403566:	6019      	strne	r1, [r3, #0]
  403568:	f012 0107 	ands.w	r1, r2, #7
  40356c:	f000 8115 	beq.w	40379a <_malloc_r+0x48e>
  403570:	f1c1 0008 	rsb	r0, r1, #8
  403574:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403578:	4402      	add	r2, r0
  40357a:	3108      	adds	r1, #8
  40357c:	eb02 090b 	add.w	r9, r2, fp
  403580:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403584:	eba1 0909 	sub.w	r9, r1, r9
  403588:	4649      	mov	r1, r9
  40358a:	4628      	mov	r0, r5
  40358c:	9301      	str	r3, [sp, #4]
  40358e:	9200      	str	r2, [sp, #0]
  403590:	f000 fa60 	bl	403a54 <_sbrk_r>
  403594:	1c43      	adds	r3, r0, #1
  403596:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40359a:	f000 8143 	beq.w	403824 <_malloc_r+0x518>
  40359e:	1a80      	subs	r0, r0, r2
  4035a0:	4448      	add	r0, r9
  4035a2:	f040 0001 	orr.w	r0, r0, #1
  4035a6:	6819      	ldr	r1, [r3, #0]
  4035a8:	60ba      	str	r2, [r7, #8]
  4035aa:	4449      	add	r1, r9
  4035ac:	42bc      	cmp	r4, r7
  4035ae:	6050      	str	r0, [r2, #4]
  4035b0:	6019      	str	r1, [r3, #0]
  4035b2:	d017      	beq.n	4035e4 <_malloc_r+0x2d8>
  4035b4:	f1b8 0f0f 	cmp.w	r8, #15
  4035b8:	f240 80fb 	bls.w	4037b2 <_malloc_r+0x4a6>
  4035bc:	6860      	ldr	r0, [r4, #4]
  4035be:	f1a8 020c 	sub.w	r2, r8, #12
  4035c2:	f022 0207 	bic.w	r2, r2, #7
  4035c6:	eb04 0e02 	add.w	lr, r4, r2
  4035ca:	f000 0001 	and.w	r0, r0, #1
  4035ce:	f04f 0c05 	mov.w	ip, #5
  4035d2:	4310      	orrs	r0, r2
  4035d4:	2a0f      	cmp	r2, #15
  4035d6:	6060      	str	r0, [r4, #4]
  4035d8:	f8ce c004 	str.w	ip, [lr, #4]
  4035dc:	f8ce c008 	str.w	ip, [lr, #8]
  4035e0:	f200 8117 	bhi.w	403812 <_malloc_r+0x506>
  4035e4:	4b1d      	ldr	r3, [pc, #116]	; (40365c <_malloc_r+0x350>)
  4035e6:	68bc      	ldr	r4, [r7, #8]
  4035e8:	681a      	ldr	r2, [r3, #0]
  4035ea:	4291      	cmp	r1, r2
  4035ec:	bf88      	it	hi
  4035ee:	6019      	strhi	r1, [r3, #0]
  4035f0:	4b1b      	ldr	r3, [pc, #108]	; (403660 <_malloc_r+0x354>)
  4035f2:	681a      	ldr	r2, [r3, #0]
  4035f4:	4291      	cmp	r1, r2
  4035f6:	6862      	ldr	r2, [r4, #4]
  4035f8:	bf88      	it	hi
  4035fa:	6019      	strhi	r1, [r3, #0]
  4035fc:	f022 0203 	bic.w	r2, r2, #3
  403600:	4296      	cmp	r6, r2
  403602:	eba2 0306 	sub.w	r3, r2, r6
  403606:	d801      	bhi.n	40360c <_malloc_r+0x300>
  403608:	2b0f      	cmp	r3, #15
  40360a:	dc04      	bgt.n	403616 <_malloc_r+0x30a>
  40360c:	4628      	mov	r0, r5
  40360e:	f000 fa1b 	bl	403a48 <__malloc_unlock>
  403612:	2400      	movs	r4, #0
  403614:	e740      	b.n	403498 <_malloc_r+0x18c>
  403616:	19a2      	adds	r2, r4, r6
  403618:	f043 0301 	orr.w	r3, r3, #1
  40361c:	f046 0601 	orr.w	r6, r6, #1
  403620:	6066      	str	r6, [r4, #4]
  403622:	4628      	mov	r0, r5
  403624:	60ba      	str	r2, [r7, #8]
  403626:	6053      	str	r3, [r2, #4]
  403628:	f000 fa0e 	bl	403a48 <__malloc_unlock>
  40362c:	3408      	adds	r4, #8
  40362e:	4620      	mov	r0, r4
  403630:	b003      	add	sp, #12
  403632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403636:	2b14      	cmp	r3, #20
  403638:	d971      	bls.n	40371e <_malloc_r+0x412>
  40363a:	2b54      	cmp	r3, #84	; 0x54
  40363c:	f200 80a3 	bhi.w	403786 <_malloc_r+0x47a>
  403640:	0b33      	lsrs	r3, r6, #12
  403642:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403646:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40364a:	00c3      	lsls	r3, r0, #3
  40364c:	e680      	b.n	403350 <_malloc_r+0x44>
  40364e:	bf00      	nop
  403650:	20000540 	.word	0x20000540
  403654:	20000c24 	.word	0x20000c24
  403658:	20000bf4 	.word	0x20000bf4
  40365c:	20000c1c 	.word	0x20000c1c
  403660:	20000c20 	.word	0x20000c20
  403664:	20000548 	.word	0x20000548
  403668:	20000948 	.word	0x20000948
  40366c:	0a5a      	lsrs	r2, r3, #9
  40366e:	2a04      	cmp	r2, #4
  403670:	d95b      	bls.n	40372a <_malloc_r+0x41e>
  403672:	2a14      	cmp	r2, #20
  403674:	f200 80ae 	bhi.w	4037d4 <_malloc_r+0x4c8>
  403678:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40367c:	00c9      	lsls	r1, r1, #3
  40367e:	325b      	adds	r2, #91	; 0x5b
  403680:	eb07 0c01 	add.w	ip, r7, r1
  403684:	5879      	ldr	r1, [r7, r1]
  403686:	f1ac 0c08 	sub.w	ip, ip, #8
  40368a:	458c      	cmp	ip, r1
  40368c:	f000 8088 	beq.w	4037a0 <_malloc_r+0x494>
  403690:	684a      	ldr	r2, [r1, #4]
  403692:	f022 0203 	bic.w	r2, r2, #3
  403696:	4293      	cmp	r3, r2
  403698:	d273      	bcs.n	403782 <_malloc_r+0x476>
  40369a:	6889      	ldr	r1, [r1, #8]
  40369c:	458c      	cmp	ip, r1
  40369e:	d1f7      	bne.n	403690 <_malloc_r+0x384>
  4036a0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4036a4:	687b      	ldr	r3, [r7, #4]
  4036a6:	60e2      	str	r2, [r4, #12]
  4036a8:	f8c4 c008 	str.w	ip, [r4, #8]
  4036ac:	6094      	str	r4, [r2, #8]
  4036ae:	f8cc 400c 	str.w	r4, [ip, #12]
  4036b2:	e68f      	b.n	4033d4 <_malloc_r+0xc8>
  4036b4:	19a1      	adds	r1, r4, r6
  4036b6:	f046 0c01 	orr.w	ip, r6, #1
  4036ba:	f042 0601 	orr.w	r6, r2, #1
  4036be:	f8c4 c004 	str.w	ip, [r4, #4]
  4036c2:	4628      	mov	r0, r5
  4036c4:	6179      	str	r1, [r7, #20]
  4036c6:	6139      	str	r1, [r7, #16]
  4036c8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4036cc:	f8c1 e008 	str.w	lr, [r1, #8]
  4036d0:	604e      	str	r6, [r1, #4]
  4036d2:	50e2      	str	r2, [r4, r3]
  4036d4:	f000 f9b8 	bl	403a48 <__malloc_unlock>
  4036d8:	3408      	adds	r4, #8
  4036da:	e6dd      	b.n	403498 <_malloc_r+0x18c>
  4036dc:	687b      	ldr	r3, [r7, #4]
  4036de:	e679      	b.n	4033d4 <_malloc_r+0xc8>
  4036e0:	f108 0801 	add.w	r8, r8, #1
  4036e4:	f018 0f03 	tst.w	r8, #3
  4036e8:	f10c 0c08 	add.w	ip, ip, #8
  4036ec:	f47f ae85 	bne.w	4033fa <_malloc_r+0xee>
  4036f0:	e02d      	b.n	40374e <_malloc_r+0x442>
  4036f2:	68dc      	ldr	r4, [r3, #12]
  4036f4:	42a3      	cmp	r3, r4
  4036f6:	bf08      	it	eq
  4036f8:	3002      	addeq	r0, #2
  4036fa:	f43f ae3e 	beq.w	40337a <_malloc_r+0x6e>
  4036fe:	e6bb      	b.n	403478 <_malloc_r+0x16c>
  403700:	4419      	add	r1, r3
  403702:	461c      	mov	r4, r3
  403704:	684a      	ldr	r2, [r1, #4]
  403706:	68db      	ldr	r3, [r3, #12]
  403708:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40370c:	f042 0201 	orr.w	r2, r2, #1
  403710:	604a      	str	r2, [r1, #4]
  403712:	4628      	mov	r0, r5
  403714:	60f3      	str	r3, [r6, #12]
  403716:	609e      	str	r6, [r3, #8]
  403718:	f000 f996 	bl	403a48 <__malloc_unlock>
  40371c:	e6bc      	b.n	403498 <_malloc_r+0x18c>
  40371e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403722:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403726:	00c3      	lsls	r3, r0, #3
  403728:	e612      	b.n	403350 <_malloc_r+0x44>
  40372a:	099a      	lsrs	r2, r3, #6
  40372c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403730:	00c9      	lsls	r1, r1, #3
  403732:	3238      	adds	r2, #56	; 0x38
  403734:	e7a4      	b.n	403680 <_malloc_r+0x374>
  403736:	42bc      	cmp	r4, r7
  403738:	d054      	beq.n	4037e4 <_malloc_r+0x4d8>
  40373a:	68bc      	ldr	r4, [r7, #8]
  40373c:	6862      	ldr	r2, [r4, #4]
  40373e:	f022 0203 	bic.w	r2, r2, #3
  403742:	e75d      	b.n	403600 <_malloc_r+0x2f4>
  403744:	f859 3908 	ldr.w	r3, [r9], #-8
  403748:	4599      	cmp	r9, r3
  40374a:	f040 8086 	bne.w	40385a <_malloc_r+0x54e>
  40374e:	f010 0f03 	tst.w	r0, #3
  403752:	f100 30ff 	add.w	r0, r0, #4294967295
  403756:	d1f5      	bne.n	403744 <_malloc_r+0x438>
  403758:	687b      	ldr	r3, [r7, #4]
  40375a:	ea23 0304 	bic.w	r3, r3, r4
  40375e:	607b      	str	r3, [r7, #4]
  403760:	0064      	lsls	r4, r4, #1
  403762:	429c      	cmp	r4, r3
  403764:	f63f aec7 	bhi.w	4034f6 <_malloc_r+0x1ea>
  403768:	2c00      	cmp	r4, #0
  40376a:	f43f aec4 	beq.w	4034f6 <_malloc_r+0x1ea>
  40376e:	421c      	tst	r4, r3
  403770:	4640      	mov	r0, r8
  403772:	f47f ae3e 	bne.w	4033f2 <_malloc_r+0xe6>
  403776:	0064      	lsls	r4, r4, #1
  403778:	421c      	tst	r4, r3
  40377a:	f100 0004 	add.w	r0, r0, #4
  40377e:	d0fa      	beq.n	403776 <_malloc_r+0x46a>
  403780:	e637      	b.n	4033f2 <_malloc_r+0xe6>
  403782:	468c      	mov	ip, r1
  403784:	e78c      	b.n	4036a0 <_malloc_r+0x394>
  403786:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40378a:	d815      	bhi.n	4037b8 <_malloc_r+0x4ac>
  40378c:	0bf3      	lsrs	r3, r6, #15
  40378e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403792:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403796:	00c3      	lsls	r3, r0, #3
  403798:	e5da      	b.n	403350 <_malloc_r+0x44>
  40379a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40379e:	e6ed      	b.n	40357c <_malloc_r+0x270>
  4037a0:	687b      	ldr	r3, [r7, #4]
  4037a2:	1092      	asrs	r2, r2, #2
  4037a4:	2101      	movs	r1, #1
  4037a6:	fa01 f202 	lsl.w	r2, r1, r2
  4037aa:	4313      	orrs	r3, r2
  4037ac:	607b      	str	r3, [r7, #4]
  4037ae:	4662      	mov	r2, ip
  4037b0:	e779      	b.n	4036a6 <_malloc_r+0x39a>
  4037b2:	2301      	movs	r3, #1
  4037b4:	6053      	str	r3, [r2, #4]
  4037b6:	e729      	b.n	40360c <_malloc_r+0x300>
  4037b8:	f240 5254 	movw	r2, #1364	; 0x554
  4037bc:	4293      	cmp	r3, r2
  4037be:	d822      	bhi.n	403806 <_malloc_r+0x4fa>
  4037c0:	0cb3      	lsrs	r3, r6, #18
  4037c2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4037c6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4037ca:	00c3      	lsls	r3, r0, #3
  4037cc:	e5c0      	b.n	403350 <_malloc_r+0x44>
  4037ce:	f103 0b10 	add.w	fp, r3, #16
  4037d2:	e6ae      	b.n	403532 <_malloc_r+0x226>
  4037d4:	2a54      	cmp	r2, #84	; 0x54
  4037d6:	d829      	bhi.n	40382c <_malloc_r+0x520>
  4037d8:	0b1a      	lsrs	r2, r3, #12
  4037da:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4037de:	00c9      	lsls	r1, r1, #3
  4037e0:	326e      	adds	r2, #110	; 0x6e
  4037e2:	e74d      	b.n	403680 <_malloc_r+0x374>
  4037e4:	4b20      	ldr	r3, [pc, #128]	; (403868 <_malloc_r+0x55c>)
  4037e6:	6819      	ldr	r1, [r3, #0]
  4037e8:	4459      	add	r1, fp
  4037ea:	6019      	str	r1, [r3, #0]
  4037ec:	e6b2      	b.n	403554 <_malloc_r+0x248>
  4037ee:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4037f2:	2800      	cmp	r0, #0
  4037f4:	f47f aeae 	bne.w	403554 <_malloc_r+0x248>
  4037f8:	eb08 030b 	add.w	r3, r8, fp
  4037fc:	68ba      	ldr	r2, [r7, #8]
  4037fe:	f043 0301 	orr.w	r3, r3, #1
  403802:	6053      	str	r3, [r2, #4]
  403804:	e6ee      	b.n	4035e4 <_malloc_r+0x2d8>
  403806:	207f      	movs	r0, #127	; 0x7f
  403808:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40380c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403810:	e59e      	b.n	403350 <_malloc_r+0x44>
  403812:	f104 0108 	add.w	r1, r4, #8
  403816:	4628      	mov	r0, r5
  403818:	9300      	str	r3, [sp, #0]
  40381a:	f000 fc29 	bl	404070 <_free_r>
  40381e:	9b00      	ldr	r3, [sp, #0]
  403820:	6819      	ldr	r1, [r3, #0]
  403822:	e6df      	b.n	4035e4 <_malloc_r+0x2d8>
  403824:	2001      	movs	r0, #1
  403826:	f04f 0900 	mov.w	r9, #0
  40382a:	e6bc      	b.n	4035a6 <_malloc_r+0x29a>
  40382c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403830:	d805      	bhi.n	40383e <_malloc_r+0x532>
  403832:	0bda      	lsrs	r2, r3, #15
  403834:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403838:	00c9      	lsls	r1, r1, #3
  40383a:	3277      	adds	r2, #119	; 0x77
  40383c:	e720      	b.n	403680 <_malloc_r+0x374>
  40383e:	f240 5154 	movw	r1, #1364	; 0x554
  403842:	428a      	cmp	r2, r1
  403844:	d805      	bhi.n	403852 <_malloc_r+0x546>
  403846:	0c9a      	lsrs	r2, r3, #18
  403848:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40384c:	00c9      	lsls	r1, r1, #3
  40384e:	327c      	adds	r2, #124	; 0x7c
  403850:	e716      	b.n	403680 <_malloc_r+0x374>
  403852:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403856:	227e      	movs	r2, #126	; 0x7e
  403858:	e712      	b.n	403680 <_malloc_r+0x374>
  40385a:	687b      	ldr	r3, [r7, #4]
  40385c:	e780      	b.n	403760 <_malloc_r+0x454>
  40385e:	08f0      	lsrs	r0, r6, #3
  403860:	f106 0308 	add.w	r3, r6, #8
  403864:	e600      	b.n	403468 <_malloc_r+0x15c>
  403866:	bf00      	nop
  403868:	20000bf4 	.word	0x20000bf4

0040386c <memcpy>:
  40386c:	4684      	mov	ip, r0
  40386e:	ea41 0300 	orr.w	r3, r1, r0
  403872:	f013 0303 	ands.w	r3, r3, #3
  403876:	d16d      	bne.n	403954 <memcpy+0xe8>
  403878:	3a40      	subs	r2, #64	; 0x40
  40387a:	d341      	bcc.n	403900 <memcpy+0x94>
  40387c:	f851 3b04 	ldr.w	r3, [r1], #4
  403880:	f840 3b04 	str.w	r3, [r0], #4
  403884:	f851 3b04 	ldr.w	r3, [r1], #4
  403888:	f840 3b04 	str.w	r3, [r0], #4
  40388c:	f851 3b04 	ldr.w	r3, [r1], #4
  403890:	f840 3b04 	str.w	r3, [r0], #4
  403894:	f851 3b04 	ldr.w	r3, [r1], #4
  403898:	f840 3b04 	str.w	r3, [r0], #4
  40389c:	f851 3b04 	ldr.w	r3, [r1], #4
  4038a0:	f840 3b04 	str.w	r3, [r0], #4
  4038a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4038a8:	f840 3b04 	str.w	r3, [r0], #4
  4038ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4038b0:	f840 3b04 	str.w	r3, [r0], #4
  4038b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4038b8:	f840 3b04 	str.w	r3, [r0], #4
  4038bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4038c0:	f840 3b04 	str.w	r3, [r0], #4
  4038c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4038c8:	f840 3b04 	str.w	r3, [r0], #4
  4038cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4038d0:	f840 3b04 	str.w	r3, [r0], #4
  4038d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4038d8:	f840 3b04 	str.w	r3, [r0], #4
  4038dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4038e0:	f840 3b04 	str.w	r3, [r0], #4
  4038e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4038e8:	f840 3b04 	str.w	r3, [r0], #4
  4038ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4038f0:	f840 3b04 	str.w	r3, [r0], #4
  4038f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4038f8:	f840 3b04 	str.w	r3, [r0], #4
  4038fc:	3a40      	subs	r2, #64	; 0x40
  4038fe:	d2bd      	bcs.n	40387c <memcpy+0x10>
  403900:	3230      	adds	r2, #48	; 0x30
  403902:	d311      	bcc.n	403928 <memcpy+0xbc>
  403904:	f851 3b04 	ldr.w	r3, [r1], #4
  403908:	f840 3b04 	str.w	r3, [r0], #4
  40390c:	f851 3b04 	ldr.w	r3, [r1], #4
  403910:	f840 3b04 	str.w	r3, [r0], #4
  403914:	f851 3b04 	ldr.w	r3, [r1], #4
  403918:	f840 3b04 	str.w	r3, [r0], #4
  40391c:	f851 3b04 	ldr.w	r3, [r1], #4
  403920:	f840 3b04 	str.w	r3, [r0], #4
  403924:	3a10      	subs	r2, #16
  403926:	d2ed      	bcs.n	403904 <memcpy+0x98>
  403928:	320c      	adds	r2, #12
  40392a:	d305      	bcc.n	403938 <memcpy+0xcc>
  40392c:	f851 3b04 	ldr.w	r3, [r1], #4
  403930:	f840 3b04 	str.w	r3, [r0], #4
  403934:	3a04      	subs	r2, #4
  403936:	d2f9      	bcs.n	40392c <memcpy+0xc0>
  403938:	3204      	adds	r2, #4
  40393a:	d008      	beq.n	40394e <memcpy+0xe2>
  40393c:	07d2      	lsls	r2, r2, #31
  40393e:	bf1c      	itt	ne
  403940:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403944:	f800 3b01 	strbne.w	r3, [r0], #1
  403948:	d301      	bcc.n	40394e <memcpy+0xe2>
  40394a:	880b      	ldrh	r3, [r1, #0]
  40394c:	8003      	strh	r3, [r0, #0]
  40394e:	4660      	mov	r0, ip
  403950:	4770      	bx	lr
  403952:	bf00      	nop
  403954:	2a08      	cmp	r2, #8
  403956:	d313      	bcc.n	403980 <memcpy+0x114>
  403958:	078b      	lsls	r3, r1, #30
  40395a:	d08d      	beq.n	403878 <memcpy+0xc>
  40395c:	f010 0303 	ands.w	r3, r0, #3
  403960:	d08a      	beq.n	403878 <memcpy+0xc>
  403962:	f1c3 0304 	rsb	r3, r3, #4
  403966:	1ad2      	subs	r2, r2, r3
  403968:	07db      	lsls	r3, r3, #31
  40396a:	bf1c      	itt	ne
  40396c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403970:	f800 3b01 	strbne.w	r3, [r0], #1
  403974:	d380      	bcc.n	403878 <memcpy+0xc>
  403976:	f831 3b02 	ldrh.w	r3, [r1], #2
  40397a:	f820 3b02 	strh.w	r3, [r0], #2
  40397e:	e77b      	b.n	403878 <memcpy+0xc>
  403980:	3a04      	subs	r2, #4
  403982:	d3d9      	bcc.n	403938 <memcpy+0xcc>
  403984:	3a01      	subs	r2, #1
  403986:	f811 3b01 	ldrb.w	r3, [r1], #1
  40398a:	f800 3b01 	strb.w	r3, [r0], #1
  40398e:	d2f9      	bcs.n	403984 <memcpy+0x118>
  403990:	780b      	ldrb	r3, [r1, #0]
  403992:	7003      	strb	r3, [r0, #0]
  403994:	784b      	ldrb	r3, [r1, #1]
  403996:	7043      	strb	r3, [r0, #1]
  403998:	788b      	ldrb	r3, [r1, #2]
  40399a:	7083      	strb	r3, [r0, #2]
  40399c:	4660      	mov	r0, ip
  40399e:	4770      	bx	lr

004039a0 <memset>:
  4039a0:	b470      	push	{r4, r5, r6}
  4039a2:	0786      	lsls	r6, r0, #30
  4039a4:	d046      	beq.n	403a34 <memset+0x94>
  4039a6:	1e54      	subs	r4, r2, #1
  4039a8:	2a00      	cmp	r2, #0
  4039aa:	d041      	beq.n	403a30 <memset+0x90>
  4039ac:	b2ca      	uxtb	r2, r1
  4039ae:	4603      	mov	r3, r0
  4039b0:	e002      	b.n	4039b8 <memset+0x18>
  4039b2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4039b6:	d33b      	bcc.n	403a30 <memset+0x90>
  4039b8:	f803 2b01 	strb.w	r2, [r3], #1
  4039bc:	079d      	lsls	r5, r3, #30
  4039be:	d1f8      	bne.n	4039b2 <memset+0x12>
  4039c0:	2c03      	cmp	r4, #3
  4039c2:	d92e      	bls.n	403a22 <memset+0x82>
  4039c4:	b2cd      	uxtb	r5, r1
  4039c6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4039ca:	2c0f      	cmp	r4, #15
  4039cc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4039d0:	d919      	bls.n	403a06 <memset+0x66>
  4039d2:	f103 0210 	add.w	r2, r3, #16
  4039d6:	4626      	mov	r6, r4
  4039d8:	3e10      	subs	r6, #16
  4039da:	2e0f      	cmp	r6, #15
  4039dc:	f842 5c10 	str.w	r5, [r2, #-16]
  4039e0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4039e4:	f842 5c08 	str.w	r5, [r2, #-8]
  4039e8:	f842 5c04 	str.w	r5, [r2, #-4]
  4039ec:	f102 0210 	add.w	r2, r2, #16
  4039f0:	d8f2      	bhi.n	4039d8 <memset+0x38>
  4039f2:	f1a4 0210 	sub.w	r2, r4, #16
  4039f6:	f022 020f 	bic.w	r2, r2, #15
  4039fa:	f004 040f 	and.w	r4, r4, #15
  4039fe:	3210      	adds	r2, #16
  403a00:	2c03      	cmp	r4, #3
  403a02:	4413      	add	r3, r2
  403a04:	d90d      	bls.n	403a22 <memset+0x82>
  403a06:	461e      	mov	r6, r3
  403a08:	4622      	mov	r2, r4
  403a0a:	3a04      	subs	r2, #4
  403a0c:	2a03      	cmp	r2, #3
  403a0e:	f846 5b04 	str.w	r5, [r6], #4
  403a12:	d8fa      	bhi.n	403a0a <memset+0x6a>
  403a14:	1f22      	subs	r2, r4, #4
  403a16:	f022 0203 	bic.w	r2, r2, #3
  403a1a:	3204      	adds	r2, #4
  403a1c:	4413      	add	r3, r2
  403a1e:	f004 0403 	and.w	r4, r4, #3
  403a22:	b12c      	cbz	r4, 403a30 <memset+0x90>
  403a24:	b2c9      	uxtb	r1, r1
  403a26:	441c      	add	r4, r3
  403a28:	f803 1b01 	strb.w	r1, [r3], #1
  403a2c:	429c      	cmp	r4, r3
  403a2e:	d1fb      	bne.n	403a28 <memset+0x88>
  403a30:	bc70      	pop	{r4, r5, r6}
  403a32:	4770      	bx	lr
  403a34:	4614      	mov	r4, r2
  403a36:	4603      	mov	r3, r0
  403a38:	e7c2      	b.n	4039c0 <memset+0x20>
  403a3a:	bf00      	nop

00403a3c <__malloc_lock>:
  403a3c:	4801      	ldr	r0, [pc, #4]	; (403a44 <__malloc_lock+0x8>)
  403a3e:	f000 bc2b 	b.w	404298 <__retarget_lock_acquire_recursive>
  403a42:	bf00      	nop
  403a44:	20003054 	.word	0x20003054

00403a48 <__malloc_unlock>:
  403a48:	4801      	ldr	r0, [pc, #4]	; (403a50 <__malloc_unlock+0x8>)
  403a4a:	f000 bc27 	b.w	40429c <__retarget_lock_release_recursive>
  403a4e:	bf00      	nop
  403a50:	20003054 	.word	0x20003054

00403a54 <_sbrk_r>:
  403a54:	b538      	push	{r3, r4, r5, lr}
  403a56:	4c07      	ldr	r4, [pc, #28]	; (403a74 <_sbrk_r+0x20>)
  403a58:	2300      	movs	r3, #0
  403a5a:	4605      	mov	r5, r0
  403a5c:	4608      	mov	r0, r1
  403a5e:	6023      	str	r3, [r4, #0]
  403a60:	f7ff f860 	bl	402b24 <_sbrk>
  403a64:	1c43      	adds	r3, r0, #1
  403a66:	d000      	beq.n	403a6a <_sbrk_r+0x16>
  403a68:	bd38      	pop	{r3, r4, r5, pc}
  403a6a:	6823      	ldr	r3, [r4, #0]
  403a6c:	2b00      	cmp	r3, #0
  403a6e:	d0fb      	beq.n	403a68 <_sbrk_r+0x14>
  403a70:	602b      	str	r3, [r5, #0]
  403a72:	bd38      	pop	{r3, r4, r5, pc}
  403a74:	20003068 	.word	0x20003068

00403a78 <setbuf>:
  403a78:	2900      	cmp	r1, #0
  403a7a:	bf0c      	ite	eq
  403a7c:	2202      	moveq	r2, #2
  403a7e:	2200      	movne	r2, #0
  403a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403a84:	f000 b800 	b.w	403a88 <setvbuf>

00403a88 <setvbuf>:
  403a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403a8c:	4c61      	ldr	r4, [pc, #388]	; (403c14 <setvbuf+0x18c>)
  403a8e:	6825      	ldr	r5, [r4, #0]
  403a90:	b083      	sub	sp, #12
  403a92:	4604      	mov	r4, r0
  403a94:	460f      	mov	r7, r1
  403a96:	4690      	mov	r8, r2
  403a98:	461e      	mov	r6, r3
  403a9a:	b115      	cbz	r5, 403aa2 <setvbuf+0x1a>
  403a9c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403a9e:	2b00      	cmp	r3, #0
  403aa0:	d064      	beq.n	403b6c <setvbuf+0xe4>
  403aa2:	f1b8 0f02 	cmp.w	r8, #2
  403aa6:	d006      	beq.n	403ab6 <setvbuf+0x2e>
  403aa8:	f1b8 0f01 	cmp.w	r8, #1
  403aac:	f200 809f 	bhi.w	403bee <setvbuf+0x166>
  403ab0:	2e00      	cmp	r6, #0
  403ab2:	f2c0 809c 	blt.w	403bee <setvbuf+0x166>
  403ab6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403ab8:	07d8      	lsls	r0, r3, #31
  403aba:	d534      	bpl.n	403b26 <setvbuf+0x9e>
  403abc:	4621      	mov	r1, r4
  403abe:	4628      	mov	r0, r5
  403ac0:	f000 f9dc 	bl	403e7c <_fflush_r>
  403ac4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403ac6:	b141      	cbz	r1, 403ada <setvbuf+0x52>
  403ac8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403acc:	4299      	cmp	r1, r3
  403ace:	d002      	beq.n	403ad6 <setvbuf+0x4e>
  403ad0:	4628      	mov	r0, r5
  403ad2:	f000 facd 	bl	404070 <_free_r>
  403ad6:	2300      	movs	r3, #0
  403ad8:	6323      	str	r3, [r4, #48]	; 0x30
  403ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ade:	2200      	movs	r2, #0
  403ae0:	61a2      	str	r2, [r4, #24]
  403ae2:	6062      	str	r2, [r4, #4]
  403ae4:	061a      	lsls	r2, r3, #24
  403ae6:	d43a      	bmi.n	403b5e <setvbuf+0xd6>
  403ae8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403aec:	f023 0303 	bic.w	r3, r3, #3
  403af0:	f1b8 0f02 	cmp.w	r8, #2
  403af4:	81a3      	strh	r3, [r4, #12]
  403af6:	d01d      	beq.n	403b34 <setvbuf+0xac>
  403af8:	ab01      	add	r3, sp, #4
  403afa:	466a      	mov	r2, sp
  403afc:	4621      	mov	r1, r4
  403afe:	4628      	mov	r0, r5
  403b00:	f000 fbce 	bl	4042a0 <__swhatbuf_r>
  403b04:	89a3      	ldrh	r3, [r4, #12]
  403b06:	4318      	orrs	r0, r3
  403b08:	81a0      	strh	r0, [r4, #12]
  403b0a:	2e00      	cmp	r6, #0
  403b0c:	d132      	bne.n	403b74 <setvbuf+0xec>
  403b0e:	9e00      	ldr	r6, [sp, #0]
  403b10:	4630      	mov	r0, r6
  403b12:	f7ff fbf3 	bl	4032fc <malloc>
  403b16:	4607      	mov	r7, r0
  403b18:	2800      	cmp	r0, #0
  403b1a:	d06b      	beq.n	403bf4 <setvbuf+0x16c>
  403b1c:	89a3      	ldrh	r3, [r4, #12]
  403b1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403b22:	81a3      	strh	r3, [r4, #12]
  403b24:	e028      	b.n	403b78 <setvbuf+0xf0>
  403b26:	89a3      	ldrh	r3, [r4, #12]
  403b28:	0599      	lsls	r1, r3, #22
  403b2a:	d4c7      	bmi.n	403abc <setvbuf+0x34>
  403b2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403b2e:	f000 fbb3 	bl	404298 <__retarget_lock_acquire_recursive>
  403b32:	e7c3      	b.n	403abc <setvbuf+0x34>
  403b34:	2500      	movs	r5, #0
  403b36:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403b38:	2600      	movs	r6, #0
  403b3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403b3e:	f043 0302 	orr.w	r3, r3, #2
  403b42:	2001      	movs	r0, #1
  403b44:	60a6      	str	r6, [r4, #8]
  403b46:	07ce      	lsls	r6, r1, #31
  403b48:	81a3      	strh	r3, [r4, #12]
  403b4a:	6022      	str	r2, [r4, #0]
  403b4c:	6122      	str	r2, [r4, #16]
  403b4e:	6160      	str	r0, [r4, #20]
  403b50:	d401      	bmi.n	403b56 <setvbuf+0xce>
  403b52:	0598      	lsls	r0, r3, #22
  403b54:	d53e      	bpl.n	403bd4 <setvbuf+0x14c>
  403b56:	4628      	mov	r0, r5
  403b58:	b003      	add	sp, #12
  403b5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403b5e:	6921      	ldr	r1, [r4, #16]
  403b60:	4628      	mov	r0, r5
  403b62:	f000 fa85 	bl	404070 <_free_r>
  403b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b6a:	e7bd      	b.n	403ae8 <setvbuf+0x60>
  403b6c:	4628      	mov	r0, r5
  403b6e:	f000 f9dd 	bl	403f2c <__sinit>
  403b72:	e796      	b.n	403aa2 <setvbuf+0x1a>
  403b74:	2f00      	cmp	r7, #0
  403b76:	d0cb      	beq.n	403b10 <setvbuf+0x88>
  403b78:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403b7a:	2b00      	cmp	r3, #0
  403b7c:	d033      	beq.n	403be6 <setvbuf+0x15e>
  403b7e:	9b00      	ldr	r3, [sp, #0]
  403b80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b84:	6027      	str	r7, [r4, #0]
  403b86:	429e      	cmp	r6, r3
  403b88:	bf1c      	itt	ne
  403b8a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403b8e:	81a2      	strhne	r2, [r4, #12]
  403b90:	f1b8 0f01 	cmp.w	r8, #1
  403b94:	bf04      	itt	eq
  403b96:	f042 0201 	orreq.w	r2, r2, #1
  403b9a:	81a2      	strheq	r2, [r4, #12]
  403b9c:	b292      	uxth	r2, r2
  403b9e:	f012 0308 	ands.w	r3, r2, #8
  403ba2:	6127      	str	r7, [r4, #16]
  403ba4:	6166      	str	r6, [r4, #20]
  403ba6:	d00e      	beq.n	403bc6 <setvbuf+0x13e>
  403ba8:	07d1      	lsls	r1, r2, #31
  403baa:	d51a      	bpl.n	403be2 <setvbuf+0x15a>
  403bac:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403bae:	4276      	negs	r6, r6
  403bb0:	2300      	movs	r3, #0
  403bb2:	f015 0501 	ands.w	r5, r5, #1
  403bb6:	61a6      	str	r6, [r4, #24]
  403bb8:	60a3      	str	r3, [r4, #8]
  403bba:	d009      	beq.n	403bd0 <setvbuf+0x148>
  403bbc:	2500      	movs	r5, #0
  403bbe:	4628      	mov	r0, r5
  403bc0:	b003      	add	sp, #12
  403bc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403bc6:	60a3      	str	r3, [r4, #8]
  403bc8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403bca:	f015 0501 	ands.w	r5, r5, #1
  403bce:	d1f5      	bne.n	403bbc <setvbuf+0x134>
  403bd0:	0593      	lsls	r3, r2, #22
  403bd2:	d4c0      	bmi.n	403b56 <setvbuf+0xce>
  403bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403bd6:	f000 fb61 	bl	40429c <__retarget_lock_release_recursive>
  403bda:	4628      	mov	r0, r5
  403bdc:	b003      	add	sp, #12
  403bde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403be2:	60a6      	str	r6, [r4, #8]
  403be4:	e7f0      	b.n	403bc8 <setvbuf+0x140>
  403be6:	4628      	mov	r0, r5
  403be8:	f000 f9a0 	bl	403f2c <__sinit>
  403bec:	e7c7      	b.n	403b7e <setvbuf+0xf6>
  403bee:	f04f 35ff 	mov.w	r5, #4294967295
  403bf2:	e7b0      	b.n	403b56 <setvbuf+0xce>
  403bf4:	f8dd 9000 	ldr.w	r9, [sp]
  403bf8:	45b1      	cmp	r9, r6
  403bfa:	d004      	beq.n	403c06 <setvbuf+0x17e>
  403bfc:	4648      	mov	r0, r9
  403bfe:	f7ff fb7d 	bl	4032fc <malloc>
  403c02:	4607      	mov	r7, r0
  403c04:	b920      	cbnz	r0, 403c10 <setvbuf+0x188>
  403c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c0a:	f04f 35ff 	mov.w	r5, #4294967295
  403c0e:	e792      	b.n	403b36 <setvbuf+0xae>
  403c10:	464e      	mov	r6, r9
  403c12:	e783      	b.n	403b1c <setvbuf+0x94>
  403c14:	20000110 	.word	0x20000110
	...

00403c40 <strlen>:
  403c40:	f890 f000 	pld	[r0]
  403c44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403c48:	f020 0107 	bic.w	r1, r0, #7
  403c4c:	f06f 0c00 	mvn.w	ip, #0
  403c50:	f010 0407 	ands.w	r4, r0, #7
  403c54:	f891 f020 	pld	[r1, #32]
  403c58:	f040 8049 	bne.w	403cee <strlen+0xae>
  403c5c:	f04f 0400 	mov.w	r4, #0
  403c60:	f06f 0007 	mvn.w	r0, #7
  403c64:	e9d1 2300 	ldrd	r2, r3, [r1]
  403c68:	f891 f040 	pld	[r1, #64]	; 0x40
  403c6c:	f100 0008 	add.w	r0, r0, #8
  403c70:	fa82 f24c 	uadd8	r2, r2, ip
  403c74:	faa4 f28c 	sel	r2, r4, ip
  403c78:	fa83 f34c 	uadd8	r3, r3, ip
  403c7c:	faa2 f38c 	sel	r3, r2, ip
  403c80:	bb4b      	cbnz	r3, 403cd6 <strlen+0x96>
  403c82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403c86:	fa82 f24c 	uadd8	r2, r2, ip
  403c8a:	f100 0008 	add.w	r0, r0, #8
  403c8e:	faa4 f28c 	sel	r2, r4, ip
  403c92:	fa83 f34c 	uadd8	r3, r3, ip
  403c96:	faa2 f38c 	sel	r3, r2, ip
  403c9a:	b9e3      	cbnz	r3, 403cd6 <strlen+0x96>
  403c9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403ca0:	fa82 f24c 	uadd8	r2, r2, ip
  403ca4:	f100 0008 	add.w	r0, r0, #8
  403ca8:	faa4 f28c 	sel	r2, r4, ip
  403cac:	fa83 f34c 	uadd8	r3, r3, ip
  403cb0:	faa2 f38c 	sel	r3, r2, ip
  403cb4:	b97b      	cbnz	r3, 403cd6 <strlen+0x96>
  403cb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403cba:	f101 0120 	add.w	r1, r1, #32
  403cbe:	fa82 f24c 	uadd8	r2, r2, ip
  403cc2:	f100 0008 	add.w	r0, r0, #8
  403cc6:	faa4 f28c 	sel	r2, r4, ip
  403cca:	fa83 f34c 	uadd8	r3, r3, ip
  403cce:	faa2 f38c 	sel	r3, r2, ip
  403cd2:	2b00      	cmp	r3, #0
  403cd4:	d0c6      	beq.n	403c64 <strlen+0x24>
  403cd6:	2a00      	cmp	r2, #0
  403cd8:	bf04      	itt	eq
  403cda:	3004      	addeq	r0, #4
  403cdc:	461a      	moveq	r2, r3
  403cde:	ba12      	rev	r2, r2
  403ce0:	fab2 f282 	clz	r2, r2
  403ce4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403ce8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403cec:	4770      	bx	lr
  403cee:	e9d1 2300 	ldrd	r2, r3, [r1]
  403cf2:	f004 0503 	and.w	r5, r4, #3
  403cf6:	f1c4 0000 	rsb	r0, r4, #0
  403cfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403cfe:	f014 0f04 	tst.w	r4, #4
  403d02:	f891 f040 	pld	[r1, #64]	; 0x40
  403d06:	fa0c f505 	lsl.w	r5, ip, r5
  403d0a:	ea62 0205 	orn	r2, r2, r5
  403d0e:	bf1c      	itt	ne
  403d10:	ea63 0305 	ornne	r3, r3, r5
  403d14:	4662      	movne	r2, ip
  403d16:	f04f 0400 	mov.w	r4, #0
  403d1a:	e7a9      	b.n	403c70 <strlen+0x30>

00403d1c <register_fini>:
  403d1c:	4b02      	ldr	r3, [pc, #8]	; (403d28 <register_fini+0xc>)
  403d1e:	b113      	cbz	r3, 403d26 <register_fini+0xa>
  403d20:	4802      	ldr	r0, [pc, #8]	; (403d2c <register_fini+0x10>)
  403d22:	f000 b805 	b.w	403d30 <atexit>
  403d26:	4770      	bx	lr
  403d28:	00000000 	.word	0x00000000
  403d2c:	00403f9d 	.word	0x00403f9d

00403d30 <atexit>:
  403d30:	2300      	movs	r3, #0
  403d32:	4601      	mov	r1, r0
  403d34:	461a      	mov	r2, r3
  403d36:	4618      	mov	r0, r3
  403d38:	f000 bb3a 	b.w	4043b0 <__register_exitproc>

00403d3c <__sflush_r>:
  403d3c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403d40:	b29a      	uxth	r2, r3
  403d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d46:	460d      	mov	r5, r1
  403d48:	0711      	lsls	r1, r2, #28
  403d4a:	4680      	mov	r8, r0
  403d4c:	d43a      	bmi.n	403dc4 <__sflush_r+0x88>
  403d4e:	686a      	ldr	r2, [r5, #4]
  403d50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403d54:	2a00      	cmp	r2, #0
  403d56:	81ab      	strh	r3, [r5, #12]
  403d58:	dd6f      	ble.n	403e3a <__sflush_r+0xfe>
  403d5a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403d5c:	2c00      	cmp	r4, #0
  403d5e:	d049      	beq.n	403df4 <__sflush_r+0xb8>
  403d60:	2200      	movs	r2, #0
  403d62:	b29b      	uxth	r3, r3
  403d64:	f8d8 6000 	ldr.w	r6, [r8]
  403d68:	f8c8 2000 	str.w	r2, [r8]
  403d6c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403d70:	d067      	beq.n	403e42 <__sflush_r+0x106>
  403d72:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403d74:	075f      	lsls	r7, r3, #29
  403d76:	d505      	bpl.n	403d84 <__sflush_r+0x48>
  403d78:	6869      	ldr	r1, [r5, #4]
  403d7a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403d7c:	1a52      	subs	r2, r2, r1
  403d7e:	b10b      	cbz	r3, 403d84 <__sflush_r+0x48>
  403d80:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403d82:	1ad2      	subs	r2, r2, r3
  403d84:	2300      	movs	r3, #0
  403d86:	69e9      	ldr	r1, [r5, #28]
  403d88:	4640      	mov	r0, r8
  403d8a:	47a0      	blx	r4
  403d8c:	1c44      	adds	r4, r0, #1
  403d8e:	d03c      	beq.n	403e0a <__sflush_r+0xce>
  403d90:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403d94:	692a      	ldr	r2, [r5, #16]
  403d96:	602a      	str	r2, [r5, #0]
  403d98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403d9c:	2200      	movs	r2, #0
  403d9e:	81ab      	strh	r3, [r5, #12]
  403da0:	04db      	lsls	r3, r3, #19
  403da2:	606a      	str	r2, [r5, #4]
  403da4:	d447      	bmi.n	403e36 <__sflush_r+0xfa>
  403da6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403da8:	f8c8 6000 	str.w	r6, [r8]
  403dac:	b311      	cbz	r1, 403df4 <__sflush_r+0xb8>
  403dae:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403db2:	4299      	cmp	r1, r3
  403db4:	d002      	beq.n	403dbc <__sflush_r+0x80>
  403db6:	4640      	mov	r0, r8
  403db8:	f000 f95a 	bl	404070 <_free_r>
  403dbc:	2000      	movs	r0, #0
  403dbe:	6328      	str	r0, [r5, #48]	; 0x30
  403dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403dc4:	692e      	ldr	r6, [r5, #16]
  403dc6:	b1ae      	cbz	r6, 403df4 <__sflush_r+0xb8>
  403dc8:	682c      	ldr	r4, [r5, #0]
  403dca:	602e      	str	r6, [r5, #0]
  403dcc:	0791      	lsls	r1, r2, #30
  403dce:	bf0c      	ite	eq
  403dd0:	696b      	ldreq	r3, [r5, #20]
  403dd2:	2300      	movne	r3, #0
  403dd4:	1ba4      	subs	r4, r4, r6
  403dd6:	60ab      	str	r3, [r5, #8]
  403dd8:	e00a      	b.n	403df0 <__sflush_r+0xb4>
  403dda:	4623      	mov	r3, r4
  403ddc:	4632      	mov	r2, r6
  403dde:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403de0:	69e9      	ldr	r1, [r5, #28]
  403de2:	4640      	mov	r0, r8
  403de4:	47b8      	blx	r7
  403de6:	2800      	cmp	r0, #0
  403de8:	eba4 0400 	sub.w	r4, r4, r0
  403dec:	4406      	add	r6, r0
  403dee:	dd04      	ble.n	403dfa <__sflush_r+0xbe>
  403df0:	2c00      	cmp	r4, #0
  403df2:	dcf2      	bgt.n	403dda <__sflush_r+0x9e>
  403df4:	2000      	movs	r0, #0
  403df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403dfa:	89ab      	ldrh	r3, [r5, #12]
  403dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e00:	81ab      	strh	r3, [r5, #12]
  403e02:	f04f 30ff 	mov.w	r0, #4294967295
  403e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e0a:	f8d8 4000 	ldr.w	r4, [r8]
  403e0e:	2c1d      	cmp	r4, #29
  403e10:	d8f3      	bhi.n	403dfa <__sflush_r+0xbe>
  403e12:	4b19      	ldr	r3, [pc, #100]	; (403e78 <__sflush_r+0x13c>)
  403e14:	40e3      	lsrs	r3, r4
  403e16:	43db      	mvns	r3, r3
  403e18:	f013 0301 	ands.w	r3, r3, #1
  403e1c:	d1ed      	bne.n	403dfa <__sflush_r+0xbe>
  403e1e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403e22:	606b      	str	r3, [r5, #4]
  403e24:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403e28:	6929      	ldr	r1, [r5, #16]
  403e2a:	81ab      	strh	r3, [r5, #12]
  403e2c:	04da      	lsls	r2, r3, #19
  403e2e:	6029      	str	r1, [r5, #0]
  403e30:	d5b9      	bpl.n	403da6 <__sflush_r+0x6a>
  403e32:	2c00      	cmp	r4, #0
  403e34:	d1b7      	bne.n	403da6 <__sflush_r+0x6a>
  403e36:	6528      	str	r0, [r5, #80]	; 0x50
  403e38:	e7b5      	b.n	403da6 <__sflush_r+0x6a>
  403e3a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403e3c:	2a00      	cmp	r2, #0
  403e3e:	dc8c      	bgt.n	403d5a <__sflush_r+0x1e>
  403e40:	e7d8      	b.n	403df4 <__sflush_r+0xb8>
  403e42:	2301      	movs	r3, #1
  403e44:	69e9      	ldr	r1, [r5, #28]
  403e46:	4640      	mov	r0, r8
  403e48:	47a0      	blx	r4
  403e4a:	1c43      	adds	r3, r0, #1
  403e4c:	4602      	mov	r2, r0
  403e4e:	d002      	beq.n	403e56 <__sflush_r+0x11a>
  403e50:	89ab      	ldrh	r3, [r5, #12]
  403e52:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403e54:	e78e      	b.n	403d74 <__sflush_r+0x38>
  403e56:	f8d8 3000 	ldr.w	r3, [r8]
  403e5a:	2b00      	cmp	r3, #0
  403e5c:	d0f8      	beq.n	403e50 <__sflush_r+0x114>
  403e5e:	2b1d      	cmp	r3, #29
  403e60:	d001      	beq.n	403e66 <__sflush_r+0x12a>
  403e62:	2b16      	cmp	r3, #22
  403e64:	d102      	bne.n	403e6c <__sflush_r+0x130>
  403e66:	f8c8 6000 	str.w	r6, [r8]
  403e6a:	e7c3      	b.n	403df4 <__sflush_r+0xb8>
  403e6c:	89ab      	ldrh	r3, [r5, #12]
  403e6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e72:	81ab      	strh	r3, [r5, #12]
  403e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403e78:	20400001 	.word	0x20400001

00403e7c <_fflush_r>:
  403e7c:	b538      	push	{r3, r4, r5, lr}
  403e7e:	460d      	mov	r5, r1
  403e80:	4604      	mov	r4, r0
  403e82:	b108      	cbz	r0, 403e88 <_fflush_r+0xc>
  403e84:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403e86:	b1bb      	cbz	r3, 403eb8 <_fflush_r+0x3c>
  403e88:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  403e8c:	b188      	cbz	r0, 403eb2 <_fflush_r+0x36>
  403e8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403e90:	07db      	lsls	r3, r3, #31
  403e92:	d401      	bmi.n	403e98 <_fflush_r+0x1c>
  403e94:	0581      	lsls	r1, r0, #22
  403e96:	d517      	bpl.n	403ec8 <_fflush_r+0x4c>
  403e98:	4620      	mov	r0, r4
  403e9a:	4629      	mov	r1, r5
  403e9c:	f7ff ff4e 	bl	403d3c <__sflush_r>
  403ea0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403ea2:	07da      	lsls	r2, r3, #31
  403ea4:	4604      	mov	r4, r0
  403ea6:	d402      	bmi.n	403eae <_fflush_r+0x32>
  403ea8:	89ab      	ldrh	r3, [r5, #12]
  403eaa:	059b      	lsls	r3, r3, #22
  403eac:	d507      	bpl.n	403ebe <_fflush_r+0x42>
  403eae:	4620      	mov	r0, r4
  403eb0:	bd38      	pop	{r3, r4, r5, pc}
  403eb2:	4604      	mov	r4, r0
  403eb4:	4620      	mov	r0, r4
  403eb6:	bd38      	pop	{r3, r4, r5, pc}
  403eb8:	f000 f838 	bl	403f2c <__sinit>
  403ebc:	e7e4      	b.n	403e88 <_fflush_r+0xc>
  403ebe:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403ec0:	f000 f9ec 	bl	40429c <__retarget_lock_release_recursive>
  403ec4:	4620      	mov	r0, r4
  403ec6:	bd38      	pop	{r3, r4, r5, pc}
  403ec8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403eca:	f000 f9e5 	bl	404298 <__retarget_lock_acquire_recursive>
  403ece:	e7e3      	b.n	403e98 <_fflush_r+0x1c>

00403ed0 <_cleanup_r>:
  403ed0:	4901      	ldr	r1, [pc, #4]	; (403ed8 <_cleanup_r+0x8>)
  403ed2:	f000 b9b3 	b.w	40423c <_fwalk_reent>
  403ed6:	bf00      	nop
  403ed8:	00404499 	.word	0x00404499

00403edc <std.isra.0>:
  403edc:	b510      	push	{r4, lr}
  403ede:	2300      	movs	r3, #0
  403ee0:	4604      	mov	r4, r0
  403ee2:	8181      	strh	r1, [r0, #12]
  403ee4:	81c2      	strh	r2, [r0, #14]
  403ee6:	6003      	str	r3, [r0, #0]
  403ee8:	6043      	str	r3, [r0, #4]
  403eea:	6083      	str	r3, [r0, #8]
  403eec:	6643      	str	r3, [r0, #100]	; 0x64
  403eee:	6103      	str	r3, [r0, #16]
  403ef0:	6143      	str	r3, [r0, #20]
  403ef2:	6183      	str	r3, [r0, #24]
  403ef4:	4619      	mov	r1, r3
  403ef6:	2208      	movs	r2, #8
  403ef8:	305c      	adds	r0, #92	; 0x5c
  403efa:	f7ff fd51 	bl	4039a0 <memset>
  403efe:	4807      	ldr	r0, [pc, #28]	; (403f1c <std.isra.0+0x40>)
  403f00:	4907      	ldr	r1, [pc, #28]	; (403f20 <std.isra.0+0x44>)
  403f02:	4a08      	ldr	r2, [pc, #32]	; (403f24 <std.isra.0+0x48>)
  403f04:	4b08      	ldr	r3, [pc, #32]	; (403f28 <std.isra.0+0x4c>)
  403f06:	6220      	str	r0, [r4, #32]
  403f08:	61e4      	str	r4, [r4, #28]
  403f0a:	6261      	str	r1, [r4, #36]	; 0x24
  403f0c:	62a2      	str	r2, [r4, #40]	; 0x28
  403f0e:	62e3      	str	r3, [r4, #44]	; 0x2c
  403f10:	f104 0058 	add.w	r0, r4, #88	; 0x58
  403f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403f18:	f000 b9ba 	b.w	404290 <__retarget_lock_init_recursive>
  403f1c:	004042fd 	.word	0x004042fd
  403f20:	00404321 	.word	0x00404321
  403f24:	0040435d 	.word	0x0040435d
  403f28:	0040437d 	.word	0x0040437d

00403f2c <__sinit>:
  403f2c:	b510      	push	{r4, lr}
  403f2e:	4604      	mov	r4, r0
  403f30:	4812      	ldr	r0, [pc, #72]	; (403f7c <__sinit+0x50>)
  403f32:	f000 f9b1 	bl	404298 <__retarget_lock_acquire_recursive>
  403f36:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403f38:	b9d2      	cbnz	r2, 403f70 <__sinit+0x44>
  403f3a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  403f3e:	4810      	ldr	r0, [pc, #64]	; (403f80 <__sinit+0x54>)
  403f40:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  403f44:	2103      	movs	r1, #3
  403f46:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  403f4a:	63e0      	str	r0, [r4, #60]	; 0x3c
  403f4c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  403f50:	6860      	ldr	r0, [r4, #4]
  403f52:	2104      	movs	r1, #4
  403f54:	f7ff ffc2 	bl	403edc <std.isra.0>
  403f58:	2201      	movs	r2, #1
  403f5a:	2109      	movs	r1, #9
  403f5c:	68a0      	ldr	r0, [r4, #8]
  403f5e:	f7ff ffbd 	bl	403edc <std.isra.0>
  403f62:	2202      	movs	r2, #2
  403f64:	2112      	movs	r1, #18
  403f66:	68e0      	ldr	r0, [r4, #12]
  403f68:	f7ff ffb8 	bl	403edc <std.isra.0>
  403f6c:	2301      	movs	r3, #1
  403f6e:	63a3      	str	r3, [r4, #56]	; 0x38
  403f70:	4802      	ldr	r0, [pc, #8]	; (403f7c <__sinit+0x50>)
  403f72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403f76:	f000 b991 	b.w	40429c <__retarget_lock_release_recursive>
  403f7a:	bf00      	nop
  403f7c:	20003050 	.word	0x20003050
  403f80:	00403ed1 	.word	0x00403ed1

00403f84 <__sfp_lock_acquire>:
  403f84:	4801      	ldr	r0, [pc, #4]	; (403f8c <__sfp_lock_acquire+0x8>)
  403f86:	f000 b987 	b.w	404298 <__retarget_lock_acquire_recursive>
  403f8a:	bf00      	nop
  403f8c:	20003064 	.word	0x20003064

00403f90 <__sfp_lock_release>:
  403f90:	4801      	ldr	r0, [pc, #4]	; (403f98 <__sfp_lock_release+0x8>)
  403f92:	f000 b983 	b.w	40429c <__retarget_lock_release_recursive>
  403f96:	bf00      	nop
  403f98:	20003064 	.word	0x20003064

00403f9c <__libc_fini_array>:
  403f9c:	b538      	push	{r3, r4, r5, lr}
  403f9e:	4c0a      	ldr	r4, [pc, #40]	; (403fc8 <__libc_fini_array+0x2c>)
  403fa0:	4d0a      	ldr	r5, [pc, #40]	; (403fcc <__libc_fini_array+0x30>)
  403fa2:	1b64      	subs	r4, r4, r5
  403fa4:	10a4      	asrs	r4, r4, #2
  403fa6:	d00a      	beq.n	403fbe <__libc_fini_array+0x22>
  403fa8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403fac:	3b01      	subs	r3, #1
  403fae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403fb2:	3c01      	subs	r4, #1
  403fb4:	f855 3904 	ldr.w	r3, [r5], #-4
  403fb8:	4798      	blx	r3
  403fba:	2c00      	cmp	r4, #0
  403fbc:	d1f9      	bne.n	403fb2 <__libc_fini_array+0x16>
  403fbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403fc2:	f000 bba9 	b.w	404718 <_fini>
  403fc6:	bf00      	nop
  403fc8:	00404728 	.word	0x00404728
  403fcc:	00404724 	.word	0x00404724

00403fd0 <_malloc_trim_r>:
  403fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403fd2:	4f24      	ldr	r7, [pc, #144]	; (404064 <_malloc_trim_r+0x94>)
  403fd4:	460c      	mov	r4, r1
  403fd6:	4606      	mov	r6, r0
  403fd8:	f7ff fd30 	bl	403a3c <__malloc_lock>
  403fdc:	68bb      	ldr	r3, [r7, #8]
  403fde:	685d      	ldr	r5, [r3, #4]
  403fe0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403fe4:	310f      	adds	r1, #15
  403fe6:	f025 0503 	bic.w	r5, r5, #3
  403fea:	4429      	add	r1, r5
  403fec:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403ff0:	f021 010f 	bic.w	r1, r1, #15
  403ff4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403ff8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403ffc:	db07      	blt.n	40400e <_malloc_trim_r+0x3e>
  403ffe:	2100      	movs	r1, #0
  404000:	4630      	mov	r0, r6
  404002:	f7ff fd27 	bl	403a54 <_sbrk_r>
  404006:	68bb      	ldr	r3, [r7, #8]
  404008:	442b      	add	r3, r5
  40400a:	4298      	cmp	r0, r3
  40400c:	d004      	beq.n	404018 <_malloc_trim_r+0x48>
  40400e:	4630      	mov	r0, r6
  404010:	f7ff fd1a 	bl	403a48 <__malloc_unlock>
  404014:	2000      	movs	r0, #0
  404016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404018:	4261      	negs	r1, r4
  40401a:	4630      	mov	r0, r6
  40401c:	f7ff fd1a 	bl	403a54 <_sbrk_r>
  404020:	3001      	adds	r0, #1
  404022:	d00d      	beq.n	404040 <_malloc_trim_r+0x70>
  404024:	4b10      	ldr	r3, [pc, #64]	; (404068 <_malloc_trim_r+0x98>)
  404026:	68ba      	ldr	r2, [r7, #8]
  404028:	6819      	ldr	r1, [r3, #0]
  40402a:	1b2d      	subs	r5, r5, r4
  40402c:	f045 0501 	orr.w	r5, r5, #1
  404030:	4630      	mov	r0, r6
  404032:	1b09      	subs	r1, r1, r4
  404034:	6055      	str	r5, [r2, #4]
  404036:	6019      	str	r1, [r3, #0]
  404038:	f7ff fd06 	bl	403a48 <__malloc_unlock>
  40403c:	2001      	movs	r0, #1
  40403e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404040:	2100      	movs	r1, #0
  404042:	4630      	mov	r0, r6
  404044:	f7ff fd06 	bl	403a54 <_sbrk_r>
  404048:	68ba      	ldr	r2, [r7, #8]
  40404a:	1a83      	subs	r3, r0, r2
  40404c:	2b0f      	cmp	r3, #15
  40404e:	ddde      	ble.n	40400e <_malloc_trim_r+0x3e>
  404050:	4c06      	ldr	r4, [pc, #24]	; (40406c <_malloc_trim_r+0x9c>)
  404052:	4905      	ldr	r1, [pc, #20]	; (404068 <_malloc_trim_r+0x98>)
  404054:	6824      	ldr	r4, [r4, #0]
  404056:	f043 0301 	orr.w	r3, r3, #1
  40405a:	1b00      	subs	r0, r0, r4
  40405c:	6053      	str	r3, [r2, #4]
  40405e:	6008      	str	r0, [r1, #0]
  404060:	e7d5      	b.n	40400e <_malloc_trim_r+0x3e>
  404062:	bf00      	nop
  404064:	20000540 	.word	0x20000540
  404068:	20000bf4 	.word	0x20000bf4
  40406c:	20000948 	.word	0x20000948

00404070 <_free_r>:
  404070:	2900      	cmp	r1, #0
  404072:	d044      	beq.n	4040fe <_free_r+0x8e>
  404074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404078:	460d      	mov	r5, r1
  40407a:	4680      	mov	r8, r0
  40407c:	f7ff fcde 	bl	403a3c <__malloc_lock>
  404080:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404084:	4969      	ldr	r1, [pc, #420]	; (40422c <_free_r+0x1bc>)
  404086:	f027 0301 	bic.w	r3, r7, #1
  40408a:	f1a5 0408 	sub.w	r4, r5, #8
  40408e:	18e2      	adds	r2, r4, r3
  404090:	688e      	ldr	r6, [r1, #8]
  404092:	6850      	ldr	r0, [r2, #4]
  404094:	42b2      	cmp	r2, r6
  404096:	f020 0003 	bic.w	r0, r0, #3
  40409a:	d05e      	beq.n	40415a <_free_r+0xea>
  40409c:	07fe      	lsls	r6, r7, #31
  40409e:	6050      	str	r0, [r2, #4]
  4040a0:	d40b      	bmi.n	4040ba <_free_r+0x4a>
  4040a2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4040a6:	1be4      	subs	r4, r4, r7
  4040a8:	f101 0e08 	add.w	lr, r1, #8
  4040ac:	68a5      	ldr	r5, [r4, #8]
  4040ae:	4575      	cmp	r5, lr
  4040b0:	443b      	add	r3, r7
  4040b2:	d06d      	beq.n	404190 <_free_r+0x120>
  4040b4:	68e7      	ldr	r7, [r4, #12]
  4040b6:	60ef      	str	r7, [r5, #12]
  4040b8:	60bd      	str	r5, [r7, #8]
  4040ba:	1815      	adds	r5, r2, r0
  4040bc:	686d      	ldr	r5, [r5, #4]
  4040be:	07ed      	lsls	r5, r5, #31
  4040c0:	d53e      	bpl.n	404140 <_free_r+0xd0>
  4040c2:	f043 0201 	orr.w	r2, r3, #1
  4040c6:	6062      	str	r2, [r4, #4]
  4040c8:	50e3      	str	r3, [r4, r3]
  4040ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4040ce:	d217      	bcs.n	404100 <_free_r+0x90>
  4040d0:	08db      	lsrs	r3, r3, #3
  4040d2:	1c58      	adds	r0, r3, #1
  4040d4:	109a      	asrs	r2, r3, #2
  4040d6:	684d      	ldr	r5, [r1, #4]
  4040d8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4040dc:	60a7      	str	r7, [r4, #8]
  4040de:	2301      	movs	r3, #1
  4040e0:	4093      	lsls	r3, r2
  4040e2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4040e6:	432b      	orrs	r3, r5
  4040e8:	3a08      	subs	r2, #8
  4040ea:	60e2      	str	r2, [r4, #12]
  4040ec:	604b      	str	r3, [r1, #4]
  4040ee:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4040f2:	60fc      	str	r4, [r7, #12]
  4040f4:	4640      	mov	r0, r8
  4040f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4040fa:	f7ff bca5 	b.w	403a48 <__malloc_unlock>
  4040fe:	4770      	bx	lr
  404100:	0a5a      	lsrs	r2, r3, #9
  404102:	2a04      	cmp	r2, #4
  404104:	d852      	bhi.n	4041ac <_free_r+0x13c>
  404106:	099a      	lsrs	r2, r3, #6
  404108:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40410c:	00ff      	lsls	r7, r7, #3
  40410e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404112:	19c8      	adds	r0, r1, r7
  404114:	59ca      	ldr	r2, [r1, r7]
  404116:	3808      	subs	r0, #8
  404118:	4290      	cmp	r0, r2
  40411a:	d04f      	beq.n	4041bc <_free_r+0x14c>
  40411c:	6851      	ldr	r1, [r2, #4]
  40411e:	f021 0103 	bic.w	r1, r1, #3
  404122:	428b      	cmp	r3, r1
  404124:	d232      	bcs.n	40418c <_free_r+0x11c>
  404126:	6892      	ldr	r2, [r2, #8]
  404128:	4290      	cmp	r0, r2
  40412a:	d1f7      	bne.n	40411c <_free_r+0xac>
  40412c:	68c3      	ldr	r3, [r0, #12]
  40412e:	60a0      	str	r0, [r4, #8]
  404130:	60e3      	str	r3, [r4, #12]
  404132:	609c      	str	r4, [r3, #8]
  404134:	60c4      	str	r4, [r0, #12]
  404136:	4640      	mov	r0, r8
  404138:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40413c:	f7ff bc84 	b.w	403a48 <__malloc_unlock>
  404140:	6895      	ldr	r5, [r2, #8]
  404142:	4f3b      	ldr	r7, [pc, #236]	; (404230 <_free_r+0x1c0>)
  404144:	42bd      	cmp	r5, r7
  404146:	4403      	add	r3, r0
  404148:	d040      	beq.n	4041cc <_free_r+0x15c>
  40414a:	68d0      	ldr	r0, [r2, #12]
  40414c:	60e8      	str	r0, [r5, #12]
  40414e:	f043 0201 	orr.w	r2, r3, #1
  404152:	6085      	str	r5, [r0, #8]
  404154:	6062      	str	r2, [r4, #4]
  404156:	50e3      	str	r3, [r4, r3]
  404158:	e7b7      	b.n	4040ca <_free_r+0x5a>
  40415a:	07ff      	lsls	r7, r7, #31
  40415c:	4403      	add	r3, r0
  40415e:	d407      	bmi.n	404170 <_free_r+0x100>
  404160:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404164:	1aa4      	subs	r4, r4, r2
  404166:	4413      	add	r3, r2
  404168:	68a0      	ldr	r0, [r4, #8]
  40416a:	68e2      	ldr	r2, [r4, #12]
  40416c:	60c2      	str	r2, [r0, #12]
  40416e:	6090      	str	r0, [r2, #8]
  404170:	4a30      	ldr	r2, [pc, #192]	; (404234 <_free_r+0x1c4>)
  404172:	6812      	ldr	r2, [r2, #0]
  404174:	f043 0001 	orr.w	r0, r3, #1
  404178:	4293      	cmp	r3, r2
  40417a:	6060      	str	r0, [r4, #4]
  40417c:	608c      	str	r4, [r1, #8]
  40417e:	d3b9      	bcc.n	4040f4 <_free_r+0x84>
  404180:	4b2d      	ldr	r3, [pc, #180]	; (404238 <_free_r+0x1c8>)
  404182:	4640      	mov	r0, r8
  404184:	6819      	ldr	r1, [r3, #0]
  404186:	f7ff ff23 	bl	403fd0 <_malloc_trim_r>
  40418a:	e7b3      	b.n	4040f4 <_free_r+0x84>
  40418c:	4610      	mov	r0, r2
  40418e:	e7cd      	b.n	40412c <_free_r+0xbc>
  404190:	1811      	adds	r1, r2, r0
  404192:	6849      	ldr	r1, [r1, #4]
  404194:	07c9      	lsls	r1, r1, #31
  404196:	d444      	bmi.n	404222 <_free_r+0x1b2>
  404198:	6891      	ldr	r1, [r2, #8]
  40419a:	68d2      	ldr	r2, [r2, #12]
  40419c:	60ca      	str	r2, [r1, #12]
  40419e:	4403      	add	r3, r0
  4041a0:	f043 0001 	orr.w	r0, r3, #1
  4041a4:	6091      	str	r1, [r2, #8]
  4041a6:	6060      	str	r0, [r4, #4]
  4041a8:	50e3      	str	r3, [r4, r3]
  4041aa:	e7a3      	b.n	4040f4 <_free_r+0x84>
  4041ac:	2a14      	cmp	r2, #20
  4041ae:	d816      	bhi.n	4041de <_free_r+0x16e>
  4041b0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4041b4:	00ff      	lsls	r7, r7, #3
  4041b6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4041ba:	e7aa      	b.n	404112 <_free_r+0xa2>
  4041bc:	10aa      	asrs	r2, r5, #2
  4041be:	2301      	movs	r3, #1
  4041c0:	684d      	ldr	r5, [r1, #4]
  4041c2:	4093      	lsls	r3, r2
  4041c4:	432b      	orrs	r3, r5
  4041c6:	604b      	str	r3, [r1, #4]
  4041c8:	4603      	mov	r3, r0
  4041ca:	e7b0      	b.n	40412e <_free_r+0xbe>
  4041cc:	f043 0201 	orr.w	r2, r3, #1
  4041d0:	614c      	str	r4, [r1, #20]
  4041d2:	610c      	str	r4, [r1, #16]
  4041d4:	60e5      	str	r5, [r4, #12]
  4041d6:	60a5      	str	r5, [r4, #8]
  4041d8:	6062      	str	r2, [r4, #4]
  4041da:	50e3      	str	r3, [r4, r3]
  4041dc:	e78a      	b.n	4040f4 <_free_r+0x84>
  4041de:	2a54      	cmp	r2, #84	; 0x54
  4041e0:	d806      	bhi.n	4041f0 <_free_r+0x180>
  4041e2:	0b1a      	lsrs	r2, r3, #12
  4041e4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4041e8:	00ff      	lsls	r7, r7, #3
  4041ea:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4041ee:	e790      	b.n	404112 <_free_r+0xa2>
  4041f0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4041f4:	d806      	bhi.n	404204 <_free_r+0x194>
  4041f6:	0bda      	lsrs	r2, r3, #15
  4041f8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4041fc:	00ff      	lsls	r7, r7, #3
  4041fe:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404202:	e786      	b.n	404112 <_free_r+0xa2>
  404204:	f240 5054 	movw	r0, #1364	; 0x554
  404208:	4282      	cmp	r2, r0
  40420a:	d806      	bhi.n	40421a <_free_r+0x1aa>
  40420c:	0c9a      	lsrs	r2, r3, #18
  40420e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404212:	00ff      	lsls	r7, r7, #3
  404214:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404218:	e77b      	b.n	404112 <_free_r+0xa2>
  40421a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40421e:	257e      	movs	r5, #126	; 0x7e
  404220:	e777      	b.n	404112 <_free_r+0xa2>
  404222:	f043 0101 	orr.w	r1, r3, #1
  404226:	6061      	str	r1, [r4, #4]
  404228:	6013      	str	r3, [r2, #0]
  40422a:	e763      	b.n	4040f4 <_free_r+0x84>
  40422c:	20000540 	.word	0x20000540
  404230:	20000548 	.word	0x20000548
  404234:	2000094c 	.word	0x2000094c
  404238:	20000c24 	.word	0x20000c24

0040423c <_fwalk_reent>:
  40423c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404240:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404244:	d01f      	beq.n	404286 <_fwalk_reent+0x4a>
  404246:	4688      	mov	r8, r1
  404248:	4606      	mov	r6, r0
  40424a:	f04f 0900 	mov.w	r9, #0
  40424e:	687d      	ldr	r5, [r7, #4]
  404250:	68bc      	ldr	r4, [r7, #8]
  404252:	3d01      	subs	r5, #1
  404254:	d411      	bmi.n	40427a <_fwalk_reent+0x3e>
  404256:	89a3      	ldrh	r3, [r4, #12]
  404258:	2b01      	cmp	r3, #1
  40425a:	f105 35ff 	add.w	r5, r5, #4294967295
  40425e:	d908      	bls.n	404272 <_fwalk_reent+0x36>
  404260:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404264:	3301      	adds	r3, #1
  404266:	4621      	mov	r1, r4
  404268:	4630      	mov	r0, r6
  40426a:	d002      	beq.n	404272 <_fwalk_reent+0x36>
  40426c:	47c0      	blx	r8
  40426e:	ea49 0900 	orr.w	r9, r9, r0
  404272:	1c6b      	adds	r3, r5, #1
  404274:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404278:	d1ed      	bne.n	404256 <_fwalk_reent+0x1a>
  40427a:	683f      	ldr	r7, [r7, #0]
  40427c:	2f00      	cmp	r7, #0
  40427e:	d1e6      	bne.n	40424e <_fwalk_reent+0x12>
  404280:	4648      	mov	r0, r9
  404282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404286:	46b9      	mov	r9, r7
  404288:	4648      	mov	r0, r9
  40428a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40428e:	bf00      	nop

00404290 <__retarget_lock_init_recursive>:
  404290:	4770      	bx	lr
  404292:	bf00      	nop

00404294 <__retarget_lock_close_recursive>:
  404294:	4770      	bx	lr
  404296:	bf00      	nop

00404298 <__retarget_lock_acquire_recursive>:
  404298:	4770      	bx	lr
  40429a:	bf00      	nop

0040429c <__retarget_lock_release_recursive>:
  40429c:	4770      	bx	lr
  40429e:	bf00      	nop

004042a0 <__swhatbuf_r>:
  4042a0:	b570      	push	{r4, r5, r6, lr}
  4042a2:	460c      	mov	r4, r1
  4042a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4042a8:	2900      	cmp	r1, #0
  4042aa:	b090      	sub	sp, #64	; 0x40
  4042ac:	4615      	mov	r5, r2
  4042ae:	461e      	mov	r6, r3
  4042b0:	db14      	blt.n	4042dc <__swhatbuf_r+0x3c>
  4042b2:	aa01      	add	r2, sp, #4
  4042b4:	f000 f952 	bl	40455c <_fstat_r>
  4042b8:	2800      	cmp	r0, #0
  4042ba:	db0f      	blt.n	4042dc <__swhatbuf_r+0x3c>
  4042bc:	9a02      	ldr	r2, [sp, #8]
  4042be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4042c2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4042c6:	fab2 f282 	clz	r2, r2
  4042ca:	0952      	lsrs	r2, r2, #5
  4042cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4042d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4042d4:	6032      	str	r2, [r6, #0]
  4042d6:	602b      	str	r3, [r5, #0]
  4042d8:	b010      	add	sp, #64	; 0x40
  4042da:	bd70      	pop	{r4, r5, r6, pc}
  4042dc:	89a2      	ldrh	r2, [r4, #12]
  4042de:	2300      	movs	r3, #0
  4042e0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4042e4:	6033      	str	r3, [r6, #0]
  4042e6:	d004      	beq.n	4042f2 <__swhatbuf_r+0x52>
  4042e8:	2240      	movs	r2, #64	; 0x40
  4042ea:	4618      	mov	r0, r3
  4042ec:	602a      	str	r2, [r5, #0]
  4042ee:	b010      	add	sp, #64	; 0x40
  4042f0:	bd70      	pop	{r4, r5, r6, pc}
  4042f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4042f6:	602b      	str	r3, [r5, #0]
  4042f8:	b010      	add	sp, #64	; 0x40
  4042fa:	bd70      	pop	{r4, r5, r6, pc}

004042fc <__sread>:
  4042fc:	b510      	push	{r4, lr}
  4042fe:	460c      	mov	r4, r1
  404300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404304:	f000 f954 	bl	4045b0 <_read_r>
  404308:	2800      	cmp	r0, #0
  40430a:	db03      	blt.n	404314 <__sread+0x18>
  40430c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40430e:	4403      	add	r3, r0
  404310:	6523      	str	r3, [r4, #80]	; 0x50
  404312:	bd10      	pop	{r4, pc}
  404314:	89a3      	ldrh	r3, [r4, #12]
  404316:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40431a:	81a3      	strh	r3, [r4, #12]
  40431c:	bd10      	pop	{r4, pc}
  40431e:	bf00      	nop

00404320 <__swrite>:
  404320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404324:	4616      	mov	r6, r2
  404326:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40432a:	461f      	mov	r7, r3
  40432c:	05d3      	lsls	r3, r2, #23
  40432e:	460c      	mov	r4, r1
  404330:	4605      	mov	r5, r0
  404332:	d507      	bpl.n	404344 <__swrite+0x24>
  404334:	2200      	movs	r2, #0
  404336:	2302      	movs	r3, #2
  404338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40433c:	f000 f922 	bl	404584 <_lseek_r>
  404340:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404344:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404348:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40434c:	81a2      	strh	r2, [r4, #12]
  40434e:	463b      	mov	r3, r7
  404350:	4632      	mov	r2, r6
  404352:	4628      	mov	r0, r5
  404354:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404358:	f000 b814 	b.w	404384 <_write_r>

0040435c <__sseek>:
  40435c:	b510      	push	{r4, lr}
  40435e:	460c      	mov	r4, r1
  404360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404364:	f000 f90e 	bl	404584 <_lseek_r>
  404368:	89a3      	ldrh	r3, [r4, #12]
  40436a:	1c42      	adds	r2, r0, #1
  40436c:	bf0e      	itee	eq
  40436e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404372:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404376:	6520      	strne	r0, [r4, #80]	; 0x50
  404378:	81a3      	strh	r3, [r4, #12]
  40437a:	bd10      	pop	{r4, pc}

0040437c <__sclose>:
  40437c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404380:	f000 b878 	b.w	404474 <_close_r>

00404384 <_write_r>:
  404384:	b570      	push	{r4, r5, r6, lr}
  404386:	460d      	mov	r5, r1
  404388:	4c08      	ldr	r4, [pc, #32]	; (4043ac <_write_r+0x28>)
  40438a:	4611      	mov	r1, r2
  40438c:	4606      	mov	r6, r0
  40438e:	461a      	mov	r2, r3
  404390:	4628      	mov	r0, r5
  404392:	2300      	movs	r3, #0
  404394:	6023      	str	r3, [r4, #0]
  404396:	f7fd f9e5 	bl	401764 <_write>
  40439a:	1c43      	adds	r3, r0, #1
  40439c:	d000      	beq.n	4043a0 <_write_r+0x1c>
  40439e:	bd70      	pop	{r4, r5, r6, pc}
  4043a0:	6823      	ldr	r3, [r4, #0]
  4043a2:	2b00      	cmp	r3, #0
  4043a4:	d0fb      	beq.n	40439e <_write_r+0x1a>
  4043a6:	6033      	str	r3, [r6, #0]
  4043a8:	bd70      	pop	{r4, r5, r6, pc}
  4043aa:	bf00      	nop
  4043ac:	20003068 	.word	0x20003068

004043b0 <__register_exitproc>:
  4043b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4043b4:	4d2c      	ldr	r5, [pc, #176]	; (404468 <__register_exitproc+0xb8>)
  4043b6:	4606      	mov	r6, r0
  4043b8:	6828      	ldr	r0, [r5, #0]
  4043ba:	4698      	mov	r8, r3
  4043bc:	460f      	mov	r7, r1
  4043be:	4691      	mov	r9, r2
  4043c0:	f7ff ff6a 	bl	404298 <__retarget_lock_acquire_recursive>
  4043c4:	4b29      	ldr	r3, [pc, #164]	; (40446c <__register_exitproc+0xbc>)
  4043c6:	681c      	ldr	r4, [r3, #0]
  4043c8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4043cc:	2b00      	cmp	r3, #0
  4043ce:	d03e      	beq.n	40444e <__register_exitproc+0x9e>
  4043d0:	685a      	ldr	r2, [r3, #4]
  4043d2:	2a1f      	cmp	r2, #31
  4043d4:	dc1c      	bgt.n	404410 <__register_exitproc+0x60>
  4043d6:	f102 0e01 	add.w	lr, r2, #1
  4043da:	b176      	cbz	r6, 4043fa <__register_exitproc+0x4a>
  4043dc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4043e0:	2401      	movs	r4, #1
  4043e2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4043e6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4043ea:	4094      	lsls	r4, r2
  4043ec:	4320      	orrs	r0, r4
  4043ee:	2e02      	cmp	r6, #2
  4043f0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4043f4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4043f8:	d023      	beq.n	404442 <__register_exitproc+0x92>
  4043fa:	3202      	adds	r2, #2
  4043fc:	f8c3 e004 	str.w	lr, [r3, #4]
  404400:	6828      	ldr	r0, [r5, #0]
  404402:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404406:	f7ff ff49 	bl	40429c <__retarget_lock_release_recursive>
  40440a:	2000      	movs	r0, #0
  40440c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404410:	4b17      	ldr	r3, [pc, #92]	; (404470 <__register_exitproc+0xc0>)
  404412:	b30b      	cbz	r3, 404458 <__register_exitproc+0xa8>
  404414:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404418:	f7fe ff70 	bl	4032fc <malloc>
  40441c:	4603      	mov	r3, r0
  40441e:	b1d8      	cbz	r0, 404458 <__register_exitproc+0xa8>
  404420:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404424:	6002      	str	r2, [r0, #0]
  404426:	2100      	movs	r1, #0
  404428:	6041      	str	r1, [r0, #4]
  40442a:	460a      	mov	r2, r1
  40442c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404430:	f04f 0e01 	mov.w	lr, #1
  404434:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404438:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40443c:	2e00      	cmp	r6, #0
  40443e:	d0dc      	beq.n	4043fa <__register_exitproc+0x4a>
  404440:	e7cc      	b.n	4043dc <__register_exitproc+0x2c>
  404442:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  404446:	430c      	orrs	r4, r1
  404448:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40444c:	e7d5      	b.n	4043fa <__register_exitproc+0x4a>
  40444e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  404452:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404456:	e7bb      	b.n	4043d0 <__register_exitproc+0x20>
  404458:	6828      	ldr	r0, [r5, #0]
  40445a:	f7ff ff1f 	bl	40429c <__retarget_lock_release_recursive>
  40445e:	f04f 30ff 	mov.w	r0, #4294967295
  404462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404466:	bf00      	nop
  404468:	20000950 	.word	0x20000950
  40446c:	00404700 	.word	0x00404700
  404470:	004032fd 	.word	0x004032fd

00404474 <_close_r>:
  404474:	b538      	push	{r3, r4, r5, lr}
  404476:	4c07      	ldr	r4, [pc, #28]	; (404494 <_close_r+0x20>)
  404478:	2300      	movs	r3, #0
  40447a:	4605      	mov	r5, r0
  40447c:	4608      	mov	r0, r1
  40447e:	6023      	str	r3, [r4, #0]
  404480:	f7fe fb7c 	bl	402b7c <_close>
  404484:	1c43      	adds	r3, r0, #1
  404486:	d000      	beq.n	40448a <_close_r+0x16>
  404488:	bd38      	pop	{r3, r4, r5, pc}
  40448a:	6823      	ldr	r3, [r4, #0]
  40448c:	2b00      	cmp	r3, #0
  40448e:	d0fb      	beq.n	404488 <_close_r+0x14>
  404490:	602b      	str	r3, [r5, #0]
  404492:	bd38      	pop	{r3, r4, r5, pc}
  404494:	20003068 	.word	0x20003068

00404498 <_fclose_r>:
  404498:	b570      	push	{r4, r5, r6, lr}
  40449a:	b159      	cbz	r1, 4044b4 <_fclose_r+0x1c>
  40449c:	4605      	mov	r5, r0
  40449e:	460c      	mov	r4, r1
  4044a0:	b110      	cbz	r0, 4044a8 <_fclose_r+0x10>
  4044a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4044a4:	2b00      	cmp	r3, #0
  4044a6:	d03c      	beq.n	404522 <_fclose_r+0x8a>
  4044a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4044aa:	07d8      	lsls	r0, r3, #31
  4044ac:	d505      	bpl.n	4044ba <_fclose_r+0x22>
  4044ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4044b2:	b92b      	cbnz	r3, 4044c0 <_fclose_r+0x28>
  4044b4:	2600      	movs	r6, #0
  4044b6:	4630      	mov	r0, r6
  4044b8:	bd70      	pop	{r4, r5, r6, pc}
  4044ba:	89a3      	ldrh	r3, [r4, #12]
  4044bc:	0599      	lsls	r1, r3, #22
  4044be:	d53c      	bpl.n	40453a <_fclose_r+0xa2>
  4044c0:	4621      	mov	r1, r4
  4044c2:	4628      	mov	r0, r5
  4044c4:	f7ff fc3a 	bl	403d3c <__sflush_r>
  4044c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4044ca:	4606      	mov	r6, r0
  4044cc:	b133      	cbz	r3, 4044dc <_fclose_r+0x44>
  4044ce:	69e1      	ldr	r1, [r4, #28]
  4044d0:	4628      	mov	r0, r5
  4044d2:	4798      	blx	r3
  4044d4:	2800      	cmp	r0, #0
  4044d6:	bfb8      	it	lt
  4044d8:	f04f 36ff 	movlt.w	r6, #4294967295
  4044dc:	89a3      	ldrh	r3, [r4, #12]
  4044de:	061a      	lsls	r2, r3, #24
  4044e0:	d422      	bmi.n	404528 <_fclose_r+0x90>
  4044e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4044e4:	b141      	cbz	r1, 4044f8 <_fclose_r+0x60>
  4044e6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4044ea:	4299      	cmp	r1, r3
  4044ec:	d002      	beq.n	4044f4 <_fclose_r+0x5c>
  4044ee:	4628      	mov	r0, r5
  4044f0:	f7ff fdbe 	bl	404070 <_free_r>
  4044f4:	2300      	movs	r3, #0
  4044f6:	6323      	str	r3, [r4, #48]	; 0x30
  4044f8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4044fa:	b121      	cbz	r1, 404506 <_fclose_r+0x6e>
  4044fc:	4628      	mov	r0, r5
  4044fe:	f7ff fdb7 	bl	404070 <_free_r>
  404502:	2300      	movs	r3, #0
  404504:	6463      	str	r3, [r4, #68]	; 0x44
  404506:	f7ff fd3d 	bl	403f84 <__sfp_lock_acquire>
  40450a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40450c:	2200      	movs	r2, #0
  40450e:	07db      	lsls	r3, r3, #31
  404510:	81a2      	strh	r2, [r4, #12]
  404512:	d50e      	bpl.n	404532 <_fclose_r+0x9a>
  404514:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404516:	f7ff febd 	bl	404294 <__retarget_lock_close_recursive>
  40451a:	f7ff fd39 	bl	403f90 <__sfp_lock_release>
  40451e:	4630      	mov	r0, r6
  404520:	bd70      	pop	{r4, r5, r6, pc}
  404522:	f7ff fd03 	bl	403f2c <__sinit>
  404526:	e7bf      	b.n	4044a8 <_fclose_r+0x10>
  404528:	6921      	ldr	r1, [r4, #16]
  40452a:	4628      	mov	r0, r5
  40452c:	f7ff fda0 	bl	404070 <_free_r>
  404530:	e7d7      	b.n	4044e2 <_fclose_r+0x4a>
  404532:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404534:	f7ff feb2 	bl	40429c <__retarget_lock_release_recursive>
  404538:	e7ec      	b.n	404514 <_fclose_r+0x7c>
  40453a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40453c:	f7ff feac 	bl	404298 <__retarget_lock_acquire_recursive>
  404540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404544:	2b00      	cmp	r3, #0
  404546:	d1bb      	bne.n	4044c0 <_fclose_r+0x28>
  404548:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40454a:	f016 0601 	ands.w	r6, r6, #1
  40454e:	d1b1      	bne.n	4044b4 <_fclose_r+0x1c>
  404550:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404552:	f7ff fea3 	bl	40429c <__retarget_lock_release_recursive>
  404556:	4630      	mov	r0, r6
  404558:	bd70      	pop	{r4, r5, r6, pc}
  40455a:	bf00      	nop

0040455c <_fstat_r>:
  40455c:	b538      	push	{r3, r4, r5, lr}
  40455e:	460b      	mov	r3, r1
  404560:	4c07      	ldr	r4, [pc, #28]	; (404580 <_fstat_r+0x24>)
  404562:	4605      	mov	r5, r0
  404564:	4611      	mov	r1, r2
  404566:	4618      	mov	r0, r3
  404568:	2300      	movs	r3, #0
  40456a:	6023      	str	r3, [r4, #0]
  40456c:	f7fe fb11 	bl	402b92 <_fstat>
  404570:	1c43      	adds	r3, r0, #1
  404572:	d000      	beq.n	404576 <_fstat_r+0x1a>
  404574:	bd38      	pop	{r3, r4, r5, pc}
  404576:	6823      	ldr	r3, [r4, #0]
  404578:	2b00      	cmp	r3, #0
  40457a:	d0fb      	beq.n	404574 <_fstat_r+0x18>
  40457c:	602b      	str	r3, [r5, #0]
  40457e:	bd38      	pop	{r3, r4, r5, pc}
  404580:	20003068 	.word	0x20003068

00404584 <_lseek_r>:
  404584:	b570      	push	{r4, r5, r6, lr}
  404586:	460d      	mov	r5, r1
  404588:	4c08      	ldr	r4, [pc, #32]	; (4045ac <_lseek_r+0x28>)
  40458a:	4611      	mov	r1, r2
  40458c:	4606      	mov	r6, r0
  40458e:	461a      	mov	r2, r3
  404590:	4628      	mov	r0, r5
  404592:	2300      	movs	r3, #0
  404594:	6023      	str	r3, [r4, #0]
  404596:	f7fe fb0b 	bl	402bb0 <_lseek>
  40459a:	1c43      	adds	r3, r0, #1
  40459c:	d000      	beq.n	4045a0 <_lseek_r+0x1c>
  40459e:	bd70      	pop	{r4, r5, r6, pc}
  4045a0:	6823      	ldr	r3, [r4, #0]
  4045a2:	2b00      	cmp	r3, #0
  4045a4:	d0fb      	beq.n	40459e <_lseek_r+0x1a>
  4045a6:	6033      	str	r3, [r6, #0]
  4045a8:	bd70      	pop	{r4, r5, r6, pc}
  4045aa:	bf00      	nop
  4045ac:	20003068 	.word	0x20003068

004045b0 <_read_r>:
  4045b0:	b570      	push	{r4, r5, r6, lr}
  4045b2:	460d      	mov	r5, r1
  4045b4:	4c08      	ldr	r4, [pc, #32]	; (4045d8 <_read_r+0x28>)
  4045b6:	4611      	mov	r1, r2
  4045b8:	4606      	mov	r6, r0
  4045ba:	461a      	mov	r2, r3
  4045bc:	4628      	mov	r0, r5
  4045be:	2300      	movs	r3, #0
  4045c0:	6023      	str	r3, [r4, #0]
  4045c2:	f7fd f8a5 	bl	401710 <_read>
  4045c6:	1c43      	adds	r3, r0, #1
  4045c8:	d000      	beq.n	4045cc <_read_r+0x1c>
  4045ca:	bd70      	pop	{r4, r5, r6, pc}
  4045cc:	6823      	ldr	r3, [r4, #0]
  4045ce:	2b00      	cmp	r3, #0
  4045d0:	d0fb      	beq.n	4045ca <_read_r+0x1a>
  4045d2:	6033      	str	r3, [r6, #0]
  4045d4:	bd70      	pop	{r4, r5, r6, pc}
  4045d6:	bf00      	nop
  4045d8:	20003068 	.word	0x20003068
  4045dc:	0001c200 	.word	0x0001c200
  4045e0:	000000c0 	.word	0x000000c0
  4045e4:	00000800 	.word	0x00000800
  4045e8:	00000000 	.word	0x00000000
  4045ec:	69460d0a 	.word	0x69460d0a
  4045f0:	61776d72 	.word	0x61776d72
  4045f4:	43206572 	.word	0x43206572
  4045f8:	2079706f 	.word	0x2079706f
  4045fc:	696e6946 	.word	0x696e6946
  404600:	64656873 	.word	0x64656873
  404604:	000a0d21 	.word	0x000a0d21
  404608:	3d3d0a0d 	.word	0x3d3d0a0d
  40460c:	3d3d3d3d 	.word	0x3d3d3d3d
  404610:	3d3d3d3d 	.word	0x3d3d3d3d
  404614:	3d3d3d3d 	.word	0x3d3d3d3d
  404618:	3d3d3d3d 	.word	0x3d3d3d3d
  40461c:	3d3d3d3d 	.word	0x3d3d3d3d
  404620:	3d3d3d3d 	.word	0x3d3d3d3d
  404624:	3d3d3d3d 	.word	0x3d3d3d3d
  404628:	3d3d3d3d 	.word	0x3d3d3d3d
  40462c:	3d3d3d3d 	.word	0x3d3d3d3d
  404630:	0a0d3d3d 	.word	0x0a0d3d3d
  404634:	00000000 	.word	0x00000000
  404638:	4120203d 	.word	0x4120203d
  40463c:	4d415354 	.word	0x4d415354
  404640:	46205334 	.word	0x46205334
  404644:	776d7269 	.word	0x776d7269
  404648:	20657261 	.word	0x20657261
  40464c:	61647055 	.word	0x61647055
  404650:	42206574 	.word	0x42206574
  404654:	6c746f6f 	.word	0x6c746f6f
  404658:	6564616f 	.word	0x6564616f
  40465c:	3d202072 	.word	0x3d202072
  404660:	00000a0d 	.word	0x00000a0d
  404664:	3d3d3d3d 	.word	0x3d3d3d3d
  404668:	3d3d3d3d 	.word	0x3d3d3d3d
  40466c:	3d3d3d3d 	.word	0x3d3d3d3d
  404670:	3d3d3d3d 	.word	0x3d3d3d3d
  404674:	3d3d3d3d 	.word	0x3d3d3d3d
  404678:	3d3d3d3d 	.word	0x3d3d3d3d
  40467c:	3d3d3d3d 	.word	0x3d3d3d3d
  404680:	3d3d3d3d 	.word	0x3d3d3d3d
  404684:	3d3d3d3d 	.word	0x3d3d3d3d
  404688:	3d3d3d3d 	.word	0x3d3d3d3d
  40468c:	00000a0d 	.word	0x00000a0d
  404690:	61656c50 	.word	0x61656c50
  404694:	73206573 	.word	0x73206573
  404698:	20646e65 	.word	0x20646e65
  40469c:	656e2061 	.word	0x656e2061
  4046a0:	69622077 	.word	0x69622077
  4046a4:	7972616e 	.word	0x7972616e
  4046a8:	6c696620 	.word	0x6c696620
  4046ac:	69772065 	.word	0x69772065
  4046b0:	58206874 	.word	0x58206874
  4046b4:	65646f6d 	.word	0x65646f6d
  4046b8:	7270206d 	.word	0x7270206d
  4046bc:	636f746f 	.word	0x636f746f
  4046c0:	74206c6f 	.word	0x74206c6f
  4046c4:	7075206f 	.word	0x7075206f
  4046c8:	65746164 	.word	0x65746164
  4046cc:	65687420 	.word	0x65687420
  4046d0:	72696620 	.word	0x72696620
  4046d4:	7261776d 	.word	0x7261776d
  4046d8:	0a0d2e65 	.word	0x0a0d2e65
  4046dc:	00000000 	.word	0x00000000
  4046e0:	61460a0d 	.word	0x61460a0d
  4046e4:	64656c69 	.word	0x64656c69
  4046e8:	202e2e2e 	.word	0x202e2e2e
  4046ec:	61656c50 	.word	0x61656c50
  4046f0:	74206573 	.word	0x74206573
  4046f4:	61207972 	.word	0x61207972
  4046f8:	6e696167 	.word	0x6e696167
  4046fc:	000a0d2e 	.word	0x000a0d2e

00404700 <_global_impure_ptr>:
  404700:	20000118                                ... 

00404704 <_init>:
  404704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404706:	bf00      	nop
  404708:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40470a:	bc08      	pop	{r3}
  40470c:	469e      	mov	lr, r3
  40470e:	4770      	bx	lr

00404710 <__init_array_start>:
  404710:	00403d1d 	.word	0x00403d1d

00404714 <__frame_dummy_init_array_entry>:
  404714:	004000f1                                ..@.

00404718 <_fini>:
  404718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40471a:	bf00      	nop
  40471c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40471e:	bc08      	pop	{r3}
  404720:	469e      	mov	lr, r3
  404722:	4770      	bx	lr

00404724 <__fini_array_start>:
  404724:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
20000000:	b480      	push	{r7}
20000002:	b089      	sub	sp, #36	; 0x24
20000004:	af00      	add	r7, sp, #0
20000006:	60f8      	str	r0, [r7, #12]
20000008:	60b9      	str	r1, [r7, #8]
2000000a:	607a      	str	r2, [r7, #4]
2000000c:	603b      	str	r3, [r7, #0]
	volatile uint32_t ul_status;
	uint32_t ul_cnt;

#if (SAM3U4 || SAM3XA || SAM4SD16 || SAM4SD32 || SAM4C32 || SAM4CMS32|| SAM4CMP32)
	uint32_t *p_ul_data =
			(uint32_t *) ((p_efc == EFC0) ?
2000000e:	68fb      	ldr	r3, [r7, #12]
20000010:	4a27      	ldr	r2, [pc, #156]	; (200000b0 <efc_perform_read_sequence+0xb0>)
20000012:	4293      	cmp	r3, r2
20000014:	d102      	bne.n	2000001c <efc_perform_read_sequence+0x1c>
20000016:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
2000001a:	e001      	b.n	20000020 <efc_perform_read_sequence+0x20>
2000001c:	f44f 03a0 	mov.w	r3, #5242880	; 0x500000
	uint32_t *p_ul_data =
20000020:	61bb      	str	r3, [r7, #24]
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000022:	683b      	ldr	r3, [r7, #0]
20000024:	2b00      	cmp	r3, #0
20000026:	d101      	bne.n	2000002c <efc_perform_read_sequence+0x2c>
		return EFC_RC_INVALID;
20000028:	2302      	movs	r3, #2
2000002a:	e03c      	b.n	200000a6 <efc_perform_read_sequence+0xa6>
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000002c:	68fb      	ldr	r3, [r7, #12]
2000002e:	681b      	ldr	r3, [r3, #0]
20000030:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
20000034:	68fb      	ldr	r3, [r7, #12]
20000036:	601a      	str	r2, [r3, #0]

	/* Send the Start Read command */
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
20000038:	68bb      	ldr	r3, [r7, #8]
2000003a:	b2db      	uxtb	r3, r3
2000003c:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
20000040:	68fb      	ldr	r3, [r7, #12]
20000042:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000044:	68fb      	ldr	r3, [r7, #12]
20000046:	689b      	ldr	r3, [r3, #8]
20000048:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
2000004a:	697b      	ldr	r3, [r7, #20]
2000004c:	f003 0301 	and.w	r3, r3, #1
20000050:	2b01      	cmp	r3, #1
20000052:	d0f7      	beq.n	20000044 <efc_perform_read_sequence+0x44>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000054:	2300      	movs	r3, #0
20000056:	61fb      	str	r3, [r7, #28]
20000058:	e00c      	b.n	20000074 <efc_perform_read_sequence+0x74>
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
2000005a:	69fb      	ldr	r3, [r7, #28]
2000005c:	009b      	lsls	r3, r3, #2
2000005e:	683a      	ldr	r2, [r7, #0]
20000060:	4413      	add	r3, r2
20000062:	69fa      	ldr	r2, [r7, #28]
20000064:	0092      	lsls	r2, r2, #2
20000066:	69b9      	ldr	r1, [r7, #24]
20000068:	440a      	add	r2, r1
2000006a:	6812      	ldr	r2, [r2, #0]
2000006c:	601a      	str	r2, [r3, #0]
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
2000006e:	69fb      	ldr	r3, [r7, #28]
20000070:	3301      	adds	r3, #1
20000072:	61fb      	str	r3, [r7, #28]
20000074:	69fa      	ldr	r2, [r7, #28]
20000076:	6abb      	ldr	r3, [r7, #40]	; 0x28
20000078:	429a      	cmp	r2, r3
2000007a:	d3ee      	bcc.n	2000005a <efc_perform_read_sequence+0x5a>
	/* To stop the read mode */
	p_efc->EEFC_FCR =
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000007c:	687b      	ldr	r3, [r7, #4]
2000007e:	b2db      	uxtb	r3, r3
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
20000080:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR =
20000084:	68fb      	ldr	r3, [r7, #12]
20000086:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000088:	68fb      	ldr	r3, [r7, #12]
2000008a:	689b      	ldr	r3, [r3, #8]
2000008c:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
2000008e:	697b      	ldr	r3, [r7, #20]
20000090:	f003 0301 	and.w	r3, r3, #1
20000094:	2b01      	cmp	r3, #1
20000096:	d1f7      	bne.n	20000088 <efc_perform_read_sequence+0x88>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
20000098:	68fb      	ldr	r3, [r7, #12]
2000009a:	681b      	ldr	r3, [r3, #0]
2000009c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
200000a0:	68fb      	ldr	r3, [r7, #12]
200000a2:	601a      	str	r2, [r3, #0]

	return EFC_RC_OK;
200000a4:	2300      	movs	r3, #0
}
200000a6:	4618      	mov	r0, r3
200000a8:	3724      	adds	r7, #36	; 0x24
200000aa:	46bd      	mov	sp, r7
200000ac:	bc80      	pop	{r7}
200000ae:	4770      	bx	lr
200000b0:	400e0a00 	.word	0x400e0a00

200000b4 <efc_write_fmr>:
 * \param ul_fmr Value of mode register
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
200000b4:	b480      	push	{r7}
200000b6:	b083      	sub	sp, #12
200000b8:	af00      	add	r7, sp, #0
200000ba:	6078      	str	r0, [r7, #4]
200000bc:	6039      	str	r1, [r7, #0]
	p_efc->EEFC_FMR = ul_fmr;
200000be:	687b      	ldr	r3, [r7, #4]
200000c0:	683a      	ldr	r2, [r7, #0]
200000c2:	601a      	str	r2, [r3, #0]
}
200000c4:	bf00      	nop
200000c6:	370c      	adds	r7, #12
200000c8:	46bd      	mov	sp, r7
200000ca:	bc80      	pop	{r7}
200000cc:	4770      	bx	lr

200000ce <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
200000ce:	b480      	push	{r7}
200000d0:	b085      	sub	sp, #20
200000d2:	af00      	add	r7, sp, #0
200000d4:	6078      	str	r0, [r7, #4]
200000d6:	6039      	str	r1, [r7, #0]
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
200000d8:	687b      	ldr	r3, [r7, #4]
200000da:	683a      	ldr	r2, [r7, #0]
200000dc:	605a      	str	r2, [r3, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
200000de:	687b      	ldr	r3, [r7, #4]
200000e0:	689b      	ldr	r3, [r3, #8]
200000e2:	60fb      	str	r3, [r7, #12]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
200000e4:	68fb      	ldr	r3, [r7, #12]
200000e6:	f003 0301 	and.w	r3, r3, #1
200000ea:	2b01      	cmp	r3, #1
200000ec:	d1f7      	bne.n	200000de <efc_perform_fcr+0x10>

	return (ul_status & EEFC_ERROR_FLAGS);
200000ee:	68fb      	ldr	r3, [r7, #12]
200000f0:	f003 030e 	and.w	r3, r3, #14
}
200000f4:	4618      	mov	r0, r3
200000f6:	3714      	adds	r7, #20
200000f8:	46bd      	mov	sp, r7
200000fa:	bc80      	pop	{r7}
200000fc:	4770      	bx	lr
200000fe:	bf00      	nop

20000100 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000100:	f3bf 8f5f 	dmb	sy
20000104:	3801      	subs	r0, #1
20000106:	d1fb      	bne.n	20000100 <portable_delay_cycles>
20000108:	4770      	bx	lr

2000010a <xmodem_packet_number>:
2000010a:	0101                                             .

2000010b <g_interrupt_enabled>:
2000010b:	0001                                             .

2000010c <SystemCoreClock>:
2000010c:	0900 003d                                   ..=.

20000110 <_impure_ptr>:
20000110:	0118 2000 0000 0000                         ... ....

20000118 <impure_data>:
20000118:	0000 0000 0404 2000 046c 2000 04d4 2000     ....... l.. ... 
	...
200001c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200001d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000540 <__malloc_av_>:
	...
20000548:	0540 2000 0540 2000 0548 2000 0548 2000     @.. @.. H.. H.. 
20000558:	0550 2000 0550 2000 0558 2000 0558 2000     P.. P.. X.. X.. 
20000568:	0560 2000 0560 2000 0568 2000 0568 2000     `.. `.. h.. h.. 
20000578:	0570 2000 0570 2000 0578 2000 0578 2000     p.. p.. x.. x.. 
20000588:	0580 2000 0580 2000 0588 2000 0588 2000     ... ... ... ... 
20000598:	0590 2000 0590 2000 0598 2000 0598 2000     ... ... ... ... 
200005a8:	05a0 2000 05a0 2000 05a8 2000 05a8 2000     ... ... ... ... 
200005b8:	05b0 2000 05b0 2000 05b8 2000 05b8 2000     ... ... ... ... 
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 
20000848:	0840 2000 0840 2000 0848 2000 0848 2000     @.. @.. H.. H.. 
20000858:	0850 2000 0850 2000 0858 2000 0858 2000     P.. P.. X.. X.. 
20000868:	0860 2000 0860 2000 0868 2000 0868 2000     `.. `.. h.. h.. 
20000878:	0870 2000 0870 2000 0878 2000 0878 2000     p.. p.. x.. x.. 
20000888:	0880 2000 0880 2000 0888 2000 0888 2000     ... ... ... ... 
20000898:	0890 2000 0890 2000 0898 2000 0898 2000     ... ... ... ... 
200008a8:	08a0 2000 08a0 2000 08a8 2000 08a8 2000     ... ... ... ... 
200008b8:	08b0 2000 08b0 2000 08b8 2000 08b8 2000     ... ... ... ... 
200008c8:	08c0 2000 08c0 2000 08c8 2000 08c8 2000     ... ... ... ... 
200008d8:	08d0 2000 08d0 2000 08d8 2000 08d8 2000     ... ... ... ... 
200008e8:	08e0 2000 08e0 2000 08e8 2000 08e8 2000     ... ... ... ... 
200008f8:	08f0 2000 08f0 2000 08f8 2000 08f8 2000     ... ... ... ... 
20000908:	0900 2000 0900 2000 0908 2000 0908 2000     ... ... ... ... 
20000918:	0910 2000 0910 2000 0918 2000 0918 2000     ... ... ... ... 
20000928:	0920 2000 0920 2000 0928 2000 0928 2000      ..  .. (.. (.. 
20000938:	0930 2000 0930 2000 0938 2000 0938 2000     0.. 0.. 8.. 8.. 

20000948 <__malloc_sbrk_base>:
20000948:	ffff ffff                                   ....

2000094c <__malloc_trim_threshold>:
2000094c:	0000 0002                                   ....

20000950 <__atexit_recursive_mutex>:
20000950:	3044 2000                                   D0. 
