
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4008 (git sha1 83fc5cc2, clang 7.0.1-8+deb10u2 -fPIC -Os)


-- Parsing `src/stoper.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: src/stoper.v
Parsing Verilog input from `src/stoper.v' to AST representation.
Generating RTLIL representation for module `\stoper'.
Successfully finished Verilog frontend.

-- Parsing `src/displaydriver.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: src/displaydriver.v
Parsing Verilog input from `src/displaydriver.v' to AST representation.
Generating RTLIL representation for module `\raw_display_driver'.
Warning: reg '\digit' is assigned in a continuous assignment at src/displaydriver.v:76.12-83.50.
Successfully finished Verilog frontend.

-- Parsing `src/bcdmapper.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: src/bcdmapper.v
Parsing Verilog input from `src/bcdmapper.v' to AST representation.
Generating RTLIL representation for module `\bcdmapper'.
Successfully finished Verilog frontend.

-- Parsing `src/pwm.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: src/pwm.v
Parsing Verilog input from `src/pwm.v' to AST representation.
Generating RTLIL representation for module `\pwm'.
Successfully finished Verilog frontend.

-- Parsing `src/pwm_feeder.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: src/pwm_feeder.v
Parsing Verilog input from `src/pwm_feeder.v' to AST representation.
Generating RTLIL representation for module `\pwm_feeder'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top pwm -json pwm.json' --

6. Executing SYNTH_ICE40 pass.

6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

6.2. Executing HIERARCHY pass (managing design hierarchy).

6.2.1. Analyzing design hierarchy..
Top module:  \pwm
Used module:     \pwm_feeder
Used module:         \raw_display_driver

6.2.2. Analyzing design hierarchy..
Top module:  \pwm
Used module:     \pwm_feeder
Used module:         \raw_display_driver
Removing unused module `\bcdmapper'.
Removing unused module `\stoper'.
Removed 2 unused modules.

6.3. Executing PROC pass (convert processes to netlists).

6.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$629 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$622 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$618 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$611 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$608 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$605 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$602 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$599 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$591 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$584 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$580 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$573 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$570 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$567 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$564 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$561 in module SB_DFFSR.
Marked 5 switch rules as full_case in process $proc$src/pwm_feeder.v:50$234 in module pwm_feeder.
Marked 3 switch rules as full_case in process $proc$src/displaydriver.v:87$121 in module raw_display_driver.
Removed a total of 0 dead cases.

6.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 65 assignments to connections.

6.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$632'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$628'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$621'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$617'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$610'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$604'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$601'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$598'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$594'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$590'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$583'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$579'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$572'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$569'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$566'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$563'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$560'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$558'.
  Set init value: \Q = 1'0

6.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$629'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$618'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$608'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$602'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$591'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$580'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$570'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$564'.

6.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$632'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$629'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$628'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$622'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$621'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$618'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$617'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$611'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$610'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$608'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$605'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$604'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$602'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$601'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$599'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$598'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$597'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$595'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$594'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$591'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$590'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$584'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$583'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$580'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$579'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$573'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$572'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$570'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$569'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$567'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$566'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$564'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$563'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$561'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$560'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$559'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$558'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$557'.
Creating decoders for process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
     1/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$377
     2/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR[31:0]$376
     3/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$375
     4/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR[31:0]$374
     5/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$373
     6/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR[31:0]$372
     7/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$371
     8/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR[31:0]$370
     9/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$369
    10/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR[31:0]$368
    11/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$367
    12/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR[31:0]$366
    13/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$365
    14/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR[31:0]$364
    15/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$363
    16/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR[31:0]$362
    17/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$361
    18/100: $4$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR[6:0]$360
    19/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$358
    20/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR[31:0]$357
    21/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$356
    22/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR[31:0]$355
    23/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$354
    24/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR[31:0]$353
    25/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$352
    26/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR[31:0]$351
    27/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$350
    28/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR[31:0]$349
    29/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$348
    30/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR[31:0]$347
    31/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$346
    32/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR[31:0]$345
    33/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$344
    34/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR[31:0]$343
    35/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$342
    36/100: $3$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR[6:0]$341
    37/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$338
    38/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR[31:0]$337
    39/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$336
    40/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR[31:0]$335
    41/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$334
    42/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR[31:0]$333
    43/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$332
    44/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR[31:0]$331
    45/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$330
    46/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR[31:0]$329
    47/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$328
    48/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR[31:0]$327
    49/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$326
    50/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR[31:0]$325
    51/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$324
    52/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR[31:0]$323
    53/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$322
    54/100: $2$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR[6:0]$321
    55/100: $1\i[31:0]
    56/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$301
    57/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$300
    58/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$299
    59/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$298
    60/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$297
    61/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$296
    62/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$295
    63/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$294
    64/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$293
    65/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$292
    66/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$291
    67/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$290
    68/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$289
    69/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$288
    70/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$287
    71/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$286
    72/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$285
    73/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$284
    74/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$283
    75/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$282
    76/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$281
    77/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$280
    78/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$279
    79/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$278
    80/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$319
    81/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR[31:0]$318
    82/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$317
    83/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR[31:0]$316
    84/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$315
    85/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR[31:0]$314
    86/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$313
    87/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR[31:0]$312
    88/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$311
    89/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR[31:0]$310
    90/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$309
    91/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR[31:0]$308
    92/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$307
    93/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR[31:0]$306
    94/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$305
    95/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR[31:0]$304
    96/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$303
    97/100: $1$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR[6:0]$302
    98/100: $0\prescaler[20:0]
    99/100: $0\dir[0:0]
   100/100: $0\ptr[6:0]
Creating decoders for process `\raw_display_driver.$proc$src/displaydriver.v:87$121'.
     1/10: $0\sseg[6:0] [2]
     2/10: $0\sseg[6:0] [1]
     3/10: $0\sseg[6:0] [3]
     4/10: $0\sseg[6:0] [0]
     5/10: $0\sseg[6:0] [4]
     6/10: $0\sseg[6:0] [5]
     7/10: $0\sseg[6:0] [6]
     8/10: $0\pwmv[7:0]
     9/10: $0\multiplex[2:0]
    10/10: $0\pp[6:0]

6.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

6.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$629'.
  created $adff cell `$procdff$1543' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$622'.
  created $dff cell `$procdff$1544' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$618'.
  created $adff cell `$procdff$1545' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$611'.
  created $dff cell `$procdff$1546' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$608'.
  created $adff cell `$procdff$1547' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$605'.
  created $dff cell `$procdff$1548' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$602'.
  created $adff cell `$procdff$1549' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$599'.
  created $dff cell `$procdff$1550' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$597'.
  created $dff cell `$procdff$1551' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$595'.
  created $dff cell `$procdff$1552' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$591'.
  created $adff cell `$procdff$1553' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$584'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$580'.
  created $adff cell `$procdff$1555' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$573'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$570'.
  created $adff cell `$procdff$1557' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$567'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$564'.
  created $adff cell `$procdff$1559' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$561'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$559'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$557'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\pwm_feeder.\i' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\pwm_feeder.\ptr' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\pwm_feeder.\dir' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\pwm_feeder.\prescaler' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1597' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1598' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1599' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `\pwm_feeder.$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN' using process `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `\raw_display_driver.\sseg [6:0]' using process `\raw_display_driver.$proc$src/displaydriver.v:87$121'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `\raw_display_driver.\multiplex' using process `\raw_display_driver.$proc$src/displaydriver.v:87$121'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\raw_display_driver.\pwmv' using process `\raw_display_driver.$proc$src/displaydriver.v:87$121'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `\raw_display_driver.\pp' using process `\raw_display_driver.$proc$src/displaydriver.v:87$121'.
  created $dff cell `$procdff$1612' with positive edge clock.

6.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$632'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$629'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330$629'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$628'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$622'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274$622'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$621'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$618'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199$618'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$617'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$611'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143$611'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$610'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074$608'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$605'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026$605'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$604'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:957$602'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$601'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$599'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:909$599'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$598'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$597'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:866$597'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:830$595'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$594'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$591'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:753$591'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$590'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$584'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:697$584'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$583'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$580'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:622$580'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$579'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$573'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:566$573'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$572'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:497$570'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$569'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$567'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:449$567'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$566'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:380$564'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$563'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$561'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:332$561'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$560'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$559'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:289$559'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$558'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:253$557'.
Found and cleaned up 5 empty switches in `\pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
Removing empty process `pwm_feeder.$proc$src/pwm_feeder.v:50$234'.
Found and cleaned up 4 empty switches in `\raw_display_driver.$proc$src/displaydriver.v:87$121'.
Removing empty process `raw_display_driver.$proc$src/displaydriver.v:87$121'.
Cleaned up 27 empty switches.

6.4. Executing FLATTEN pass (flatten design).
Deleting now unused module pwm_feeder.
Deleting now unused module raw_display_driver.
<suppressed ~2 debug messages>

6.5. Executing TRIBUF pass.

6.6. Executing DEMINOUT pass (demote inout ports to input or output).

6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~146 debug messages>

6.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 46 unused cells and 502 unused wires.
<suppressed ~77 debug messages>

6.9. Executing CHECK pass (checking for obvious problems).
Checking module pwm...
Warning: Wire pwm.\sseg [7] is used but has no driver.
Found and reported 1 problems.

6.10. Executing OPT pass (performing simple optimizations).

6.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

6.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\p.$procmux$1000.
    dead port 2/2 on $mux $flatten\p.$procmux$1003.
    dead port 1/2 on $mux $flatten\p.$procmux$1010.
    dead port 2/2 on $mux $flatten\p.$procmux$1012.
    dead port 2/2 on $mux $flatten\p.$procmux$1015.
    dead port 1/2 on $mux $flatten\p.$procmux$1022.
    dead port 2/2 on $mux $flatten\p.$procmux$1024.
    dead port 2/2 on $mux $flatten\p.$procmux$1027.
    dead port 2/2 on $mux $flatten\p.$procmux$1033.
    dead port 2/2 on $mux $flatten\p.$procmux$1036.
    dead port 2/2 on $mux $flatten\p.$procmux$1042.
    dead port 2/2 on $mux $flatten\p.$procmux$1045.
    dead port 2/2 on $mux $flatten\p.$procmux$1051.
    dead port 2/2 on $mux $flatten\p.$procmux$1054.
    dead port 2/2 on $mux $flatten\p.$procmux$1060.
    dead port 2/2 on $mux $flatten\p.$procmux$1063.
    dead port 2/2 on $mux $flatten\p.$procmux$1069.
    dead port 2/2 on $mux $flatten\p.$procmux$1072.
    dead port 2/2 on $mux $flatten\p.$procmux$1078.
    dead port 2/2 on $mux $flatten\p.$procmux$1081.
    dead port 2/2 on $mux $flatten\p.$procmux$1087.
    dead port 2/2 on $mux $flatten\p.$procmux$1090.
    dead port 2/2 on $mux $flatten\p.$procmux$1096.
    dead port 2/2 on $mux $flatten\p.$procmux$1099.
    dead port 2/2 on $mux $flatten\p.$procmux$1105.
    dead port 2/2 on $mux $flatten\p.$procmux$1108.
    dead port 2/2 on $mux $flatten\p.$procmux$1114.
    dead port 2/2 on $mux $flatten\p.$procmux$1117.
    dead port 2/2 on $mux $flatten\p.$procmux$1123.
    dead port 2/2 on $mux $flatten\p.$procmux$1126.
    dead port 2/2 on $mux $flatten\p.$procmux$1132.
    dead port 2/2 on $mux $flatten\p.$procmux$1135.
    dead port 2/2 on $mux $flatten\p.$procmux$1141.
    dead port 2/2 on $mux $flatten\p.$procmux$1144.
    dead port 2/2 on $mux $flatten\p.$procmux$1150.
    dead port 2/2 on $mux $flatten\p.$procmux$1153.
    dead port 2/2 on $mux $flatten\p.$procmux$1159.
    dead port 2/2 on $mux $flatten\p.$procmux$1162.
    dead port 2/2 on $mux $flatten\p.$procmux$1168.
    dead port 2/2 on $mux $flatten\p.$procmux$1171.
    dead port 2/2 on $mux $flatten\p.$procmux$1177.
    dead port 2/2 on $mux $flatten\p.$procmux$1180.
    dead port 2/2 on $mux $flatten\p.$procmux$1186.
    dead port 2/2 on $mux $flatten\p.$procmux$1189.
    dead port 2/2 on $mux $flatten\p.$procmux$1195.
    dead port 2/2 on $mux $flatten\p.$procmux$1201.
    dead port 2/2 on $mux $flatten\p.$procmux$1207.
    dead port 2/2 on $mux $flatten\p.$procmux$1213.
    dead port 2/2 on $mux $flatten\p.$procmux$1219.
    dead port 2/2 on $mux $flatten\p.$procmux$1225.
    dead port 2/2 on $mux $flatten\p.$procmux$1231.
    dead port 2/2 on $mux $flatten\p.$procmux$1237.
    dead port 2/2 on $mux $flatten\p.$procmux$1243.
    dead port 2/2 on $mux $flatten\p.$procmux$1249.
    dead port 2/2 on $mux $flatten\p.$procmux$1255.
    dead port 2/2 on $mux $flatten\p.$procmux$1261.
    dead port 2/2 on $mux $flatten\p.$procmux$1267.
    dead port 2/2 on $mux $flatten\p.$procmux$1273.
    dead port 2/2 on $mux $flatten\p.$procmux$1279.
    dead port 2/2 on $mux $flatten\p.$procmux$1285.
    dead port 2/2 on $mux $flatten\p.$procmux$1291.
    dead port 2/2 on $mux $flatten\p.$procmux$1297.
    dead port 1/2 on $mux $flatten\p.$procmux$818.
    dead port 2/2 on $mux $flatten\p.$procmux$820.
    dead port 2/2 on $mux $flatten\p.$procmux$823.
    dead port 1/2 on $mux $flatten\p.$procmux$830.
    dead port 2/2 on $mux $flatten\p.$procmux$832.
    dead port 2/2 on $mux $flatten\p.$procmux$835.
    dead port 1/2 on $mux $flatten\p.$procmux$842.
    dead port 2/2 on $mux $flatten\p.$procmux$844.
    dead port 2/2 on $mux $flatten\p.$procmux$847.
    dead port 1/2 on $mux $flatten\p.$procmux$854.
    dead port 2/2 on $mux $flatten\p.$procmux$856.
    dead port 2/2 on $mux $flatten\p.$procmux$859.
    dead port 1/2 on $mux $flatten\p.$procmux$866.
    dead port 2/2 on $mux $flatten\p.$procmux$868.
    dead port 2/2 on $mux $flatten\p.$procmux$871.
    dead port 1/2 on $mux $flatten\p.$procmux$878.
    dead port 2/2 on $mux $flatten\p.$procmux$880.
    dead port 2/2 on $mux $flatten\p.$procmux$883.
    dead port 1/2 on $mux $flatten\p.$procmux$890.
    dead port 2/2 on $mux $flatten\p.$procmux$892.
    dead port 2/2 on $mux $flatten\p.$procmux$895.
    dead port 1/2 on $mux $flatten\p.$procmux$902.
    dead port 2/2 on $mux $flatten\p.$procmux$904.
    dead port 2/2 on $mux $flatten\p.$procmux$907.
    dead port 1/2 on $mux $flatten\p.$procmux$914.
    dead port 2/2 on $mux $flatten\p.$procmux$916.
    dead port 2/2 on $mux $flatten\p.$procmux$919.
    dead port 1/2 on $mux $flatten\p.$procmux$926.
    dead port 2/2 on $mux $flatten\p.$procmux$928.
    dead port 2/2 on $mux $flatten\p.$procmux$931.
    dead port 1/2 on $mux $flatten\p.$procmux$938.
    dead port 2/2 on $mux $flatten\p.$procmux$940.
    dead port 2/2 on $mux $flatten\p.$procmux$943.
    dead port 1/2 on $mux $flatten\p.$procmux$950.
    dead port 2/2 on $mux $flatten\p.$procmux$952.
    dead port 2/2 on $mux $flatten\p.$procmux$955.
    dead port 1/2 on $mux $flatten\p.$procmux$962.
    dead port 2/2 on $mux $flatten\p.$procmux$964.
    dead port 2/2 on $mux $flatten\p.$procmux$967.
    dead port 1/2 on $mux $flatten\p.$procmux$974.
    dead port 2/2 on $mux $flatten\p.$procmux$976.
    dead port 2/2 on $mux $flatten\p.$procmux$979.
    dead port 1/2 on $mux $flatten\p.$procmux$986.
    dead port 2/2 on $mux $flatten\p.$procmux$988.
    dead port 2/2 on $mux $flatten\p.$procmux$991.
    dead port 1/2 on $mux $flatten\p.$procmux$998.
Removed 108 multiplexer ports.
<suppressed ~59 debug messages>

6.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1303:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$200_EN[7:0]$258 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1306:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$199_EN[7:0]$257 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1309:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$198_EN[7:0]$256 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1312:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$197_EN[7:0]$255 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1315:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$196_EN[7:0]$254 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1318:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$195_EN[7:0]$253 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1321:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$194_EN[7:0]$252 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1324:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$193_EN[7:0]$251 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1327:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$192_EN[7:0]$250 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1330:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$191_EN[7:0]$249 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1333:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$190_EN[7:0]$248 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1336:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$189_EN[7:0]$247 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1339:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$188_EN[7:0]$246 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1342:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$187_EN[7:0]$245 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1345:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$186_EN[7:0]$244 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1348:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$185_EN[7:0]$243 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1351:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$184_EN[7:0]$242 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1354:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$183_EN[7:0]$241 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1357:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$182_EN[7:0]$240 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1360:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$181_EN[7:0]$239 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1363:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$180_EN[7:0]$238 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1366:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$179_EN[7:0]$237 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1369:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$178_EN[7:0]$236 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1372:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235
      New ports: A=1'1, B=1'0, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:55$177_EN[7:0]$235 [0] }
    New ctrl vector for $mux cell $flatten\p.$procmux$1429: { }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$815:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$815_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$815_Y [0]
      New connections: $flatten\p.$procmux$815_Y [7:1] = { $flatten\p.$procmux$815_Y [0] $flatten\p.$procmux$815_Y [0] $flatten\p.$procmux$815_Y [0] $flatten\p.$procmux$815_Y [0] $flatten\p.$procmux$815_Y [0] $flatten\p.$procmux$815_Y [0] $flatten\p.$procmux$815_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$839:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$839_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$839_Y [0]
      New connections: $flatten\p.$procmux$839_Y [7:1] = { $flatten\p.$procmux$839_Y [0] $flatten\p.$procmux$839_Y [0] $flatten\p.$procmux$839_Y [0] $flatten\p.$procmux$839_Y [0] $flatten\p.$procmux$839_Y [0] $flatten\p.$procmux$839_Y [0] $flatten\p.$procmux$839_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$863:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$863_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$863_Y [0]
      New connections: $flatten\p.$procmux$863_Y [7:1] = { $flatten\p.$procmux$863_Y [0] $flatten\p.$procmux$863_Y [0] $flatten\p.$procmux$863_Y [0] $flatten\p.$procmux$863_Y [0] $flatten\p.$procmux$863_Y [0] $flatten\p.$procmux$863_Y [0] $flatten\p.$procmux$863_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$887:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$887_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$887_Y [0]
      New connections: $flatten\p.$procmux$887_Y [7:1] = { $flatten\p.$procmux$887_Y [0] $flatten\p.$procmux$887_Y [0] $flatten\p.$procmux$887_Y [0] $flatten\p.$procmux$887_Y [0] $flatten\p.$procmux$887_Y [0] $flatten\p.$procmux$887_Y [0] $flatten\p.$procmux$887_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1007:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$1007_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$1007_Y [0]
      New connections: $flatten\p.$procmux$1007_Y [7:1] = { $flatten\p.$procmux$1007_Y [0] $flatten\p.$procmux$1007_Y [0] $flatten\p.$procmux$1007_Y [0] $flatten\p.$procmux$1007_Y [0] $flatten\p.$procmux$1007_Y [0] $flatten\p.$procmux$1007_Y [0] $flatten\p.$procmux$1007_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$911:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$911_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$911_Y [0]
      New connections: $flatten\p.$procmux$911_Y [7:1] = { $flatten\p.$procmux$911_Y [0] $flatten\p.$procmux$911_Y [0] $flatten\p.$procmux$911_Y [0] $flatten\p.$procmux$911_Y [0] $flatten\p.$procmux$911_Y [0] $flatten\p.$procmux$911_Y [0] $flatten\p.$procmux$911_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$935:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$935_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$935_Y [0]
      New connections: $flatten\p.$procmux$935_Y [7:1] = { $flatten\p.$procmux$935_Y [0] $flatten\p.$procmux$935_Y [0] $flatten\p.$procmux$935_Y [0] $flatten\p.$procmux$935_Y [0] $flatten\p.$procmux$935_Y [0] $flatten\p.$procmux$935_Y [0] $flatten\p.$procmux$935_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$959:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$959_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$959_Y [0]
      New connections: $flatten\p.$procmux$959_Y [7:1] = { $flatten\p.$procmux$959_Y [0] $flatten\p.$procmux$959_Y [0] $flatten\p.$procmux$959_Y [0] $flatten\p.$procmux$959_Y [0] $flatten\p.$procmux$959_Y [0] $flatten\p.$procmux$959_Y [0] $flatten\p.$procmux$959_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$983:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\p.$procmux$983_Y
      New ports: A=1'1, B=1'0, Y=$flatten\p.$procmux$983_Y [0]
      New connections: $flatten\p.$procmux$983_Y [7:1] = { $flatten\p.$procmux$983_Y [0] $flatten\p.$procmux$983_Y [0] $flatten\p.$procmux$983_Y [0] $flatten\p.$procmux$983_Y [0] $flatten\p.$procmux$983_Y [0] $flatten\p.$procmux$983_Y [0] $flatten\p.$procmux$983_Y [0] }
    New ctrl vector for $mux cell $flatten\p.\rwd.$procmux$1528: { }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1121:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$367, B=8'00000000, Y=$flatten\p.$procmux$1121_Y
      New ports: A=$flatten\p.$procmux$935_Y [0], B=1'0, Y=$flatten\p.$procmux$1121_Y [0]
      New connections: $flatten\p.$procmux$1121_Y [7:1] = { $flatten\p.$procmux$1121_Y [0] $flatten\p.$procmux$1121_Y [0] $flatten\p.$procmux$1121_Y [0] $flatten\p.$procmux$1121_Y [0] $flatten\p.$procmux$1121_Y [0] $flatten\p.$procmux$1121_Y [0] $flatten\p.$procmux$1121_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1139:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$365, B=8'00000000, Y=$flatten\p.$procmux$1139_Y
      New ports: A=$flatten\p.$procmux$959_Y [0], B=1'0, Y=$flatten\p.$procmux$1139_Y [0]
      New connections: $flatten\p.$procmux$1139_Y [7:1] = { $flatten\p.$procmux$1139_Y [0] $flatten\p.$procmux$1139_Y [0] $flatten\p.$procmux$1139_Y [0] $flatten\p.$procmux$1139_Y [0] $flatten\p.$procmux$1139_Y [0] $flatten\p.$procmux$1139_Y [0] $flatten\p.$procmux$1139_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1049:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$375, B=8'00000000, Y=$flatten\p.$procmux$1049_Y
      New ports: A=$flatten\p.$procmux$839_Y [0], B=1'0, Y=$flatten\p.$procmux$1049_Y [0]
      New connections: $flatten\p.$procmux$1049_Y [7:1] = { $flatten\p.$procmux$1049_Y [0] $flatten\p.$procmux$1049_Y [0] $flatten\p.$procmux$1049_Y [0] $flatten\p.$procmux$1049_Y [0] $flatten\p.$procmux$1049_Y [0] $flatten\p.$procmux$1049_Y [0] $flatten\p.$procmux$1049_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1157:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$363, B=8'00000000, Y=$flatten\p.$procmux$1157_Y
      New ports: A=$flatten\p.$procmux$983_Y [0], B=1'0, Y=$flatten\p.$procmux$1157_Y [0]
      New connections: $flatten\p.$procmux$1157_Y [7:1] = { $flatten\p.$procmux$1157_Y [0] $flatten\p.$procmux$1157_Y [0] $flatten\p.$procmux$1157_Y [0] $flatten\p.$procmux$1157_Y [0] $flatten\p.$procmux$1157_Y [0] $flatten\p.$procmux$1157_Y [0] $flatten\p.$procmux$1157_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1067:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$373, B=8'00000000, Y=$flatten\p.$procmux$1067_Y
      New ports: A=$flatten\p.$procmux$863_Y [0], B=1'0, Y=$flatten\p.$procmux$1067_Y [0]
      New connections: $flatten\p.$procmux$1067_Y [7:1] = { $flatten\p.$procmux$1067_Y [0] $flatten\p.$procmux$1067_Y [0] $flatten\p.$procmux$1067_Y [0] $flatten\p.$procmux$1067_Y [0] $flatten\p.$procmux$1067_Y [0] $flatten\p.$procmux$1067_Y [0] $flatten\p.$procmux$1067_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1175:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$361, B=8'00000000, Y=$flatten\p.$procmux$1175_Y
      New ports: A=$flatten\p.$procmux$1007_Y [0], B=1'0, Y=$flatten\p.$procmux$1175_Y [0]
      New connections: $flatten\p.$procmux$1175_Y [7:1] = { $flatten\p.$procmux$1175_Y [0] $flatten\p.$procmux$1175_Y [0] $flatten\p.$procmux$1175_Y [0] $flatten\p.$procmux$1175_Y [0] $flatten\p.$procmux$1175_Y [0] $flatten\p.$procmux$1175_Y [0] $flatten\p.$procmux$1175_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1085:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$371, B=8'00000000, Y=$flatten\p.$procmux$1085_Y
      New ports: A=$flatten\p.$procmux$887_Y [0], B=1'0, Y=$flatten\p.$procmux$1085_Y [0]
      New connections: $flatten\p.$procmux$1085_Y [7:1] = { $flatten\p.$procmux$1085_Y [0] $flatten\p.$procmux$1085_Y [0] $flatten\p.$procmux$1085_Y [0] $flatten\p.$procmux$1085_Y [0] $flatten\p.$procmux$1085_Y [0] $flatten\p.$procmux$1085_Y [0] $flatten\p.$procmux$1085_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1103:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$369, B=8'00000000, Y=$flatten\p.$procmux$1103_Y
      New ports: A=$flatten\p.$procmux$911_Y [0], B=1'0, Y=$flatten\p.$procmux$1103_Y [0]
      New connections: $flatten\p.$procmux$1103_Y [7:1] = { $flatten\p.$procmux$1103_Y [0] $flatten\p.$procmux$1103_Y [0] $flatten\p.$procmux$1103_Y [0] $flatten\p.$procmux$1103_Y [0] $flatten\p.$procmux$1103_Y [0] $flatten\p.$procmux$1103_Y [0] $flatten\p.$procmux$1103_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1031:
      Old ports: A=$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$377, B=8'00000000, Y=$flatten\p.$procmux$1031_Y
      New ports: A=$flatten\p.$procmux$815_Y [0], B=1'0, Y=$flatten\p.$procmux$1031_Y [0]
      New connections: $flatten\p.$procmux$1031_Y [7:1] = { $flatten\p.$procmux$1031_Y [0] $flatten\p.$procmux$1031_Y [0] $flatten\p.$procmux$1031_Y [0] $flatten\p.$procmux$1031_Y [0] $flatten\p.$procmux$1031_Y [0] $flatten\p.$procmux$1031_Y [0] $flatten\p.$procmux$1031_Y [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1288:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1175_Y, Y=$flatten\p.$procmux$1288_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1175_Y [0], Y=$flatten\p.$procmux$1288_Y [0]
      New connections: $flatten\p.$procmux$1288_Y [7:1] = { $flatten\p.$procmux$1288_Y [0] $flatten\p.$procmux$1288_Y [0] $flatten\p.$procmux$1288_Y [0] $flatten\p.$procmux$1288_Y [0] $flatten\p.$procmux$1288_Y [0] $flatten\p.$procmux$1288_Y [0] $flatten\p.$procmux$1288_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1192:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1031_Y, Y=$flatten\p.$procmux$1192_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1031_Y [0], Y=$flatten\p.$procmux$1192_Y [0]
      New connections: $flatten\p.$procmux$1192_Y [7:1] = { $flatten\p.$procmux$1192_Y [0] $flatten\p.$procmux$1192_Y [0] $flatten\p.$procmux$1192_Y [0] $flatten\p.$procmux$1192_Y [0] $flatten\p.$procmux$1192_Y [0] $flatten\p.$procmux$1192_Y [0] $flatten\p.$procmux$1192_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1204:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1049_Y, Y=$flatten\p.$procmux$1204_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1049_Y [0], Y=$flatten\p.$procmux$1204_Y [0]
      New connections: $flatten\p.$procmux$1204_Y [7:1] = { $flatten\p.$procmux$1204_Y [0] $flatten\p.$procmux$1204_Y [0] $flatten\p.$procmux$1204_Y [0] $flatten\p.$procmux$1204_Y [0] $flatten\p.$procmux$1204_Y [0] $flatten\p.$procmux$1204_Y [0] $flatten\p.$procmux$1204_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1216:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1067_Y, Y=$flatten\p.$procmux$1216_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1067_Y [0], Y=$flatten\p.$procmux$1216_Y [0]
      New connections: $flatten\p.$procmux$1216_Y [7:1] = { $flatten\p.$procmux$1216_Y [0] $flatten\p.$procmux$1216_Y [0] $flatten\p.$procmux$1216_Y [0] $flatten\p.$procmux$1216_Y [0] $flatten\p.$procmux$1216_Y [0] $flatten\p.$procmux$1216_Y [0] $flatten\p.$procmux$1216_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1228:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1085_Y, Y=$flatten\p.$procmux$1228_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1085_Y [0], Y=$flatten\p.$procmux$1228_Y [0]
      New connections: $flatten\p.$procmux$1228_Y [7:1] = { $flatten\p.$procmux$1228_Y [0] $flatten\p.$procmux$1228_Y [0] $flatten\p.$procmux$1228_Y [0] $flatten\p.$procmux$1228_Y [0] $flatten\p.$procmux$1228_Y [0] $flatten\p.$procmux$1228_Y [0] $flatten\p.$procmux$1228_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1240:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1103_Y, Y=$flatten\p.$procmux$1240_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1103_Y [0], Y=$flatten\p.$procmux$1240_Y [0]
      New connections: $flatten\p.$procmux$1240_Y [7:1] = { $flatten\p.$procmux$1240_Y [0] $flatten\p.$procmux$1240_Y [0] $flatten\p.$procmux$1240_Y [0] $flatten\p.$procmux$1240_Y [0] $flatten\p.$procmux$1240_Y [0] $flatten\p.$procmux$1240_Y [0] $flatten\p.$procmux$1240_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1252:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1121_Y, Y=$flatten\p.$procmux$1252_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1121_Y [0], Y=$flatten\p.$procmux$1252_Y [0]
      New connections: $flatten\p.$procmux$1252_Y [7:1] = { $flatten\p.$procmux$1252_Y [0] $flatten\p.$procmux$1252_Y [0] $flatten\p.$procmux$1252_Y [0] $flatten\p.$procmux$1252_Y [0] $flatten\p.$procmux$1252_Y [0] $flatten\p.$procmux$1252_Y [0] $flatten\p.$procmux$1252_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1264:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1139_Y, Y=$flatten\p.$procmux$1264_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1139_Y [0], Y=$flatten\p.$procmux$1264_Y [0]
      New connections: $flatten\p.$procmux$1264_Y [7:1] = { $flatten\p.$procmux$1264_Y [0] $flatten\p.$procmux$1264_Y [0] $flatten\p.$procmux$1264_Y [0] $flatten\p.$procmux$1264_Y [0] $flatten\p.$procmux$1264_Y [0] $flatten\p.$procmux$1264_Y [0] $flatten\p.$procmux$1264_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1276:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1157_Y, Y=$flatten\p.$procmux$1276_Y
      New ports: A=1'0, B=$flatten\p.$procmux$1157_Y [0], Y=$flatten\p.$procmux$1276_Y [0]
      New connections: $flatten\p.$procmux$1276_Y [7:1] = { $flatten\p.$procmux$1276_Y [0] $flatten\p.$procmux$1276_Y [0] $flatten\p.$procmux$1276_Y [0] $flatten\p.$procmux$1276_Y [0] $flatten\p.$procmux$1276_Y [0] $flatten\p.$procmux$1276_Y [0] $flatten\p.$procmux$1276_Y [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1375:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1192_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276
      New ports: A=1'0, B=$flatten\p.$procmux$1192_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_EN[7:0]$276 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1381:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1204_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274
      New ports: A=1'0, B=$flatten\p.$procmux$1204_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_EN[7:0]$274 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1387:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1216_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272
      New ports: A=1'0, B=$flatten\p.$procmux$1216_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_EN[7:0]$272 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1393:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1228_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270
      New ports: A=1'0, B=$flatten\p.$procmux$1228_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_EN[7:0]$270 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1399:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1240_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268
      New ports: A=1'0, B=$flatten\p.$procmux$1240_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_EN[7:0]$268 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1405:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1252_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266
      New ports: A=1'0, B=$flatten\p.$procmux$1252_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_EN[7:0]$266 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1411:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1264_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264
      New ports: A=1'0, B=$flatten\p.$procmux$1264_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_EN[7:0]$264 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1417:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1276_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262
      New ports: A=1'0, B=$flatten\p.$procmux$1276_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_EN[7:0]$262 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.$procmux$1423:
      Old ports: A=8'00000000, B=$flatten\p.$procmux$1288_Y, Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260
      New ports: A=1'0, B=$flatten\p.$procmux$1288_Y [0], Y=$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [0]
      New connections: $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [7:1] = { $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [0] $flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_EN[7:0]$260 [0] }
  Optimizing cells in module \pwm.
Performed a total of 62 changes.

6.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

6.10.6. Executing OPT_DFF pass (perform DFF optimizations).

6.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 0 unused cells and 218 unused wires.
<suppressed ~1 debug messages>

6.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.10.9. Rerunning OPT passes. (Maybe there is more to do..)

6.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

6.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
Performed a total of 0 changes.

6.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.10.13. Executing OPT_DFF pass (perform DFF optimizations).

6.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.10.16. Finished OPT passes. (There is nothing left to do.)

6.11. Executing FSM pass (extract and optimize FSM).

6.11.1. Executing FSM_DETECT pass (finding FSMs in design).

6.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.12. Executing OPT pass (performing simple optimizations).

6.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

6.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
Performed a total of 0 changes.

6.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\p.\rwd.$procdff$1612 ($dff) from module pwm (D = $flatten\p.\rwd.$procmux$1538_Y, Q = \p.rwd.pp, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1646 ($sdff) from module pwm (D = $flatten\p.\rwd.$procmux$1538_Y, Q = \p.rwd.pp).
Adding SRST signal on $flatten\p.\rwd.$procdff$1611 ($dff) from module pwm (D = $flatten\p.\rwd.$procmux$1521_Y, Q = \p.rwd.pwmv, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1650 ($sdff) from module pwm (D = $flatten\p.\rwd.$add$src/displaydriver.v:97$127_Y, Q = \p.rwd.pwmv).
Adding SRST signal on $flatten\p.\rwd.$procdff$1610 ($dff) from module pwm (D = $flatten\p.\rwd.$procmux$1530_Y, Q = \p.rwd.multiplex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$1654 ($sdff) from module pwm (D = $flatten\p.\rwd.$add$src/displaydriver.v:96$126_Y, Q = \p.rwd.multiplex).
Adding EN signal on $flatten\p.\rwd.$procdff$1609 ($dff) from module pwm (D = { $flatten\p.\rwd.$lt$src/displaydriver.v:108$133_Y $flatten\p.\rwd.$lt$src/displaydriver.v:104$131_Y $flatten\p.\rwd.$lt$src/displaydriver.v:104$131_Y $flatten\p.\rwd.$lt$src/displaydriver.v:108$133_Y $flatten\p.\rwd.$lt$src/displaydriver.v:113$136_Y $flatten\p.\rwd.$lt$src/displaydriver.v:113$136_Y $flatten\p.\rwd.$lt$src/displaydriver.v:108$133_Y }, Q = \p.rwd.sseg [6:0]).
Adding EN signal on $flatten\p.$procdff$1566 ($dff) from module pwm (D = $flatten\p.$add$src/pwm_feeder.v:60$339_Y, Q = \p.prescaler).
Adding SRST signal on $flatten\p.$procdff$1565 ($dff) from module pwm (D = $flatten\p.$procmux$1441_Y, Q = \p.dir, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$1662 ($sdff) from module pwm (D = $flatten\p.$procmux$1439_Y, Q = \p.dir).
Adding SRST signal on $flatten\p.$procdff$1564 ($dff) from module pwm (D = $flatten\p.$procmux$1456_Y, Q = \p.ptr, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1668 ($sdff) from module pwm (D = $flatten\p.$procmux$1454_Y, Q = \p.ptr).

6.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 32 unused cells and 26 unused wires.
<suppressed ~33 debug messages>

6.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~2 debug messages>

6.12.9. Rerunning OPT passes. (Maybe there is more to do..)

6.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

6.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
Performed a total of 0 changes.

6.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.12.13. Executing OPT_DFF pass (perform DFF optimizations).

6.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.12.16. Finished OPT passes. (There is nothing left to do.)

6.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1613 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1614 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1615 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1616 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1617 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1618 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1619 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1620 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1621 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1622 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1623 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1624 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1625 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1626 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1627 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1628 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1629 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1630 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1631 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1632 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1633 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1634 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1635 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1636 (p.pwm_depth).
Removed top 2 address bits (of 7) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1637 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1638 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1639 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1640 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1641 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1642 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1643 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1644 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory write port pwm.$flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1645 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:19$210 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:20$211 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:21$212 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:22$213 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:23$214 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:24$215 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:25$216 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:26$217 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:27$218 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:28$219 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:29$220 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:30$221 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:31$222 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:32$223 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:33$224 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:34$225 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:35$226 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:36$227 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:37$228 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:38$229 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:39$230 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:40$231 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:41$232 (p.pwm_depth).
Removed top 27 address bits (of 32) from memory read port pwm.$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:42$233 (p.pwm_depth).
Removed top 2 bits (of 3) from port B of cell pwm.$flatten\p.\rwd.$eq$src/displaydriver.v:48$2 ($eq).
Removed top 1 bits (of 3) from port B of cell pwm.$flatten\p.\rwd.$eq$src/displaydriver.v:49$4 ($eq).
Removed top 1 bits (of 3) from port B of cell pwm.$flatten\p.\rwd.$eq$src/displaydriver.v:50$6 ($eq).
Removed top 1 bits (of 8) from mux cell pwm.$flatten\p.\rwd.$ternary$src/displaydriver.v:82$107 ($mux).
Removed top 31 bits (of 32) from port B of cell pwm.$flatten\p.\rwd.$gt$src/displaydriver.v:101$129 ($gt).
Removed cell pwm.$flatten\p.\rwd.$procmux$1535 ($mux).
Removed cell pwm.$flatten\p.\rwd.$procmux$1538 ($mux).
Removed cell pwm.$flatten\p.$procmux$1436 ($mux).
Removed cell pwm.$flatten\p.$procmux$1426 ($mux).
Removed cell pwm.$flatten\p.$procmux$1420 ($mux).
Removed cell pwm.$flatten\p.$procmux$1414 ($mux).
Removed cell pwm.$flatten\p.$procmux$1408 ($mux).
Removed cell pwm.$flatten\p.$procmux$1402 ($mux).
Removed cell pwm.$flatten\p.$procmux$1396 ($mux).
Removed cell pwm.$flatten\p.$procmux$1390 ($mux).
Removed cell pwm.$flatten\p.$procmux$1384 ($mux).
Removed cell pwm.$flatten\p.$procmux$1378 ($mux).
Removed cell pwm.$flatten\p.$procmux$1294 ($mux).
Removed cell pwm.$flatten\p.$procmux$1282 ($mux).
Removed cell pwm.$flatten\p.$procmux$1270 ($mux).
Removed cell pwm.$flatten\p.$procmux$1258 ($mux).
Removed cell pwm.$flatten\p.$procmux$1246 ($mux).
Removed cell pwm.$flatten\p.$procmux$1234 ($mux).
Removed cell pwm.$flatten\p.$procmux$1222 ($mux).
Removed cell pwm.$flatten\p.$procmux$1210 ($mux).
Removed cell pwm.$flatten\p.$procmux$1198 ($mux).
Removed cell pwm.$flatten\p.$procmux$1184 ($mux).
Removed cell pwm.$flatten\p.$procmux$1166 ($mux).
Removed cell pwm.$flatten\p.$procmux$1148 ($mux).
Removed cell pwm.$flatten\p.$procmux$1130 ($mux).
Removed cell pwm.$flatten\p.$procmux$1112 ($mux).
Removed cell pwm.$flatten\p.$procmux$1094 ($mux).
Removed cell pwm.$flatten\p.$procmux$1076 ($mux).
Removed cell pwm.$flatten\p.$procmux$1058 ($mux).
Removed cell pwm.$flatten\p.$procmux$1040 ($mux).
Removed cell pwm.$flatten\p.$procmux$1019 ($mux).
Removed cell pwm.$flatten\p.$procmux$995 ($mux).
Removed cell pwm.$flatten\p.$procmux$971 ($mux).
Removed cell pwm.$flatten\p.$procmux$947 ($mux).
Removed cell pwm.$flatten\p.$procmux$923 ($mux).
Removed cell pwm.$flatten\p.$procmux$899 ($mux).
Removed cell pwm.$flatten\p.$procmux$875 ($mux).
Removed cell pwm.$flatten\p.$procmux$851 ($mux).
Removed cell pwm.$flatten\p.$procmux$827 ($mux).
Removed top 29 bits (of 32) from port B of cell pwm.$flatten\p.$add$src/pwm_feeder.v:82$387 ($add).
Removed top 27 bits (of 32) from port Y of cell pwm.$flatten\p.$add$src/pwm_feeder.v:82$387 ($add).
Removed top 2 bits (of 7) from port A of cell pwm.$flatten\p.$add$src/pwm_feeder.v:82$387 ($add).
Removed top 29 bits (of 32) from port B of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:81$386 ($sub).
Removed top 27 bits (of 32) from port Y of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:81$386 ($sub).
Removed top 2 bits (of 7) from port A of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:81$386 ($sub).
Removed top 30 bits (of 32) from port B of cell pwm.$flatten\p.$add$src/pwm_feeder.v:80$385 ($add).
Removed top 27 bits (of 32) from port Y of cell pwm.$flatten\p.$add$src/pwm_feeder.v:80$385 ($add).
Removed top 2 bits (of 7) from port A of cell pwm.$flatten\p.$add$src/pwm_feeder.v:80$385 ($add).
Removed top 30 bits (of 32) from port B of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:79$384 ($sub).
Removed top 27 bits (of 32) from port Y of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:79$384 ($sub).
Removed top 2 bits (of 7) from port A of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:79$384 ($sub).
Removed top 30 bits (of 32) from port B of cell pwm.$flatten\p.$add$src/pwm_feeder.v:78$383 ($add).
Removed top 27 bits (of 32) from port Y of cell pwm.$flatten\p.$add$src/pwm_feeder.v:78$383 ($add).
Removed top 2 bits (of 7) from port A of cell pwm.$flatten\p.$add$src/pwm_feeder.v:78$383 ($add).
Removed top 30 bits (of 32) from port B of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:77$382 ($sub).
Removed top 27 bits (of 32) from port Y of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:77$382 ($sub).
Removed top 2 bits (of 7) from port A of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:77$382 ($sub).
Removed top 31 bits (of 32) from port B of cell pwm.$flatten\p.$add$src/pwm_feeder.v:76$381 ($add).
Removed top 27 bits (of 32) from port Y of cell pwm.$flatten\p.$add$src/pwm_feeder.v:76$381 ($add).
Removed top 2 bits (of 7) from port A of cell pwm.$flatten\p.$add$src/pwm_feeder.v:76$381 ($add).
Removed top 31 bits (of 32) from port B of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:75$380 ($sub).
Removed top 27 bits (of 32) from port Y of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:75$380 ($sub).
Removed top 2 bits (of 7) from port A of cell pwm.$flatten\p.$sub$src/pwm_feeder.v:75$380 ($sub).
Removed top 2 bits (of 7) from port B of cell pwm.$flatten\p.$eq$src/pwm_feeder.v:64$359 ($eq).
Removed top 2 bits (of 7) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR[6:0]$259.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR[31:0]$261.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR[31:0]$263.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR[31:0]$265.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR[31:0]$267.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR[31:0]$269.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR[31:0]$271.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR[31:0]$273.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$0$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR[31:0]$275.
Removed top 2 bits (of 7) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR[6:0]$321.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR[31:0]$323.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR[31:0]$325.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR[31:0]$327.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR[31:0]$329.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR[31:0]$331.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR[31:0]$333.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR[31:0]$335.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$2$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR[31:0]$337.
Removed top 2 bits (of 7) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR[6:0]$341.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR[31:0]$343.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR[31:0]$345.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR[31:0]$347.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR[31:0]$349.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR[31:0]$351.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR[31:0]$353.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR[31:0]$355.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$3$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR[31:0]$357.
Removed top 2 bits (of 7) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:74$201_ADDR[6:0]$360.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:75$202_ADDR[31:0]$362.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:76$203_ADDR[31:0]$364.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:77$204_ADDR[31:0]$366.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:78$205_ADDR[31:0]$368.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:79$206_ADDR[31:0]$370.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:80$207_ADDR[31:0]$372.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:81$208_ADDR[31:0]$374.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$4$memwr$\pwm_depth$src/pwm_feeder.v:82$209_ADDR[31:0]$376.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$add$src/pwm_feeder.v:76$381_Y.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$add$src/pwm_feeder.v:78$383_Y.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$add$src/pwm_feeder.v:80$385_Y.
Removed top 27 bits (of 32) from wire pwm.$flatten\p.$add$src/pwm_feeder.v:82$387_Y.
Removed top 7 bits (of 8) from wire pwm.$flatten\p.\rwd.$eq$src/displaydriver.v:48$2_Y.
Removed top 7 bits (of 8) from wire pwm.$flatten\p.\rwd.$eq$src/displaydriver.v:50$6_Y.
Removed top 7 bits (of 8) from wire pwm.$flatten\p.\rwd.$eq$src/displaydriver.v:52$10_Y.
Removed top 7 bits (of 8) from wire pwm.$flatten\p.\rwd.$eq$src/displaydriver.v:54$14_Y.
Removed top 1 bits (of 8) from wire pwm.$flatten\p.\rwd.$ternary$src/displaydriver.v:82$107_Y.

6.14. Executing PEEPOPT pass (run peephole optimizers).

6.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 0 unused cells and 84 unused wires.
<suppressed ~1 debug messages>

6.16. Executing SHARE pass (SAT-based resource sharing).

6.17. Executing TECHMAP pass (map to technology primitives).

6.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

6.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~7 debug messages>

6.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

6.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pwm:
  creating $macc model for $flatten\p.$add$src/pwm_feeder.v:60$339 ($add).
  creating $macc model for $flatten\p.$add$src/pwm_feeder.v:69$378 ($add).
  creating $macc model for $flatten\p.$add$src/pwm_feeder.v:76$381 ($add).
  creating $macc model for $flatten\p.$add$src/pwm_feeder.v:78$383 ($add).
  creating $macc model for $flatten\p.$add$src/pwm_feeder.v:80$385 ($add).
  creating $macc model for $flatten\p.$add$src/pwm_feeder.v:82$387 ($add).
  creating $macc model for $flatten\p.$sub$src/pwm_feeder.v:71$379 ($sub).
  creating $macc model for $flatten\p.$sub$src/pwm_feeder.v:75$380 ($sub).
  creating $macc model for $flatten\p.$sub$src/pwm_feeder.v:77$382 ($sub).
  creating $macc model for $flatten\p.$sub$src/pwm_feeder.v:79$384 ($sub).
  creating $macc model for $flatten\p.$sub$src/pwm_feeder.v:81$386 ($sub).
  creating $macc model for $flatten\p.\rwd.$add$src/displaydriver.v:102$130 ($add).
  creating $macc model for $flatten\p.\rwd.$add$src/displaydriver.v:96$126 ($add).
  creating $macc model for $flatten\p.\rwd.$add$src/displaydriver.v:97$127 ($add).
  creating $alu model for $macc $flatten\p.\rwd.$add$src/displaydriver.v:97$127.
  creating $alu model for $macc $flatten\p.\rwd.$add$src/displaydriver.v:96$126.
  creating $alu model for $macc $flatten\p.\rwd.$add$src/displaydriver.v:102$130.
  creating $alu model for $macc $flatten\p.$sub$src/pwm_feeder.v:81$386.
  creating $alu model for $macc $flatten\p.$sub$src/pwm_feeder.v:79$384.
  creating $alu model for $macc $flatten\p.$sub$src/pwm_feeder.v:77$382.
  creating $alu model for $macc $flatten\p.$sub$src/pwm_feeder.v:75$380.
  creating $alu model for $macc $flatten\p.$sub$src/pwm_feeder.v:71$379.
  creating $alu model for $macc $flatten\p.$add$src/pwm_feeder.v:82$387.
  creating $alu model for $macc $flatten\p.$add$src/pwm_feeder.v:80$385.
  creating $alu model for $macc $flatten\p.$add$src/pwm_feeder.v:78$383.
  creating $alu model for $macc $flatten\p.$add$src/pwm_feeder.v:76$381.
  creating $alu model for $macc $flatten\p.$add$src/pwm_feeder.v:69$378.
  creating $alu model for $macc $flatten\p.$add$src/pwm_feeder.v:60$339.
  creating $alu model for $flatten\p.\rwd.$gt$src/displaydriver.v:101$129 ($gt): new $alu
  creating $alu model for $flatten\p.\rwd.$lt$src/displaydriver.v:104$131 ($lt): new $alu
  creating $alu model for $flatten\p.\rwd.$lt$src/displaydriver.v:108$133 ($lt): new $alu
  creating $alu model for $flatten\p.\rwd.$lt$src/displaydriver.v:113$136 ($lt): new $alu
  creating $alu cell for $flatten\p.\rwd.$lt$src/displaydriver.v:113$136: $auto$alumacc.cc:485:replace_alu$1720
  creating $alu cell for $flatten\p.\rwd.$lt$src/displaydriver.v:108$133: $auto$alumacc.cc:485:replace_alu$1731
  creating $alu cell for $flatten\p.\rwd.$lt$src/displaydriver.v:104$131: $auto$alumacc.cc:485:replace_alu$1742
  creating $alu cell for $flatten\p.\rwd.$gt$src/displaydriver.v:101$129: $auto$alumacc.cc:485:replace_alu$1753
  creating $alu cell for $flatten\p.$add$src/pwm_feeder.v:60$339: $auto$alumacc.cc:485:replace_alu$1758
  creating $alu cell for $flatten\p.$add$src/pwm_feeder.v:69$378: $auto$alumacc.cc:485:replace_alu$1761
  creating $alu cell for $flatten\p.$add$src/pwm_feeder.v:76$381: $auto$alumacc.cc:485:replace_alu$1764
  creating $alu cell for $flatten\p.$add$src/pwm_feeder.v:78$383: $auto$alumacc.cc:485:replace_alu$1767
  creating $alu cell for $flatten\p.$add$src/pwm_feeder.v:80$385: $auto$alumacc.cc:485:replace_alu$1770
  creating $alu cell for $flatten\p.$add$src/pwm_feeder.v:82$387: $auto$alumacc.cc:485:replace_alu$1773
  creating $alu cell for $flatten\p.$sub$src/pwm_feeder.v:71$379: $auto$alumacc.cc:485:replace_alu$1776
  creating $alu cell for $flatten\p.$sub$src/pwm_feeder.v:75$380: $auto$alumacc.cc:485:replace_alu$1779
  creating $alu cell for $flatten\p.$sub$src/pwm_feeder.v:77$382: $auto$alumacc.cc:485:replace_alu$1782
  creating $alu cell for $flatten\p.$sub$src/pwm_feeder.v:79$384: $auto$alumacc.cc:485:replace_alu$1785
  creating $alu cell for $flatten\p.$sub$src/pwm_feeder.v:81$386: $auto$alumacc.cc:485:replace_alu$1788
  creating $alu cell for $flatten\p.\rwd.$add$src/displaydriver.v:102$130: $auto$alumacc.cc:485:replace_alu$1791
  creating $alu cell for $flatten\p.\rwd.$add$src/displaydriver.v:96$126: $auto$alumacc.cc:485:replace_alu$1794
  creating $alu cell for $flatten\p.\rwd.$add$src/displaydriver.v:97$127: $auto$alumacc.cc:485:replace_alu$1797
  created 18 $alu and 0 $macc cells.

6.21. Executing OPT pass (performing simple optimizations).

6.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

6.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
Performed a total of 0 changes.

6.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.21.6. Executing OPT_DFF pass (perform DFF optimizations).

6.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.21.9. Rerunning OPT passes. (Maybe there is more to do..)

6.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

6.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
Performed a total of 0 changes.

6.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.21.13. Executing OPT_DFF pass (perform DFF optimizations).

6.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.21.16. Finished OPT passes. (There is nothing left to do.)

6.22. Executing MEMORY pass.

6.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:19$210' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:20$211' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:21$212' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:22$213' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:23$214' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:24$215' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:25$216' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:26$217' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:27$218' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:28$219' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:29$220' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:30$221' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:31$222' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:32$223' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:33$224' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:34$225' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:35$226' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:36$227' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:37$228' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:38$229' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:39$230' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:40$231' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:41$232' in module `\pwm': no (compatible) $dff found.
Checking cell `$flatten\p.$memrd$\pwm_depth$src/pwm_feeder.v:42$233' in module `\pwm': no (compatible) $dff found.

6.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory pwm.p.pwm_depth by address:
  New clock domain: posedge \clk
    Port 0 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1613) has addr 5'00000.
      Active bits: 11111111
    Port 1 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1614) has addr 5'00001.
      Active bits: 11111111
    Port 2 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1615) has addr 5'00010.
      Active bits: 11111111
    Port 3 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1616) has addr 5'00011.
      Active bits: 11111111
    Port 4 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1617) has addr 5'00100.
      Active bits: 11111111
    Port 5 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1618) has addr 5'00101.
      Active bits: 11111111
    Port 6 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1619) has addr 5'00110.
      Active bits: 11111111
    Port 7 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1620) has addr 5'00111.
      Active bits: 11111111
    Port 8 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1621) has addr 5'01000.
      Active bits: 11111111
    Port 9 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1622) has addr 5'01001.
      Active bits: 11111111
    Port 10 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1623) has addr 5'01010.
      Active bits: 11111111
    Port 11 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1624) has addr 5'01011.
      Active bits: 11111111
    Port 12 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1625) has addr 5'01100.
      Active bits: 11111111
    Port 13 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1626) has addr 5'01101.
      Active bits: 11111111
    Port 14 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1627) has addr 5'01110.
      Active bits: 11111111
    Port 15 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1628) has addr 5'01111.
      Active bits: 11111111
    Port 16 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1629) has addr 5'10000.
      Active bits: 11111111
    Port 17 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1630) has addr 5'10001.
      Active bits: 11111111
    Port 18 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1631) has addr 5'10010.
      Active bits: 11111111
    Port 19 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1632) has addr 5'10011.
      Active bits: 11111111
    Port 20 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1633) has addr 5'10100.
      Active bits: 11111111
    Port 21 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1634) has addr 5'10101.
      Active bits: 11111111
    Port 22 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1635) has addr 5'10110.
      Active bits: 11111111
    Port 23 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1636) has addr 5'10111.
      Active bits: 11111111
    Port 24 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1637) has addr \p.ptr [4:0].
      Active bits: 11111111
    Port 25 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1638) has addr $auto$wreduce.cc:454:run$1671 [4:0].
      Active bits: 11111111
    Port 26 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1639) has addr $auto$wreduce.cc:454:run$1672 [4:0].
      Active bits: 11111111
    Port 27 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1640) has addr $auto$wreduce.cc:454:run$1673 [4:0].
      Active bits: 11111111
    Port 28 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1641) has addr $auto$wreduce.cc:454:run$1674 [4:0].
      Active bits: 11111111
    Port 29 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1642) has addr $auto$wreduce.cc:454:run$1675 [4:0].
      Active bits: 11111111
    Port 30 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1643) has addr $auto$wreduce.cc:454:run$1676 [4:0].
      Active bits: 11111111
    Port 31 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1644) has addr $auto$wreduce.cc:454:run$1677 [4:0].
      Active bits: 11111111
    Port 32 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1645) has addr $auto$wreduce.cc:454:run$1678 [4:0].
      Active bits: 11111111
Consolidating write ports of memory pwm.p.pwm_depth using sat-based resource sharing:
  Port 0 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1613) on posedge \clk: considered
  Port 1 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1614) on posedge \clk: considered
  Port 2 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1615) on posedge \clk: considered
  Port 3 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1616) on posedge \clk: considered
  Port 4 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1617) on posedge \clk: considered
  Port 5 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1618) on posedge \clk: considered
  Port 6 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1619) on posedge \clk: considered
  Port 7 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1620) on posedge \clk: considered
  Port 8 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1621) on posedge \clk: considered
  Port 9 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1622) on posedge \clk: considered
  Port 10 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1623) on posedge \clk: considered
  Port 11 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1624) on posedge \clk: considered
  Port 12 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1625) on posedge \clk: considered
  Port 13 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1626) on posedge \clk: considered
  Port 14 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1627) on posedge \clk: considered
  Port 15 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1628) on posedge \clk: considered
  Port 16 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1629) on posedge \clk: considered
  Port 17 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1630) on posedge \clk: considered
  Port 18 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1631) on posedge \clk: considered
  Port 19 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1632) on posedge \clk: considered
  Port 20 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1633) on posedge \clk: considered
  Port 21 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1634) on posedge \clk: considered
  Port 22 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1635) on posedge \clk: considered
  Port 23 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1636) on posedge \clk: considered
  Port 24 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1637) on posedge \clk: considered
  Port 25 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1638) on posedge \clk: considered
  Port 26 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1639) on posedge \clk: considered
  Port 27 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1640) on posedge \clk: considered
  Port 28 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1641) on posedge \clk: considered
  Port 29 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1642) on posedge \clk: considered
  Port 30 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1643) on posedge \clk: considered
  Port 31 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1644) on posedge \clk: considered
  Port 32 ($flatten\p.$auto$proc_memwr.cc:37:proc_memwr$1645) on posedge \clk: considered
  Common input cone for all EN signals: 8 cells.
  Size of unconstrained SAT problem: 93 variables, 201 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
  According to SAT solver sharing of port 5 with port 6 is not possible.
  According to SAT solver sharing of port 6 with port 7 is not possible.
  According to SAT solver sharing of port 7 with port 8 is not possible.
  According to SAT solver sharing of port 8 with port 9 is not possible.
  According to SAT solver sharing of port 9 with port 10 is not possible.
  According to SAT solver sharing of port 10 with port 11 is not possible.
  According to SAT solver sharing of port 11 with port 12 is not possible.
  According to SAT solver sharing of port 12 with port 13 is not possible.
  According to SAT solver sharing of port 13 with port 14 is not possible.
  According to SAT solver sharing of port 14 with port 15 is not possible.
  According to SAT solver sharing of port 15 with port 16 is not possible.
  According to SAT solver sharing of port 16 with port 17 is not possible.
  According to SAT solver sharing of port 17 with port 18 is not possible.
  According to SAT solver sharing of port 18 with port 19 is not possible.
  According to SAT solver sharing of port 19 with port 20 is not possible.
  According to SAT solver sharing of port 20 with port 21 is not possible.
  According to SAT solver sharing of port 21 with port 22 is not possible.
  According to SAT solver sharing of port 22 with port 23 is not possible.
  Merging port 23 into port 24.
  According to SAT solver sharing of port 24 with port 25 is not possible.
  According to SAT solver sharing of port 25 with port 26 is not possible.
  According to SAT solver sharing of port 26 with port 27 is not possible.
  According to SAT solver sharing of port 27 with port 28 is not possible.
  According to SAT solver sharing of port 28 with port 29 is not possible.
  According to SAT solver sharing of port 29 with port 30 is not possible.
  According to SAT solver sharing of port 30 with port 31 is not possible.
  According to SAT solver sharing of port 31 with port 32 is not possible.

6.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).

6.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing pwm.p.pwm_depth:
  Properties: ports=56 bits=192 rports=24 wports=32 dbits=8 abits=5 words=24
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=232 dwaste=8 bwaste=3904 waste=3904 efficiency=4
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=488 dwaste=0 bwaste=3904 waste=3904 efficiency=4
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1000 dwaste=0 bwaste=4000 waste=4000 efficiency=2
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clk.
        Failed to map write port #1.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2024 dwaste=0 bwaste=4048 waste=4048 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2024 dwaste=0 bwaste=4048 waste=4048 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2024 dwaste=0 bwaste=4048 waste=4048 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

6.25. Executing TECHMAP pass (map to technology primitives).

6.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

6.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.26. Executing ICE40_BRAMINIT pass.

6.27. Executing OPT pass (performing simple optimizations).

6.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~7 debug messages>

6.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.27.3. Executing OPT_DFF pass (perform DFF optimizations).

6.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

6.27.5. Finished fast OPT passes.

6.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \p.pwm_depth in module \pwm:
  created 24 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 744 $mux cells.
  write interface: 768 write mux blocks.

6.29. Executing OPT pass (performing simple optimizations).

6.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~2844 debug messages>

6.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$1807: $auto$rtlil.cc:2126:ReduceOr$1801 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

6.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $auto$memory_share.cc:629:consolidate_wr_using_sat$1804:
      Old ports: A=8'00000000, B=8'11111111, Y=$auto$rtlil.cc:2219:Mux$1805
      New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2219:Mux$1805 [0]
      New connections: $auto$rtlil.cc:2219:Mux$1805 [7:1] = { $auto$rtlil.cc:2219:Mux$1805 [0] $auto$rtlil.cc:2219:Mux$1805 [0] $auto$rtlil.cc:2219:Mux$1805 [0] $auto$rtlil.cc:2219:Mux$1805 [0] $auto$rtlil.cc:2219:Mux$1805 [0] $auto$rtlil.cc:2219:Mux$1805 [0] $auto$rtlil.cc:2219:Mux$1805 [0] }
    Consolidated identical input bits for $mux cell $flatten\p.\rwd.$ternary$src/displaydriver.v:82$107:
      Old ports: A=7'0000000, B=7'1111111, Y=$auto$wreduce.cc:454:run$1714 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1714 [0]
      New connections: $auto$wreduce.cc:454:run$1714 [6:1] = { $auto$wreduce.cc:454:run$1714 [0] $auto$wreduce.cc:454:run$1714 [0] $auto$wreduce.cc:454:run$1714 [0] $auto$wreduce.cc:454:run$1714 [0] $auto$wreduce.cc:454:run$1714 [0] $auto$wreduce.cc:454:run$1714 [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$1714 [6:0] }, B=8'10111111, Y=$flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$1714 [0] $auto$wreduce.cc:454:run$1714 [0] }, B=3'101, Y={ $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [7:6] $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [0] }
      New connections: $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [5:1] = { $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111:
      Old ports: A=$flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y, B=8'11011111, Y=$flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y
      New ports: A={ $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [7:6] $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:81$109_Y [0] }, B=4'1101, Y={ $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [7:5] $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [0] }
      New connections: $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [4:1] = { $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113:
      Old ports: A=$flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y, B=8'11101111, Y=$flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y
      New ports: A={ $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [7:5] $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:80$111_Y [0] }, B=5'11101, Y={ $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [7:4] $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [0] }
      New connections: $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [3:1] = { $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115:
      Old ports: A=$flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y, B=8'11110111, Y=$flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y
      New ports: A={ $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [7:4] $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:79$113_Y [0] }, B=6'111101, Y={ $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y [7:3] $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y [0] }
      New connections: $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y [2:1] = { $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $flatten\p.\rwd.$ternary$src/displaydriver.v:77$117:
      Old ports: A=$flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y, B=8'11111011, Y=$flatten\p.\rwd.$ternary$src/displaydriver.v:77$117_Y
      New ports: A={ $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y [7:3] $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y [0] $flatten\p.\rwd.$ternary$src/displaydriver.v:78$115_Y [0] }, B=7'1111101, Y={ $flatten\p.\rwd.$ternary$src/displaydriver.v:77$117_Y [7:2] $flatten\p.\rwd.$ternary$src/displaydriver.v:77$117_Y [0] }
      New connections: $flatten\p.\rwd.$ternary$src/displaydriver.v:77$117_Y [1] = $flatten\p.\rwd.$ternary$src/displaydriver.v:77$117_Y [0]
  Optimizing cells in module \pwm.
Performed a total of 7 changes.

6.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.29.6. Executing OPT_DFF pass (perform DFF optimizations).

6.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 0 unused cells and 3212 unused wires.
<suppressed ~1 debug messages>

6.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.29.9. Rerunning OPT passes. (Maybe there is more to do..)

6.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

6.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
Performed a total of 0 changes.

6.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $memory\p.pwm_depth[9]$1835 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [7], Q = \p.pwm_depth[9] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[9]$1835 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [6], Q = \p.pwm_depth[9] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[9]$1835 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [5], Q = \p.pwm_depth[9] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[9]$1835 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [4:0], Q = \p.pwm_depth[9] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9218 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [4:0], Q = \p.pwm_depth[9] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9215 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [5], Q = \p.pwm_depth[9] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9212 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [6], Q = \p.pwm_depth[9] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9209 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [7], Q = \p.pwm_depth[9] [7]).
Adding SRST signal on $memory\p.pwm_depth[8]$1833 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [7], Q = \p.pwm_depth[8] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[8]$1833 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [6], Q = \p.pwm_depth[8] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[8]$1833 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [5], Q = \p.pwm_depth[8] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[8]$1833 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [4:0], Q = \p.pwm_depth[8] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9242 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [4:0], Q = \p.pwm_depth[8] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9239 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [5], Q = \p.pwm_depth[8] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9236 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [6], Q = \p.pwm_depth[8] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9233 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [7], Q = \p.pwm_depth[8] [7]).
Adding SRST signal on $memory\p.pwm_depth[7]$1831 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [7], Q = \p.pwm_depth[7] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[7]$1831 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [6], Q = \p.pwm_depth[7] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[7]$1831 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [5], Q = \p.pwm_depth[7] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[7]$1831 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [4:0], Q = \p.pwm_depth[7] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9266 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [4:0], Q = \p.pwm_depth[7] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9263 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [5], Q = \p.pwm_depth[7] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9260 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [6], Q = \p.pwm_depth[7] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9257 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [7], Q = \p.pwm_depth[7] [7]).
Adding SRST signal on $memory\p.pwm_depth[6]$1829 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [7], Q = \p.pwm_depth[6] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[6]$1829 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [6], Q = \p.pwm_depth[6] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[6]$1829 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [5], Q = \p.pwm_depth[6] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[6]$1829 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [4:0], Q = \p.pwm_depth[6] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9290 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [4:0], Q = \p.pwm_depth[6] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9287 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [5], Q = \p.pwm_depth[6] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9284 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [6], Q = \p.pwm_depth[6] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9281 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [7], Q = \p.pwm_depth[6] [7]).
Adding SRST signal on $memory\p.pwm_depth[5]$1827 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [7], Q = \p.pwm_depth[5] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[5]$1827 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [6], Q = \p.pwm_depth[5] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[5]$1827 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [5], Q = \p.pwm_depth[5] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[5]$1827 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [4:0], Q = \p.pwm_depth[5] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9314 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [4:0], Q = \p.pwm_depth[5] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9311 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [5], Q = \p.pwm_depth[5] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9308 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [6], Q = \p.pwm_depth[5] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9305 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [7], Q = \p.pwm_depth[5] [7]).
Adding SRST signal on $memory\p.pwm_depth[4]$1825 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [7], Q = \p.pwm_depth[4] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[4]$1825 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [6], Q = \p.pwm_depth[4] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[4]$1825 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [5], Q = \p.pwm_depth[4] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[4]$1825 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [4:0], Q = \p.pwm_depth[4] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9338 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [4:0], Q = \p.pwm_depth[4] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9335 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [5], Q = \p.pwm_depth[4] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9332 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [6], Q = \p.pwm_depth[4] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9329 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [7], Q = \p.pwm_depth[4] [7]).
Adding SRST signal on $memory\p.pwm_depth[3]$1823 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [7], Q = \p.pwm_depth[3] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[3]$1823 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [6], Q = \p.pwm_depth[3] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[3]$1823 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [5], Q = \p.pwm_depth[3] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[3]$1823 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [4:0], Q = \p.pwm_depth[3] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9362 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [4:0], Q = \p.pwm_depth[3] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9359 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [5], Q = \p.pwm_depth[3] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9356 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [6], Q = \p.pwm_depth[3] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9353 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [7], Q = \p.pwm_depth[3] [7]).
Adding SRST signal on $memory\p.pwm_depth[2]$1821 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [7], Q = \p.pwm_depth[2] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[2]$1821 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [6], Q = \p.pwm_depth[2] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[2]$1821 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [5], Q = \p.pwm_depth[2] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[2]$1821 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [4:0], Q = \p.pwm_depth[2] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9386 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [4:0], Q = \p.pwm_depth[2] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9383 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [5], Q = \p.pwm_depth[2] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9380 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [6], Q = \p.pwm_depth[2] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9377 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [7], Q = \p.pwm_depth[2] [7]).
Adding SRST signal on $memory\p.pwm_depth[23]$1863 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [7], Q = \p.pwm_depth[23] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[23]$1863 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [6], Q = \p.pwm_depth[23] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[23]$1863 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [5], Q = \p.pwm_depth[23] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[23]$1863 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [4:0], Q = \p.pwm_depth[23] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9410 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [4:0], Q = \p.pwm_depth[23] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9407 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [5], Q = \p.pwm_depth[23] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9404 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [6], Q = \p.pwm_depth[23] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9401 ($sdff) from module pwm (D = $auto$rtlil.cc:2219:Mux$1805 [7], Q = \p.pwm_depth[23] [7]).
Adding SRST signal on $memory\p.pwm_depth[22]$1861 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [7], Q = \p.pwm_depth[22] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[22]$1861 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [6], Q = \p.pwm_depth[22] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[22]$1861 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [5], Q = \p.pwm_depth[22] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[22]$1861 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [4:0], Q = \p.pwm_depth[22] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9432 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [4:0], Q = \p.pwm_depth[22] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9429 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [5], Q = \p.pwm_depth[22] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9426 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [6], Q = \p.pwm_depth[22] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9423 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [7], Q = \p.pwm_depth[22] [7]).
Adding SRST signal on $memory\p.pwm_depth[21]$1859 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [7], Q = \p.pwm_depth[21] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[21]$1859 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [6], Q = \p.pwm_depth[21] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[21]$1859 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [5], Q = \p.pwm_depth[21] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[21]$1859 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [4:0], Q = \p.pwm_depth[21] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9456 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [4:0], Q = \p.pwm_depth[21] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9453 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [5], Q = \p.pwm_depth[21] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9450 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [6], Q = \p.pwm_depth[21] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9447 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [7], Q = \p.pwm_depth[21] [7]).
Adding SRST signal on $memory\p.pwm_depth[20]$1857 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [7], Q = \p.pwm_depth[20] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[20]$1857 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [6], Q = \p.pwm_depth[20] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[20]$1857 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [5], Q = \p.pwm_depth[20] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[20]$1857 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [4:0], Q = \p.pwm_depth[20] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9480 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [4:0], Q = \p.pwm_depth[20] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9477 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [5], Q = \p.pwm_depth[20] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9474 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [6], Q = \p.pwm_depth[20] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9471 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [7], Q = \p.pwm_depth[20] [7]).
Adding SRST signal on $memory\p.pwm_depth[1]$1819 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [4:0], Q = \p.pwm_depth[1] [4:0], rval = 5'00000).
Adding SRST signal on $memory\p.pwm_depth[1]$1819 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [5], Q = \p.pwm_depth[1] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[1]$1819 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [6], Q = \p.pwm_depth[1] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[1]$1819 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [7], Q = \p.pwm_depth[1] [7], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9504 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [7], Q = \p.pwm_depth[1] [7]).
Adding EN signal on $auto$opt_dff.cc:702:run$9501 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [6], Q = \p.pwm_depth[1] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9498 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [5], Q = \p.pwm_depth[1] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9495 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [4:0], Q = \p.pwm_depth[1] [4:0]).
Adding SRST signal on $memory\p.pwm_depth[19]$1855 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [7], Q = \p.pwm_depth[19] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[19]$1855 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [6], Q = \p.pwm_depth[19] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[19]$1855 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [5], Q = \p.pwm_depth[19] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[19]$1855 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [4:0], Q = \p.pwm_depth[19] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9528 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [4:0], Q = \p.pwm_depth[19] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9525 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [5], Q = \p.pwm_depth[19] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9522 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [6], Q = \p.pwm_depth[19] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9519 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [7], Q = \p.pwm_depth[19] [7]).
Adding SRST signal on $memory\p.pwm_depth[18]$1853 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [7], Q = \p.pwm_depth[18] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[18]$1853 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [6], Q = \p.pwm_depth[18] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[18]$1853 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [5], Q = \p.pwm_depth[18] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[18]$1853 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [4:0], Q = \p.pwm_depth[18] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9552 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [4:0], Q = \p.pwm_depth[18] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9549 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [5], Q = \p.pwm_depth[18] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9546 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [6], Q = \p.pwm_depth[18] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9543 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [7], Q = \p.pwm_depth[18] [7]).
Adding SRST signal on $memory\p.pwm_depth[17]$1851 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [7], Q = \p.pwm_depth[17] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[17]$1851 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [6], Q = \p.pwm_depth[17] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[17]$1851 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [5], Q = \p.pwm_depth[17] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[17]$1851 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [4:0], Q = \p.pwm_depth[17] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9576 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [4:0], Q = \p.pwm_depth[17] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9573 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [5], Q = \p.pwm_depth[17] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9570 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [6], Q = \p.pwm_depth[17] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9567 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [7], Q = \p.pwm_depth[17] [7]).
Adding SRST signal on $memory\p.pwm_depth[16]$1849 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [7], Q = \p.pwm_depth[16] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[16]$1849 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [6], Q = \p.pwm_depth[16] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[16]$1849 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [5], Q = \p.pwm_depth[16] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[16]$1849 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [4:0], Q = \p.pwm_depth[16] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9600 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [4:0], Q = \p.pwm_depth[16] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9597 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [5], Q = \p.pwm_depth[16] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9594 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [6], Q = \p.pwm_depth[16] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9591 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [7], Q = \p.pwm_depth[16] [7]).
Adding SRST signal on $memory\p.pwm_depth[15]$1847 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [7], Q = \p.pwm_depth[15] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[15]$1847 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [6], Q = \p.pwm_depth[15] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[15]$1847 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [5], Q = \p.pwm_depth[15] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[15]$1847 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [4:0], Q = \p.pwm_depth[15] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9624 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [4:0], Q = \p.pwm_depth[15] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9621 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [5], Q = \p.pwm_depth[15] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9618 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [6], Q = \p.pwm_depth[15] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9615 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [7], Q = \p.pwm_depth[15] [7]).
Adding SRST signal on $memory\p.pwm_depth[14]$1845 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [7], Q = \p.pwm_depth[14] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[14]$1845 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [6], Q = \p.pwm_depth[14] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[14]$1845 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [5], Q = \p.pwm_depth[14] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[14]$1845 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [4:0], Q = \p.pwm_depth[14] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9648 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [4:0], Q = \p.pwm_depth[14] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9645 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [5], Q = \p.pwm_depth[14] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9642 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [6], Q = \p.pwm_depth[14] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9639 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [7], Q = \p.pwm_depth[14] [7]).
Adding SRST signal on $memory\p.pwm_depth[13]$1843 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [7], Q = \p.pwm_depth[13] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[13]$1843 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [6], Q = \p.pwm_depth[13] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[13]$1843 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [5], Q = \p.pwm_depth[13] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[13]$1843 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [4:0], Q = \p.pwm_depth[13] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9672 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [4:0], Q = \p.pwm_depth[13] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9669 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [5], Q = \p.pwm_depth[13] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9666 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [6], Q = \p.pwm_depth[13] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9663 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [7], Q = \p.pwm_depth[13] [7]).
Adding SRST signal on $memory\p.pwm_depth[12]$1841 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [7], Q = \p.pwm_depth[12] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[12]$1841 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [6], Q = \p.pwm_depth[12] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[12]$1841 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [5], Q = \p.pwm_depth[12] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[12]$1841 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [4:0], Q = \p.pwm_depth[12] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9696 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [4:0], Q = \p.pwm_depth[12] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9693 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [5], Q = \p.pwm_depth[12] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9690 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [6], Q = \p.pwm_depth[12] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9687 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [7], Q = \p.pwm_depth[12] [7]).
Adding SRST signal on $memory\p.pwm_depth[11]$1839 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [7], Q = \p.pwm_depth[11] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[11]$1839 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [6], Q = \p.pwm_depth[11] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[11]$1839 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [5], Q = \p.pwm_depth[11] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[11]$1839 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [4:0], Q = \p.pwm_depth[11] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9720 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [4:0], Q = \p.pwm_depth[11] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9717 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [5], Q = \p.pwm_depth[11] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9714 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [6], Q = \p.pwm_depth[11] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9711 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [7], Q = \p.pwm_depth[11] [7]).
Adding SRST signal on $memory\p.pwm_depth[10]$1837 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [7], Q = \p.pwm_depth[10] [7], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[10]$1837 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [6], Q = \p.pwm_depth[10] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[10]$1837 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [5], Q = \p.pwm_depth[10] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[10]$1837 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [4:0], Q = \p.pwm_depth[10] [4:0], rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$9744 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [4:0], Q = \p.pwm_depth[10] [4:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$9741 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [5], Q = \p.pwm_depth[10] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9738 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [6], Q = \p.pwm_depth[10] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9735 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [7], Q = \p.pwm_depth[10] [7]).
Adding SRST signal on $memory\p.pwm_depth[0]$1817 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [4:0], Q = \p.pwm_depth[0] [4:0], rval = 5'00000).
Adding SRST signal on $memory\p.pwm_depth[0]$1817 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [5], Q = \p.pwm_depth[0] [5], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[0]$1817 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [6], Q = \p.pwm_depth[0] [6], rval = 1'0).
Adding SRST signal on $memory\p.pwm_depth[0]$1817 ($dff) from module pwm (D = $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [7], Q = \p.pwm_depth[0] [7], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$9768 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [7], Q = \p.pwm_depth[0] [7]).
Adding EN signal on $auto$opt_dff.cc:702:run$9765 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [6], Q = \p.pwm_depth[0] [6]).
Adding EN signal on $auto$opt_dff.cc:702:run$9762 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [5], Q = \p.pwm_depth[0] [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$9759 ($sdff) from module pwm (D = $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [4:0], Q = \p.pwm_depth[0] [4:0]).

6.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 48 unused cells and 48 unused wires.
<suppressed ~49 debug messages>

6.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~3 debug messages>

6.29.16. Rerunning OPT passes. (Maybe there is more to do..)

6.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~104 debug messages>

6.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[0][0][0]$4107:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[0][0][0]$y$4108
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0]
      New connections: $memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [7:1] = { $memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0] $memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0] $memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0] $memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0] $memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0] $memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0] $memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[10][10][0]$6457:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[10][10][0]$y$6458
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0]
      New connections: $memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [7:1] = { $memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0] $memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0] $memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0] $memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0] $memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0] $memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0] $memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[11][11][0]$6655:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[11][11][0]$y$6656
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0]
      New connections: $memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [7:1] = { $memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0] $memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0] $memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0] $memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0] $memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0] $memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0] $memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[12][12][0]$6861:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[12][12][0]$y$6862
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0]
      New connections: $memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [7:1] = { $memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0] $memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0] $memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0] $memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0] $memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0] $memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0] $memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[13][13][0]$7081:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[13][13][0]$y$7082
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0]
      New connections: $memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [7:1] = { $memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0] $memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0] $memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0] $memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0] $memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0] $memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0] $memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[14][14][0]$7279:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[14][14][0]$y$7280
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0]
      New connections: $memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [7:1] = { $memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0] $memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0] $memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0] $memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0] $memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0] $memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0] $memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[15][15][0]$7477:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[15][15][0]$y$7478
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0]
      New connections: $memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [7:1] = { $memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0] $memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0] $memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0] $memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0] $memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0] $memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0] $memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[16][16][0]$7685:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[16][16][0]$y$7686
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0]
      New connections: $memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [7:1] = { $memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0] $memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0] $memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0] $memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0] $memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0] $memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0] $memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[17][17][0]$7939:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[17][17][0]$y$7940
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0]
      New connections: $memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [7:1] = { $memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0] $memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0] $memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0] $memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0] $memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0] $memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0] $memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[18][18][0]$8137:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[18][18][0]$y$8138
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0]
      New connections: $memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [7:1] = { $memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0] $memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0] $memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0] $memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0] $memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0] $memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0] $memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[19][19][0]$8335:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[19][19][0]$y$8336
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0]
      New connections: $memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [7:1] = { $memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0] $memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0] $memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0] $memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0] $memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0] $memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0] $memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[1][1][0]$4465:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[1][10][0]$y$4524
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0]
      New connections: $memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [7:1] = { $memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0] $memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0] $memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0] $memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0] $memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0] $memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0] $memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[20][20][0]$8545:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[20][20][0]$y$8546
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0]
      New connections: $memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [7:1] = { $memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0] $memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0] $memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0] $memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0] $memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0] $memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0] $memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[21][21][0]$8761:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[21][21][0]$y$8762
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0]
      New connections: $memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [7:1] = { $memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0] $memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0] $memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0] $memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0] $memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0] $memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0] $memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[22][22][0]$8959:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[22][22][0]$y$8960
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0]
      New connections: $memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [7:1] = { $memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0] $memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0] $memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0] $memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0] $memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0] $memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0] $memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[23][23][0]$9157:
      Old ports: A={ \p.pwm_depth[23] [7] 7'xxxxxxx }, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[23][23][0]$y$9158
      New ports: A={ \p.pwm_depth[23] [7] 1'x }, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y={ $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [7] $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [0] }
      New connections: $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [6:1] = { $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [0] $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [0] $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [0] $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [0] $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [0] $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[2][2][0]$4701:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[2][10][0]$y$4752
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0]
      New connections: $memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [7:1] = { $memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0] $memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0] $memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0] $memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0] $memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0] $memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0] $memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[3][3][0]$4941:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[3][10][0]$y$4984
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0]
      New connections: $memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [7:1] = { $memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0] $memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0] $memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0] $memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0] $memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0] $memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0] $memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[4][4][0]$5159:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[4][10][0]$y$5198
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0]
      New connections: $memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [7:1] = { $memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0] $memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0] $memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0] $memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0] $memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0] $memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0] $memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[5][5][0]$5401:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[5][10][0]$y$5432
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0]
      New connections: $memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [7:1] = { $memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0] $memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0] $memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0] $memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0] $memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0] $memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0] $memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[6][6][0]$5599:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[6][10][0]$y$5624
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0]
      New connections: $memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [7:1] = { $memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0] $memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0] $memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0] $memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0] $memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0] $memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0] $memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[7][7][0]$5797:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[7][10][0]$y$5816
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0]
      New connections: $memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [7:1] = { $memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0] $memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0] $memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0] $memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0] $memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0] $memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0] $memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[8][8][0]$6001:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[8][10][0]$y$6014
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0]
      New connections: $memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [7:1] = { $memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0] $memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0] $memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0] $memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0] $memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0] $memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0] $memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[9][9][0]$6259:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\p.pwm_depth$wrmux[9][10][0]$y$6266
      New ports: A=1'0, B=1'x, Y=$memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0]
      New connections: $memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [7:1] = { $memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0] $memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0] $memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0] $memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0] $memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0] $memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0] $memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[0][23][0]$4279:
      Old ports: A=$memory\p.pwm_depth$wrmux[0][0][0]$y$4108, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[0][23][0]$y$4280
      New ports: A=$memory\p.pwm_depth$wrmux[0][0][0]$y$4108 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0]
      New connections: $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [7:1] = { $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[10][23][0]$6535:
      Old ports: A=$memory\p.pwm_depth$wrmux[10][10][0]$y$6458, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[10][23][0]$y$6536
      New ports: A=$memory\p.pwm_depth$wrmux[10][10][0]$y$6458 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0]
      New connections: $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [7:1] = { $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[11][23][0]$6727:
      Old ports: A=$memory\p.pwm_depth$wrmux[11][11][0]$y$6656, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[11][23][0]$y$6728
      New ports: A=$memory\p.pwm_depth$wrmux[11][11][0]$y$6656 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0]
      New connections: $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [7:1] = { $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[12][23][0]$6933:
      Old ports: A=$memory\p.pwm_depth$wrmux[12][12][0]$y$6862, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[12][23][0]$y$6934
      New ports: A=$memory\p.pwm_depth$wrmux[12][12][0]$y$6862 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0]
      New connections: $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [7:1] = { $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[13][23][0]$7141:
      Old ports: A=$memory\p.pwm_depth$wrmux[13][13][0]$y$7082, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[13][23][0]$y$7142
      New ports: A=$memory\p.pwm_depth$wrmux[13][13][0]$y$7082 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0]
      New connections: $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [7:1] = { $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[14][23][0]$7333:
      Old ports: A=$memory\p.pwm_depth$wrmux[14][14][0]$y$7280, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[14][23][0]$y$7334
      New ports: A=$memory\p.pwm_depth$wrmux[14][14][0]$y$7280 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0]
      New connections: $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [7:1] = { $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[15][23][0]$7525:
      Old ports: A=$memory\p.pwm_depth$wrmux[15][15][0]$y$7478, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[15][23][0]$y$7526
      New ports: A=$memory\p.pwm_depth$wrmux[15][15][0]$y$7478 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0]
      New connections: $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [7:1] = { $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[16][23][0]$7735:
      Old ports: A=$memory\p.pwm_depth$wrmux[16][16][0]$y$7686, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[16][23][0]$y$7736
      New ports: A=$memory\p.pwm_depth$wrmux[16][16][0]$y$7686 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0]
      New connections: $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [7:1] = { $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[17][23][0]$7975:
      Old ports: A=$memory\p.pwm_depth$wrmux[17][17][0]$y$7940, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[17][23][0]$y$7976
      New ports: A=$memory\p.pwm_depth$wrmux[17][17][0]$y$7940 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0]
      New connections: $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [7:1] = { $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[18][23][0]$8167:
      Old ports: A=$memory\p.pwm_depth$wrmux[18][18][0]$y$8138, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[18][23][0]$y$8168
      New ports: A=$memory\p.pwm_depth$wrmux[18][18][0]$y$8138 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0]
      New connections: $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [7:1] = { $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[19][23][0]$8359:
      Old ports: A=$memory\p.pwm_depth$wrmux[19][19][0]$y$8336, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[19][23][0]$y$8360
      New ports: A=$memory\p.pwm_depth$wrmux[19][19][0]$y$8336 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0]
      New connections: $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [7:1] = { $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[1][23][0]$4605:
      Old ports: A=$memory\p.pwm_depth$wrmux[1][10][0]$y$4524, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[1][23][0]$y$4606
      New ports: A=$memory\p.pwm_depth$wrmux[1][10][0]$y$4524 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0]
      New connections: $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [7:1] = { $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[20][23][0]$8565:
      Old ports: A=$memory\p.pwm_depth$wrmux[20][20][0]$y$8546, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[20][23][0]$y$8566
      New ports: A=$memory\p.pwm_depth$wrmux[20][20][0]$y$8546 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0]
      New connections: $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [7:1] = { $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[21][23][0]$8773:
      Old ports: A=$memory\p.pwm_depth$wrmux[21][21][0]$y$8762, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[21][23][0]$y$8774
      New ports: A=$memory\p.pwm_depth$wrmux[21][21][0]$y$8762 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0]
      New connections: $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [7:1] = { $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[22][23][0]$8965:
      Old ports: A=$memory\p.pwm_depth$wrmux[22][22][0]$y$8960, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[22][23][0]$y$8966
      New ports: A=$memory\p.pwm_depth$wrmux[22][22][0]$y$8960 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0]
      New connections: $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [7:1] = { $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[23][24][0]$9163:
      Old ports: A=$memory\p.pwm_depth$wrmux[23][23][0]$y$9158, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[23][24][0]$y$9164
      New ports: A={ $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [7] $memory\p.pwm_depth$wrmux[23][23][0]$y$9158 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [7] $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [0] }
      New connections: $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [6:1] = { $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [0] $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [0] $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [0] $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [0] $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [0] $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[2][23][0]$4833:
      Old ports: A=$memory\p.pwm_depth$wrmux[2][10][0]$y$4752, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[2][23][0]$y$4834
      New ports: A=$memory\p.pwm_depth$wrmux[2][10][0]$y$4752 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0]
      New connections: $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [7:1] = { $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[3][23][0]$5063:
      Old ports: A=$memory\p.pwm_depth$wrmux[3][10][0]$y$4984, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[3][23][0]$y$5064
      New ports: A=$memory\p.pwm_depth$wrmux[3][10][0]$y$4984 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0]
      New connections: $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [7:1] = { $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[4][23][0]$5285:
      Old ports: A=$memory\p.pwm_depth$wrmux[4][10][0]$y$5198, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[4][23][0]$y$5286
      New ports: A=$memory\p.pwm_depth$wrmux[4][10][0]$y$5198 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0]
      New connections: $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [7:1] = { $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[5][23][0]$5509:
      Old ports: A=$memory\p.pwm_depth$wrmux[5][10][0]$y$5432, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[5][23][0]$y$5510
      New ports: A=$memory\p.pwm_depth$wrmux[5][10][0]$y$5432 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0]
      New connections: $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [7:1] = { $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[6][23][0]$5701:
      Old ports: A=$memory\p.pwm_depth$wrmux[6][10][0]$y$5624, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[6][23][0]$y$5702
      New ports: A=$memory\p.pwm_depth$wrmux[6][10][0]$y$5624 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0]
      New connections: $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [7:1] = { $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[7][23][0]$5893:
      Old ports: A=$memory\p.pwm_depth$wrmux[7][10][0]$y$5816, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[7][23][0]$y$5894
      New ports: A=$memory\p.pwm_depth$wrmux[7][10][0]$y$5816 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0]
      New connections: $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [7:1] = { $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[8][23][0]$6103:
      Old ports: A=$memory\p.pwm_depth$wrmux[8][10][0]$y$6014, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[8][23][0]$y$6104
      New ports: A=$memory\p.pwm_depth$wrmux[8][10][0]$y$6014 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0]
      New connections: $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [7:1] = { $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[9][23][0]$6343:
      Old ports: A=$memory\p.pwm_depth$wrmux[9][10][0]$y$6266, B={ $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] $auto$rtlil.cc:2219:Mux$1805 [7] }, Y=$memory\p.pwm_depth$wrmux[9][23][0]$y$6344
      New ports: A=$memory\p.pwm_depth$wrmux[9][10][0]$y$6266 [0], B=$auto$rtlil.cc:2219:Mux$1805 [7], Y=$memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0]
      New connections: $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [7:1] = { $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[0][24][0]$4301:
      Old ports: A=$memory\p.pwm_depth$wrmux[0][23][0]$y$4280, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[0][24][0]$y$4302
      New ports: A={ $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] $memory\p.pwm_depth$wrmux[0][23][0]$y$4280 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [7] $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [0] }
      New connections: $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [6:1] = { $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [0] $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [0] $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [0] $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [0] $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [0] $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[10][24][0]$6541:
      Old ports: A=$memory\p.pwm_depth$wrmux[10][23][0]$y$6536, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[10][24][0]$y$6542
      New ports: A={ $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] $memory\p.pwm_depth$wrmux[10][23][0]$y$6536 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [7] $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [0] }
      New connections: $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [6:1] = { $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [0] $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [0] $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [0] $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [0] $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [0] $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[11][24][0]$6733:
      Old ports: A=$memory\p.pwm_depth$wrmux[11][23][0]$y$6728, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[11][24][0]$y$6734
      New ports: A={ $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] $memory\p.pwm_depth$wrmux[11][23][0]$y$6728 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [7] $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [0] }
      New connections: $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [6:1] = { $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [0] $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [0] $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [0] $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [0] $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [0] $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[12][24][0]$6941:
      Old ports: A=$memory\p.pwm_depth$wrmux[12][23][0]$y$6934, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[12][24][0]$y$6942
      New ports: A={ $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] $memory\p.pwm_depth$wrmux[12][23][0]$y$6934 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [7] $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [0] }
      New connections: $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [6:1] = { $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [0] $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [0] $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [0] $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [0] $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [0] $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[13][24][0]$7147:
      Old ports: A=$memory\p.pwm_depth$wrmux[13][23][0]$y$7142, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[13][24][0]$y$7148
      New ports: A={ $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] $memory\p.pwm_depth$wrmux[13][23][0]$y$7142 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [7] $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [0] }
      New connections: $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [6:1] = { $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [0] $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [0] $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [0] $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [0] $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [0] $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[14][24][0]$7339:
      Old ports: A=$memory\p.pwm_depth$wrmux[14][23][0]$y$7334, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[14][24][0]$y$7340
      New ports: A={ $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] $memory\p.pwm_depth$wrmux[14][23][0]$y$7334 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [7] $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [0] }
      New connections: $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [6:1] = { $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [0] $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [0] $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [0] $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [0] $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [0] $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[15][24][0]$7531:
      Old ports: A=$memory\p.pwm_depth$wrmux[15][23][0]$y$7526, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[15][24][0]$y$7532
      New ports: A={ $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] $memory\p.pwm_depth$wrmux[15][23][0]$y$7526 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [7] $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [0] }
      New connections: $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [6:1] = { $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [0] $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [0] $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [0] $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [0] $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [0] $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[16][24][0]$7747:
      Old ports: A=$memory\p.pwm_depth$wrmux[16][23][0]$y$7736, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[16][24][0]$y$7748
      New ports: A={ $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] $memory\p.pwm_depth$wrmux[16][23][0]$y$7736 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [7] $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [0] }
      New connections: $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [6:1] = { $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [0] $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [0] $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [0] $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [0] $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [0] $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[17][24][0]$7981:
      Old ports: A=$memory\p.pwm_depth$wrmux[17][23][0]$y$7976, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[17][24][0]$y$7982
      New ports: A={ $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] $memory\p.pwm_depth$wrmux[17][23][0]$y$7976 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [7] $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [0] }
      New connections: $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [6:1] = { $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [0] $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [0] $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [0] $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [0] $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [0] $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[18][24][0]$8173:
      Old ports: A=$memory\p.pwm_depth$wrmux[18][23][0]$y$8168, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[18][24][0]$y$8174
      New ports: A={ $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] $memory\p.pwm_depth$wrmux[18][23][0]$y$8168 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [7] $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [0] }
      New connections: $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [6:1] = { $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [0] $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [0] $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [0] $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [0] $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [0] $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[19][24][0]$8365:
      Old ports: A=$memory\p.pwm_depth$wrmux[19][23][0]$y$8360, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[19][24][0]$y$8366
      New ports: A={ $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] $memory\p.pwm_depth$wrmux[19][23][0]$y$8360 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [7] $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [0] }
      New connections: $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [6:1] = { $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [0] $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [0] $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [0] $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [0] $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [0] $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[1][24][0]$4615:
      Old ports: A=$memory\p.pwm_depth$wrmux[1][23][0]$y$4606, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[1][24][0]$y$4616
      New ports: A={ $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] $memory\p.pwm_depth$wrmux[1][23][0]$y$4606 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [7] $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [0] }
      New connections: $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [6:1] = { $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [0] $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [0] $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [0] $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [0] $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [0] $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[20][24][0]$8573:
      Old ports: A=$memory\p.pwm_depth$wrmux[20][23][0]$y$8566, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[20][24][0]$y$8574
      New ports: A={ $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] $memory\p.pwm_depth$wrmux[20][23][0]$y$8566 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [7] $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [0] }
      New connections: $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [6:1] = { $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [0] $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [0] $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [0] $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [0] $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [0] $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[21][24][0]$8779:
      Old ports: A=$memory\p.pwm_depth$wrmux[21][23][0]$y$8774, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[21][24][0]$y$8780
      New ports: A={ $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] $memory\p.pwm_depth$wrmux[21][23][0]$y$8774 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [7] $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [0] }
      New connections: $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [6:1] = { $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [0] $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [0] $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [0] $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [0] $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [0] $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[22][24][0]$8971:
      Old ports: A=$memory\p.pwm_depth$wrmux[22][23][0]$y$8966, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[22][24][0]$y$8972
      New ports: A={ $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] $memory\p.pwm_depth$wrmux[22][23][0]$y$8966 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [7] $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [0] }
      New connections: $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [6:1] = { $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [0] $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [0] $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [0] $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [0] $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [0] $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[23][25][0]$9169:
      Old ports: A=$memory\p.pwm_depth$wrmux[23][24][0]$y$9164, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[23][25][0]$y$9170
      New ports: A={ $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [7] $memory\p.pwm_depth$wrmux[23][24][0]$y$9164 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [7] $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] }
      New connections: $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [6:1] = { $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[2][24][0]$4843:
      Old ports: A=$memory\p.pwm_depth$wrmux[2][23][0]$y$4834, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[2][24][0]$y$4844
      New ports: A={ $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] $memory\p.pwm_depth$wrmux[2][23][0]$y$4834 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [7] $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [0] }
      New connections: $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [6:1] = { $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [0] $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [0] $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [0] $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [0] $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [0] $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[3][24][0]$5071:
      Old ports: A=$memory\p.pwm_depth$wrmux[3][23][0]$y$5064, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[3][24][0]$y$5072
      New ports: A={ $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] $memory\p.pwm_depth$wrmux[3][23][0]$y$5064 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [7] $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [0] }
      New connections: $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [6:1] = { $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [0] $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [0] $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [0] $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [0] $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [0] $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[4][24][0]$5295:
      Old ports: A=$memory\p.pwm_depth$wrmux[4][23][0]$y$5286, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[4][24][0]$y$5296
      New ports: A={ $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] $memory\p.pwm_depth$wrmux[4][23][0]$y$5286 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [7] $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [0] }
      New connections: $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [6:1] = { $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [0] $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [0] $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [0] $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [0] $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [0] $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[5][24][0]$5515:
      Old ports: A=$memory\p.pwm_depth$wrmux[5][23][0]$y$5510, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[5][24][0]$y$5516
      New ports: A={ $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] $memory\p.pwm_depth$wrmux[5][23][0]$y$5510 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [7] $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [0] }
      New connections: $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [6:1] = { $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [0] $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [0] $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [0] $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [0] $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [0] $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[6][24][0]$5707:
      Old ports: A=$memory\p.pwm_depth$wrmux[6][23][0]$y$5702, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[6][24][0]$y$5708
      New ports: A={ $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] $memory\p.pwm_depth$wrmux[6][23][0]$y$5702 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [7] $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [0] }
      New connections: $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [6:1] = { $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [0] $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [0] $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [0] $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [0] $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [0] $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[7][24][0]$5899:
      Old ports: A=$memory\p.pwm_depth$wrmux[7][23][0]$y$5894, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[7][24][0]$y$5900
      New ports: A={ $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] $memory\p.pwm_depth$wrmux[7][23][0]$y$5894 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [7] $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [0] }
      New connections: $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [6:1] = { $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [0] $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [0] $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [0] $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [0] $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [0] $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[8][24][0]$6115:
      Old ports: A=$memory\p.pwm_depth$wrmux[8][23][0]$y$6104, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[8][24][0]$y$6116
      New ports: A={ $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] $memory\p.pwm_depth$wrmux[8][23][0]$y$6104 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [7] $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [0] }
      New connections: $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [6:1] = { $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [0] $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [0] $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [0] $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [0] $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [0] $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[9][24][0]$6349:
      Old ports: A=$memory\p.pwm_depth$wrmux[9][23][0]$y$6344, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[9][24][0]$y$6350
      New ports: A={ $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] $memory\p.pwm_depth$wrmux[9][23][0]$y$6344 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [7] $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [0] }
      New connections: $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [6:1] = { $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [0] $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [0] $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [0] $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [0] $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [0] $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[0][25][0]$4323:
      Old ports: A=$memory\p.pwm_depth$wrmux[0][24][0]$y$4302, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[0][25][0]$y$4324
      New ports: A={ $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [7] $memory\p.pwm_depth$wrmux[0][24][0]$y$4302 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [7] $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] }
      New connections: $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [6:1] = { $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[10][25][0]$6547:
      Old ports: A=$memory\p.pwm_depth$wrmux[10][24][0]$y$6542, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[10][25][0]$y$6548
      New ports: A={ $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [7] $memory\p.pwm_depth$wrmux[10][24][0]$y$6542 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [7] $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] }
      New connections: $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [6:1] = { $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[11][25][0]$6739:
      Old ports: A=$memory\p.pwm_depth$wrmux[11][24][0]$y$6734, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[11][25][0]$y$6740
      New ports: A={ $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [7] $memory\p.pwm_depth$wrmux[11][24][0]$y$6734 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [7] $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] }
      New connections: $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [6:1] = { $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[12][25][0]$6949:
      Old ports: A=$memory\p.pwm_depth$wrmux[12][24][0]$y$6942, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[12][25][0]$y$6950
      New ports: A={ $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [7] $memory\p.pwm_depth$wrmux[12][24][0]$y$6942 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [7] $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] }
      New connections: $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [6:1] = { $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[13][25][0]$7153:
      Old ports: A=$memory\p.pwm_depth$wrmux[13][24][0]$y$7148, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[13][25][0]$y$7154
      New ports: A={ $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [7] $memory\p.pwm_depth$wrmux[13][24][0]$y$7148 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [7] $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] }
      New connections: $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [6:1] = { $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[14][25][0]$7345:
      Old ports: A=$memory\p.pwm_depth$wrmux[14][24][0]$y$7340, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[14][25][0]$y$7346
      New ports: A={ $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [7] $memory\p.pwm_depth$wrmux[14][24][0]$y$7340 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [7] $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] }
      New connections: $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [6:1] = { $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[15][25][0]$7537:
      Old ports: A=$memory\p.pwm_depth$wrmux[15][24][0]$y$7532, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[15][25][0]$y$7538
      New ports: A={ $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [7] $memory\p.pwm_depth$wrmux[15][24][0]$y$7532 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [7] $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] }
      New connections: $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [6:1] = { $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[16][25][0]$7759:
      Old ports: A=$memory\p.pwm_depth$wrmux[16][24][0]$y$7748, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[16][25][0]$y$7760
      New ports: A={ $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [7] $memory\p.pwm_depth$wrmux[16][24][0]$y$7748 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [7] $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] }
      New connections: $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [6:1] = { $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[17][25][0]$7987:
      Old ports: A=$memory\p.pwm_depth$wrmux[17][24][0]$y$7982, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[17][25][0]$y$7988
      New ports: A={ $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [7] $memory\p.pwm_depth$wrmux[17][24][0]$y$7982 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [7] $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] }
      New connections: $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [6:1] = { $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[18][25][0]$8179:
      Old ports: A=$memory\p.pwm_depth$wrmux[18][24][0]$y$8174, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[18][25][0]$y$8180
      New ports: A={ $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [7] $memory\p.pwm_depth$wrmux[18][24][0]$y$8174 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [7] $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] }
      New connections: $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [6:1] = { $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[19][25][0]$8371:
      Old ports: A=$memory\p.pwm_depth$wrmux[19][24][0]$y$8366, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[19][25][0]$y$8372
      New ports: A={ $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [7] $memory\p.pwm_depth$wrmux[19][24][0]$y$8366 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [7] $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] }
      New connections: $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [6:1] = { $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[1][25][0]$4625:
      Old ports: A=$memory\p.pwm_depth$wrmux[1][24][0]$y$4616, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[1][25][0]$y$4626
      New ports: A={ $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [7] $memory\p.pwm_depth$wrmux[1][24][0]$y$4616 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [7] $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] }
      New connections: $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [6:1] = { $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[20][25][0]$8581:
      Old ports: A=$memory\p.pwm_depth$wrmux[20][24][0]$y$8574, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[20][25][0]$y$8582
      New ports: A={ $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [7] $memory\p.pwm_depth$wrmux[20][24][0]$y$8574 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [7] $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] }
      New connections: $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [6:1] = { $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[21][25][0]$8785:
      Old ports: A=$memory\p.pwm_depth$wrmux[21][24][0]$y$8780, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[21][25][0]$y$8786
      New ports: A={ $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [7] $memory\p.pwm_depth$wrmux[21][24][0]$y$8780 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [7] $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] }
      New connections: $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [6:1] = { $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[22][25][0]$8977:
      Old ports: A=$memory\p.pwm_depth$wrmux[22][24][0]$y$8972, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[22][25][0]$y$8978
      New ports: A={ $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [7] $memory\p.pwm_depth$wrmux[22][24][0]$y$8972 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [7] $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] }
      New connections: $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [6:1] = { $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[23][26][0]$9175:
      Old ports: A=$memory\p.pwm_depth$wrmux[23][25][0]$y$9170, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[23][26][0]$y$9176
      New ports: A={ $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [7] $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] $memory\p.pwm_depth$wrmux[23][25][0]$y$9170 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [7:6] $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [0] }
      New connections: $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [5:1] = { $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [0] $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [0] $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [0] $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [0] $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[2][25][0]$4853:
      Old ports: A=$memory\p.pwm_depth$wrmux[2][24][0]$y$4844, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[2][25][0]$y$4854
      New ports: A={ $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [7] $memory\p.pwm_depth$wrmux[2][24][0]$y$4844 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [7] $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] }
      New connections: $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [6:1] = { $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[3][25][0]$5079:
      Old ports: A=$memory\p.pwm_depth$wrmux[3][24][0]$y$5072, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[3][25][0]$y$5080
      New ports: A={ $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [7] $memory\p.pwm_depth$wrmux[3][24][0]$y$5072 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [7] $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] }
      New connections: $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [6:1] = { $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[4][25][0]$5305:
      Old ports: A=$memory\p.pwm_depth$wrmux[4][24][0]$y$5296, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[4][25][0]$y$5306
      New ports: A={ $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [7] $memory\p.pwm_depth$wrmux[4][24][0]$y$5296 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [7] $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] }
      New connections: $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [6:1] = { $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[5][25][0]$5521:
      Old ports: A=$memory\p.pwm_depth$wrmux[5][24][0]$y$5516, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[5][25][0]$y$5522
      New ports: A={ $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [7] $memory\p.pwm_depth$wrmux[5][24][0]$y$5516 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [7] $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] }
      New connections: $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [6:1] = { $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[6][25][0]$5713:
      Old ports: A=$memory\p.pwm_depth$wrmux[6][24][0]$y$5708, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[6][25][0]$y$5714
      New ports: A={ $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [7] $memory\p.pwm_depth$wrmux[6][24][0]$y$5708 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [7] $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] }
      New connections: $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [6:1] = { $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[7][25][0]$5905:
      Old ports: A=$memory\p.pwm_depth$wrmux[7][24][0]$y$5900, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[7][25][0]$y$5906
      New ports: A={ $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [7] $memory\p.pwm_depth$wrmux[7][24][0]$y$5900 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [7] $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] }
      New connections: $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [6:1] = { $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[8][25][0]$6127:
      Old ports: A=$memory\p.pwm_depth$wrmux[8][24][0]$y$6116, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[8][25][0]$y$6128
      New ports: A={ $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [7] $memory\p.pwm_depth$wrmux[8][24][0]$y$6116 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [7] $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] }
      New connections: $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [6:1] = { $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[9][25][0]$6355:
      Old ports: A=$memory\p.pwm_depth$wrmux[9][24][0]$y$6350, B=8'01111111, Y=$memory\p.pwm_depth$wrmux[9][25][0]$y$6356
      New ports: A={ $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [7] $memory\p.pwm_depth$wrmux[9][24][0]$y$6350 [0] }, B=2'01, Y={ $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [7] $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] }
      New connections: $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [6:1] = { $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[0][26][0]$4345:
      Old ports: A=$memory\p.pwm_depth$wrmux[0][25][0]$y$4324, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[0][26][0]$y$4346
      New ports: A={ $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [7] $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] $memory\p.pwm_depth$wrmux[0][25][0]$y$4324 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [7:6] $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [0] }
      New connections: $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [5:1] = { $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [0] $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [0] $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [0] $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [0] $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[10][26][0]$6553:
      Old ports: A=$memory\p.pwm_depth$wrmux[10][25][0]$y$6548, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[10][26][0]$y$6554
      New ports: A={ $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [7] $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] $memory\p.pwm_depth$wrmux[10][25][0]$y$6548 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [7:6] $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [0] }
      New connections: $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [5:1] = { $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [0] $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [0] $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [0] $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [0] $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[11][26][0]$6745:
      Old ports: A=$memory\p.pwm_depth$wrmux[11][25][0]$y$6740, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[11][26][0]$y$6746
      New ports: A={ $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [7] $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] $memory\p.pwm_depth$wrmux[11][25][0]$y$6740 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [7:6] $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [0] }
      New connections: $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [5:1] = { $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [0] $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [0] $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [0] $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [0] $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[12][26][0]$6957:
      Old ports: A=$memory\p.pwm_depth$wrmux[12][25][0]$y$6950, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[12][26][0]$y$6958
      New ports: A={ $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [7] $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] $memory\p.pwm_depth$wrmux[12][25][0]$y$6950 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [7:6] $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [0] }
      New connections: $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [5:1] = { $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [0] $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [0] $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [0] $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [0] $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[13][26][0]$7159:
      Old ports: A=$memory\p.pwm_depth$wrmux[13][25][0]$y$7154, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[13][26][0]$y$7160
      New ports: A={ $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [7] $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] $memory\p.pwm_depth$wrmux[13][25][0]$y$7154 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [7:6] $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [0] }
      New connections: $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [5:1] = { $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [0] $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [0] $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [0] $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [0] $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[14][26][0]$7351:
      Old ports: A=$memory\p.pwm_depth$wrmux[14][25][0]$y$7346, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[14][26][0]$y$7352
      New ports: A={ $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [7] $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] $memory\p.pwm_depth$wrmux[14][25][0]$y$7346 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [7:6] $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [0] }
      New connections: $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [5:1] = { $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [0] $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [0] $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [0] $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [0] $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[15][26][0]$7543:
      Old ports: A=$memory\p.pwm_depth$wrmux[15][25][0]$y$7538, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[15][26][0]$y$7544
      New ports: A={ $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [7] $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] $memory\p.pwm_depth$wrmux[15][25][0]$y$7538 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [7:6] $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [0] }
      New connections: $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [5:1] = { $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [0] $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [0] $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [0] $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [0] $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[16][26][0]$7771:
      Old ports: A=$memory\p.pwm_depth$wrmux[16][25][0]$y$7760, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[16][26][0]$y$7772
      New ports: A={ $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [7] $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] $memory\p.pwm_depth$wrmux[16][25][0]$y$7760 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [7:6] $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [0] }
      New connections: $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [5:1] = { $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [0] $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [0] $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [0] $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [0] $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[17][26][0]$7993:
      Old ports: A=$memory\p.pwm_depth$wrmux[17][25][0]$y$7988, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[17][26][0]$y$7994
      New ports: A={ $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [7] $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] $memory\p.pwm_depth$wrmux[17][25][0]$y$7988 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [7:6] $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [0] }
      New connections: $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [5:1] = { $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [0] $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [0] $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [0] $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [0] $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[18][26][0]$8185:
      Old ports: A=$memory\p.pwm_depth$wrmux[18][25][0]$y$8180, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[18][26][0]$y$8186
      New ports: A={ $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [7] $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] $memory\p.pwm_depth$wrmux[18][25][0]$y$8180 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [7:6] $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [0] }
      New connections: $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [5:1] = { $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [0] $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [0] $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [0] $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [0] $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[19][26][0]$8377:
      Old ports: A=$memory\p.pwm_depth$wrmux[19][25][0]$y$8372, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[19][26][0]$y$8378
      New ports: A={ $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [7] $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] $memory\p.pwm_depth$wrmux[19][25][0]$y$8372 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [7:6] $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [0] }
      New connections: $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [5:1] = { $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [0] $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [0] $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [0] $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [0] $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[1][26][0]$4635:
      Old ports: A=$memory\p.pwm_depth$wrmux[1][25][0]$y$4626, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[1][26][0]$y$4636
      New ports: A={ $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [7] $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] $memory\p.pwm_depth$wrmux[1][25][0]$y$4626 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [7:6] $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [0] }
      New connections: $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [5:1] = { $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [0] $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [0] $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [0] $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [0] $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[20][26][0]$8589:
      Old ports: A=$memory\p.pwm_depth$wrmux[20][25][0]$y$8582, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[20][26][0]$y$8590
      New ports: A={ $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [7] $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] $memory\p.pwm_depth$wrmux[20][25][0]$y$8582 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [7:6] $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [0] }
      New connections: $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [5:1] = { $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [0] $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [0] $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [0] $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [0] $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[21][26][0]$8791:
      Old ports: A=$memory\p.pwm_depth$wrmux[21][25][0]$y$8786, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[21][26][0]$y$8792
      New ports: A={ $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [7] $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] $memory\p.pwm_depth$wrmux[21][25][0]$y$8786 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [7:6] $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [0] }
      New connections: $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [5:1] = { $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [0] $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [0] $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [0] $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [0] $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[22][26][0]$8983:
      Old ports: A=$memory\p.pwm_depth$wrmux[22][25][0]$y$8978, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[22][26][0]$y$8984
      New ports: A={ $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [7] $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] $memory\p.pwm_depth$wrmux[22][25][0]$y$8978 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [7:6] $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [0] }
      New connections: $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [5:1] = { $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [0] $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [0] $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [0] $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [0] $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[23][27][0]$9181:
      Old ports: A=$memory\p.pwm_depth$wrmux[23][26][0]$y$9176, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[23][27][0]$y$9182
      New ports: A={ $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [7:6] $memory\p.pwm_depth$wrmux[23][26][0]$y$9176 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [7:6] $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [0] }
      New connections: $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [5:1] = { $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [0] $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [0] $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [0] $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [0] $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[2][26][0]$4863:
      Old ports: A=$memory\p.pwm_depth$wrmux[2][25][0]$y$4854, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[2][26][0]$y$4864
      New ports: A={ $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [7] $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] $memory\p.pwm_depth$wrmux[2][25][0]$y$4854 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [7:6] $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [0] }
      New connections: $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [5:1] = { $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [0] $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [0] $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [0] $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [0] $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[3][26][0]$5087:
      Old ports: A=$memory\p.pwm_depth$wrmux[3][25][0]$y$5080, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[3][26][0]$y$5088
      New ports: A={ $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [7] $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] $memory\p.pwm_depth$wrmux[3][25][0]$y$5080 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [7:6] $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [0] }
      New connections: $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [5:1] = { $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [0] $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [0] $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [0] $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [0] $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[4][26][0]$5315:
      Old ports: A=$memory\p.pwm_depth$wrmux[4][25][0]$y$5306, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[4][26][0]$y$5316
      New ports: A={ $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [7] $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] $memory\p.pwm_depth$wrmux[4][25][0]$y$5306 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [7:6] $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [0] }
      New connections: $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [5:1] = { $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [0] $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [0] $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [0] $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [0] $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[5][26][0]$5527:
      Old ports: A=$memory\p.pwm_depth$wrmux[5][25][0]$y$5522, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[5][26][0]$y$5528
      New ports: A={ $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [7] $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] $memory\p.pwm_depth$wrmux[5][25][0]$y$5522 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [7:6] $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [0] }
      New connections: $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [5:1] = { $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [0] $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [0] $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [0] $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [0] $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[6][26][0]$5719:
      Old ports: A=$memory\p.pwm_depth$wrmux[6][25][0]$y$5714, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[6][26][0]$y$5720
      New ports: A={ $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [7] $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] $memory\p.pwm_depth$wrmux[6][25][0]$y$5714 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [7:6] $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [0] }
      New connections: $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [5:1] = { $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [0] $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [0] $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [0] $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [0] $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[7][26][0]$5911:
      Old ports: A=$memory\p.pwm_depth$wrmux[7][25][0]$y$5906, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[7][26][0]$y$5912
      New ports: A={ $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [7] $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] $memory\p.pwm_depth$wrmux[7][25][0]$y$5906 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [7:6] $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [0] }
      New connections: $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [5:1] = { $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [0] $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [0] $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [0] $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [0] $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[8][26][0]$6139:
      Old ports: A=$memory\p.pwm_depth$wrmux[8][25][0]$y$6128, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[8][26][0]$y$6140
      New ports: A={ $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [7] $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] $memory\p.pwm_depth$wrmux[8][25][0]$y$6128 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [7:6] $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [0] }
      New connections: $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [5:1] = { $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [0] $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [0] $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [0] $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [0] $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[9][26][0]$6361:
      Old ports: A=$memory\p.pwm_depth$wrmux[9][25][0]$y$6356, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[9][26][0]$y$6362
      New ports: A={ $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [7] $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] $memory\p.pwm_depth$wrmux[9][25][0]$y$6356 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [7:6] $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [0] }
      New connections: $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [5:1] = { $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [0] $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [0] $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [0] $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [0] $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[0][27][0]$4365:
      Old ports: A=$memory\p.pwm_depth$wrmux[0][26][0]$y$4346, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[0][27][0]$y$4366
      New ports: A={ $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [7:6] $memory\p.pwm_depth$wrmux[0][26][0]$y$4346 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [7:6] $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [0] }
      New connections: $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [5:1] = { $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [0] $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [0] $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [0] $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [0] $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[10][27][0]$6559:
      Old ports: A=$memory\p.pwm_depth$wrmux[10][26][0]$y$6554, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[10][27][0]$y$6560
      New ports: A={ $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [7:6] $memory\p.pwm_depth$wrmux[10][26][0]$y$6554 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [7:6] $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [0] }
      New connections: $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [5:1] = { $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [0] $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [0] $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [0] $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [0] $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[11][27][0]$6751:
      Old ports: A=$memory\p.pwm_depth$wrmux[11][26][0]$y$6746, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[11][27][0]$y$6752
      New ports: A={ $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [7:6] $memory\p.pwm_depth$wrmux[11][26][0]$y$6746 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [7:6] $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [0] }
      New connections: $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [5:1] = { $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [0] $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [0] $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [0] $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [0] $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[12][27][0]$6965:
      Old ports: A=$memory\p.pwm_depth$wrmux[12][26][0]$y$6958, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[12][27][0]$y$6966
      New ports: A={ $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [7:6] $memory\p.pwm_depth$wrmux[12][26][0]$y$6958 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [7:6] $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [0] }
      New connections: $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [5:1] = { $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [0] $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [0] $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [0] $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [0] $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[13][27][0]$7165:
      Old ports: A=$memory\p.pwm_depth$wrmux[13][26][0]$y$7160, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[13][27][0]$y$7166
      New ports: A={ $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [7:6] $memory\p.pwm_depth$wrmux[13][26][0]$y$7160 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [7:6] $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [0] }
      New connections: $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [5:1] = { $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [0] $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [0] $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [0] $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [0] $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[14][27][0]$7357:
      Old ports: A=$memory\p.pwm_depth$wrmux[14][26][0]$y$7352, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[14][27][0]$y$7358
      New ports: A={ $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [7:6] $memory\p.pwm_depth$wrmux[14][26][0]$y$7352 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [7:6] $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [0] }
      New connections: $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [5:1] = { $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [0] $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [0] $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [0] $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [0] $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[15][27][0]$7549:
      Old ports: A=$memory\p.pwm_depth$wrmux[15][26][0]$y$7544, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[15][27][0]$y$7550
      New ports: A={ $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [7:6] $memory\p.pwm_depth$wrmux[15][26][0]$y$7544 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [7:6] $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [0] }
      New connections: $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [5:1] = { $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [0] $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [0] $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [0] $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [0] $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[16][27][0]$7783:
      Old ports: A=$memory\p.pwm_depth$wrmux[16][26][0]$y$7772, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[16][27][0]$y$7784
      New ports: A={ $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [7:6] $memory\p.pwm_depth$wrmux[16][26][0]$y$7772 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [7:6] $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [0] }
      New connections: $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [5:1] = { $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [0] $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [0] $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [0] $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [0] $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[17][27][0]$7999:
      Old ports: A=$memory\p.pwm_depth$wrmux[17][26][0]$y$7994, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[17][27][0]$y$8000
      New ports: A={ $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [7:6] $memory\p.pwm_depth$wrmux[17][26][0]$y$7994 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [7:6] $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [0] }
      New connections: $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [5:1] = { $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [0] $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [0] $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [0] $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [0] $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[18][27][0]$8191:
      Old ports: A=$memory\p.pwm_depth$wrmux[18][26][0]$y$8186, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[18][27][0]$y$8192
      New ports: A={ $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [7:6] $memory\p.pwm_depth$wrmux[18][26][0]$y$8186 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [7:6] $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [0] }
      New connections: $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [5:1] = { $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [0] $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [0] $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [0] $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [0] $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[19][27][0]$8383:
      Old ports: A=$memory\p.pwm_depth$wrmux[19][26][0]$y$8378, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[19][27][0]$y$8384
      New ports: A={ $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [7:6] $memory\p.pwm_depth$wrmux[19][26][0]$y$8378 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [7:6] $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [0] }
      New connections: $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [5:1] = { $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [0] $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [0] $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [0] $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [0] $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[1][27][0]$4643:
      Old ports: A=$memory\p.pwm_depth$wrmux[1][26][0]$y$4636, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[1][27][0]$y$4644
      New ports: A={ $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [7:6] $memory\p.pwm_depth$wrmux[1][26][0]$y$4636 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [7:6] $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [0] }
      New connections: $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [5:1] = { $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [0] $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [0] $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [0] $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [0] $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[20][27][0]$8597:
      Old ports: A=$memory\p.pwm_depth$wrmux[20][26][0]$y$8590, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[20][27][0]$y$8598
      New ports: A={ $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [7:6] $memory\p.pwm_depth$wrmux[20][26][0]$y$8590 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [7:6] $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [0] }
      New connections: $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [5:1] = { $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [0] $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [0] $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [0] $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [0] $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[21][27][0]$8797:
      Old ports: A=$memory\p.pwm_depth$wrmux[21][26][0]$y$8792, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[21][27][0]$y$8798
      New ports: A={ $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [7:6] $memory\p.pwm_depth$wrmux[21][26][0]$y$8792 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [7:6] $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [0] }
      New connections: $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [5:1] = { $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [0] $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [0] $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [0] $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [0] $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[22][27][0]$8989:
      Old ports: A=$memory\p.pwm_depth$wrmux[22][26][0]$y$8984, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[22][27][0]$y$8990
      New ports: A={ $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [7:6] $memory\p.pwm_depth$wrmux[22][26][0]$y$8984 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [7:6] $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [0] }
      New connections: $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [5:1] = { $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [0] $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [0] $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [0] $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [0] $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[23][28][0]$9187:
      Old ports: A=$memory\p.pwm_depth$wrmux[23][27][0]$y$9182, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[23][28][0]$y$9188
      New ports: A={ $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [7:6] $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [0] $memory\p.pwm_depth$wrmux[23][27][0]$y$9182 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [7:5] $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [0] }
      New connections: $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [4:1] = { $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [0] $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [0] $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [0] $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[2][27][0]$4873:
      Old ports: A=$memory\p.pwm_depth$wrmux[2][26][0]$y$4864, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[2][27][0]$y$4874
      New ports: A={ $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [7:6] $memory\p.pwm_depth$wrmux[2][26][0]$y$4864 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [7:6] $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [0] }
      New connections: $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [5:1] = { $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [0] $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [0] $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [0] $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [0] $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[3][27][0]$5095:
      Old ports: A=$memory\p.pwm_depth$wrmux[3][26][0]$y$5088, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[3][27][0]$y$5096
      New ports: A={ $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [7:6] $memory\p.pwm_depth$wrmux[3][26][0]$y$5088 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [7:6] $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [0] }
      New connections: $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [5:1] = { $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [0] $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [0] $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [0] $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [0] $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[4][27][0]$5325:
      Old ports: A=$memory\p.pwm_depth$wrmux[4][26][0]$y$5316, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[4][27][0]$y$5326
      New ports: A={ $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [7:6] $memory\p.pwm_depth$wrmux[4][26][0]$y$5316 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [7:6] $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [0] }
      New connections: $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [5:1] = { $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [0] $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [0] $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [0] $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [0] $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[5][27][0]$5533:
      Old ports: A=$memory\p.pwm_depth$wrmux[5][26][0]$y$5528, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[5][27][0]$y$5534
      New ports: A={ $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [7:6] $memory\p.pwm_depth$wrmux[5][26][0]$y$5528 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [7:6] $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [0] }
      New connections: $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [5:1] = { $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [0] $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [0] $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [0] $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [0] $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[6][27][0]$5725:
      Old ports: A=$memory\p.pwm_depth$wrmux[6][26][0]$y$5720, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[6][27][0]$y$5726
      New ports: A={ $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [7:6] $memory\p.pwm_depth$wrmux[6][26][0]$y$5720 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [7:6] $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [0] }
      New connections: $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [5:1] = { $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [0] $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [0] $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [0] $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [0] $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[7][27][0]$5917:
      Old ports: A=$memory\p.pwm_depth$wrmux[7][26][0]$y$5912, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[7][27][0]$y$5918
      New ports: A={ $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [7:6] $memory\p.pwm_depth$wrmux[7][26][0]$y$5912 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [7:6] $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [0] }
      New connections: $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [5:1] = { $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [0] $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [0] $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [0] $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [0] $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[8][27][0]$6151:
      Old ports: A=$memory\p.pwm_depth$wrmux[8][26][0]$y$6140, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[8][27][0]$y$6152
      New ports: A={ $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [7:6] $memory\p.pwm_depth$wrmux[8][26][0]$y$6140 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [7:6] $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [0] }
      New connections: $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [5:1] = { $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [0] $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [0] $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [0] $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [0] $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[9][27][0]$6367:
      Old ports: A=$memory\p.pwm_depth$wrmux[9][26][0]$y$6362, B=8'00111111, Y=$memory\p.pwm_depth$wrmux[9][27][0]$y$6368
      New ports: A={ $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [7:6] $memory\p.pwm_depth$wrmux[9][26][0]$y$6362 [0] }, B=3'001, Y={ $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [7:6] $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [0] }
      New connections: $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [5:1] = { $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [0] $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [0] $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [0] $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [0] $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[0][28][0]$4387:
      Old ports: A=$memory\p.pwm_depth$wrmux[0][27][0]$y$4366, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[0][28][0]$y$4388
      New ports: A={ $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [7:6] $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [0] $memory\p.pwm_depth$wrmux[0][27][0]$y$4366 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [7:5] $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [0] }
      New connections: $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [4:1] = { $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [0] $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [0] $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [0] $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[10][28][0]$6565:
      Old ports: A=$memory\p.pwm_depth$wrmux[10][27][0]$y$6560, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[10][28][0]$y$6566
      New ports: A={ $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [7:6] $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [0] $memory\p.pwm_depth$wrmux[10][27][0]$y$6560 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [7:5] $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [0] }
      New connections: $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [4:1] = { $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [0] $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [0] $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [0] $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[11][28][0]$6757:
      Old ports: A=$memory\p.pwm_depth$wrmux[11][27][0]$y$6752, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[11][28][0]$y$6758
      New ports: A={ $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [7:6] $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [0] $memory\p.pwm_depth$wrmux[11][27][0]$y$6752 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [7:5] $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [0] }
      New connections: $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [4:1] = { $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [0] $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [0] $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [0] $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[12][28][0]$6973:
      Old ports: A=$memory\p.pwm_depth$wrmux[12][27][0]$y$6966, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[12][28][0]$y$6974
      New ports: A={ $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [7:6] $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [0] $memory\p.pwm_depth$wrmux[12][27][0]$y$6966 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [7:5] $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [0] }
      New connections: $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [4:1] = { $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [0] $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [0] $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [0] $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[13][28][0]$7171:
      Old ports: A=$memory\p.pwm_depth$wrmux[13][27][0]$y$7166, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[13][28][0]$y$7172
      New ports: A={ $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [7:6] $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [0] $memory\p.pwm_depth$wrmux[13][27][0]$y$7166 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [7:5] $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [0] }
      New connections: $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [4:1] = { $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [0] $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [0] $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [0] $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[14][28][0]$7363:
      Old ports: A=$memory\p.pwm_depth$wrmux[14][27][0]$y$7358, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[14][28][0]$y$7364
      New ports: A={ $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [7:6] $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [0] $memory\p.pwm_depth$wrmux[14][27][0]$y$7358 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [7:5] $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [0] }
      New connections: $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [4:1] = { $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [0] $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [0] $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [0] $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[15][28][0]$7555:
      Old ports: A=$memory\p.pwm_depth$wrmux[15][27][0]$y$7550, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[15][28][0]$y$7556
      New ports: A={ $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [7:6] $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [0] $memory\p.pwm_depth$wrmux[15][27][0]$y$7550 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [7:5] $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [0] }
      New connections: $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [4:1] = { $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [0] $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [0] $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [0] $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[16][28][0]$7795:
      Old ports: A=$memory\p.pwm_depth$wrmux[16][27][0]$y$7784, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[16][28][0]$y$7796
      New ports: A={ $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [7:6] $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [0] $memory\p.pwm_depth$wrmux[16][27][0]$y$7784 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [7:5] $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [0] }
      New connections: $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [4:1] = { $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [0] $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [0] $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [0] $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[17][28][0]$8005:
      Old ports: A=$memory\p.pwm_depth$wrmux[17][27][0]$y$8000, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[17][28][0]$y$8006
      New ports: A={ $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [7:6] $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [0] $memory\p.pwm_depth$wrmux[17][27][0]$y$8000 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [7:5] $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [0] }
      New connections: $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [4:1] = { $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [0] $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [0] $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [0] $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[18][28][0]$8197:
      Old ports: A=$memory\p.pwm_depth$wrmux[18][27][0]$y$8192, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[18][28][0]$y$8198
      New ports: A={ $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [7:6] $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [0] $memory\p.pwm_depth$wrmux[18][27][0]$y$8192 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [7:5] $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [0] }
      New connections: $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [4:1] = { $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [0] $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [0] $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [0] $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[19][28][0]$8389:
      Old ports: A=$memory\p.pwm_depth$wrmux[19][27][0]$y$8384, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[19][28][0]$y$8390
      New ports: A={ $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [7:6] $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [0] $memory\p.pwm_depth$wrmux[19][27][0]$y$8384 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [7:5] $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [0] }
      New connections: $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [4:1] = { $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [0] $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [0] $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [0] $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[1][28][0]$4653:
      Old ports: A=$memory\p.pwm_depth$wrmux[1][27][0]$y$4644, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[1][28][0]$y$4654
      New ports: A={ $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [7:6] $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [0] $memory\p.pwm_depth$wrmux[1][27][0]$y$4644 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [7:5] $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [0] }
      New connections: $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [4:1] = { $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [0] $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [0] $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [0] $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[20][28][0]$8605:
      Old ports: A=$memory\p.pwm_depth$wrmux[20][27][0]$y$8598, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[20][28][0]$y$8606
      New ports: A={ $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [7:6] $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [0] $memory\p.pwm_depth$wrmux[20][27][0]$y$8598 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [7:5] $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [0] }
      New connections: $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [4:1] = { $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [0] $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [0] $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [0] $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[21][28][0]$8803:
      Old ports: A=$memory\p.pwm_depth$wrmux[21][27][0]$y$8798, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[21][28][0]$y$8804
      New ports: A={ $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [7:6] $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [0] $memory\p.pwm_depth$wrmux[21][27][0]$y$8798 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [7:5] $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [0] }
      New connections: $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [4:1] = { $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [0] $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [0] $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [0] $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[22][28][0]$8995:
      Old ports: A=$memory\p.pwm_depth$wrmux[22][27][0]$y$8990, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[22][28][0]$y$8996
      New ports: A={ $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [7:6] $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [0] $memory\p.pwm_depth$wrmux[22][27][0]$y$8990 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [7:5] $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [0] }
      New connections: $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [4:1] = { $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [0] $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [0] $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [0] $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[23][29][0]$9193:
      Old ports: A=$memory\p.pwm_depth$wrmux[23][28][0]$y$9188, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[23][29][0]$y$9194
      New ports: A={ $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [7:5] $memory\p.pwm_depth$wrmux[23][28][0]$y$9188 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [7:5] $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [0] }
      New connections: $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [4:1] = { $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [0] $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [0] $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [0] $memory\p.pwm_depth$wrmux[23][29][0]$y$9194 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[2][28][0]$4883:
      Old ports: A=$memory\p.pwm_depth$wrmux[2][27][0]$y$4874, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[2][28][0]$y$4884
      New ports: A={ $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [7:6] $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [0] $memory\p.pwm_depth$wrmux[2][27][0]$y$4874 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [7:5] $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [0] }
      New connections: $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [4:1] = { $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [0] $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [0] $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [0] $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[3][28][0]$5103:
      Old ports: A=$memory\p.pwm_depth$wrmux[3][27][0]$y$5096, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[3][28][0]$y$5104
      New ports: A={ $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [7:6] $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [0] $memory\p.pwm_depth$wrmux[3][27][0]$y$5096 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [7:5] $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [0] }
      New connections: $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [4:1] = { $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [0] $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [0] $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [0] $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[4][28][0]$5335:
      Old ports: A=$memory\p.pwm_depth$wrmux[4][27][0]$y$5326, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[4][28][0]$y$5336
      New ports: A={ $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [7:6] $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [0] $memory\p.pwm_depth$wrmux[4][27][0]$y$5326 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [7:5] $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [0] }
      New connections: $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [4:1] = { $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [0] $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [0] $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [0] $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[5][28][0]$5539:
      Old ports: A=$memory\p.pwm_depth$wrmux[5][27][0]$y$5534, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[5][28][0]$y$5540
      New ports: A={ $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [7:6] $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [0] $memory\p.pwm_depth$wrmux[5][27][0]$y$5534 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [7:5] $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [0] }
      New connections: $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [4:1] = { $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [0] $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [0] $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [0] $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[6][28][0]$5731:
      Old ports: A=$memory\p.pwm_depth$wrmux[6][27][0]$y$5726, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[6][28][0]$y$5732
      New ports: A={ $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [7:6] $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [0] $memory\p.pwm_depth$wrmux[6][27][0]$y$5726 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [7:5] $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [0] }
      New connections: $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [4:1] = { $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [0] $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [0] $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [0] $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[7][28][0]$5923:
      Old ports: A=$memory\p.pwm_depth$wrmux[7][27][0]$y$5918, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[7][28][0]$y$5924
      New ports: A={ $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [7:6] $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [0] $memory\p.pwm_depth$wrmux[7][27][0]$y$5918 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [7:5] $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [0] }
      New connections: $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [4:1] = { $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [0] $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [0] $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [0] $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[8][28][0]$6163:
      Old ports: A=$memory\p.pwm_depth$wrmux[8][27][0]$y$6152, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[8][28][0]$y$6164
      New ports: A={ $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [7:6] $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [0] $memory\p.pwm_depth$wrmux[8][27][0]$y$6152 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [7:5] $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [0] }
      New connections: $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [4:1] = { $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [0] $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [0] $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [0] $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[9][28][0]$6373:
      Old ports: A=$memory\p.pwm_depth$wrmux[9][27][0]$y$6368, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[9][28][0]$y$6374
      New ports: A={ $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [7:6] $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [0] $memory\p.pwm_depth$wrmux[9][27][0]$y$6368 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [7:5] $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [0] }
      New connections: $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [4:1] = { $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [0] $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [0] $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [0] $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [0] }
  Optimizing cells in module \pwm.
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[0][29][0]$4409:
      Old ports: A=$memory\p.pwm_depth$wrmux[0][28][0]$y$4388, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[0][29][0]$y$4410
      New ports: A={ $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [7:5] $memory\p.pwm_depth$wrmux[0][28][0]$y$4388 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [7:5] $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [0] }
      New connections: $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [4:1] = { $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [0] $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [0] $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [0] $memory\p.pwm_depth$wrmux[0][29][0]$y$4410 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[10][29][0]$6571:
      Old ports: A=$memory\p.pwm_depth$wrmux[10][28][0]$y$6566, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[10][29][0]$y$6572
      New ports: A={ $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [7:5] $memory\p.pwm_depth$wrmux[10][28][0]$y$6566 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [7:5] $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [0] }
      New connections: $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [4:1] = { $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [0] $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [0] $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [0] $memory\p.pwm_depth$wrmux[10][29][0]$y$6572 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[11][29][0]$6763:
      Old ports: A=$memory\p.pwm_depth$wrmux[11][28][0]$y$6758, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[11][29][0]$y$6764
      New ports: A={ $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [7:5] $memory\p.pwm_depth$wrmux[11][28][0]$y$6758 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [7:5] $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [0] }
      New connections: $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [4:1] = { $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [0] $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [0] $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [0] $memory\p.pwm_depth$wrmux[11][29][0]$y$6764 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[12][29][0]$6981:
      Old ports: A=$memory\p.pwm_depth$wrmux[12][28][0]$y$6974, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[12][29][0]$y$6982
      New ports: A={ $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [7:5] $memory\p.pwm_depth$wrmux[12][28][0]$y$6974 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [7:5] $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [0] }
      New connections: $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [4:1] = { $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [0] $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [0] $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [0] $memory\p.pwm_depth$wrmux[12][29][0]$y$6982 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[13][29][0]$7177:
      Old ports: A=$memory\p.pwm_depth$wrmux[13][28][0]$y$7172, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[13][29][0]$y$7178
      New ports: A={ $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [7:5] $memory\p.pwm_depth$wrmux[13][28][0]$y$7172 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [7:5] $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [0] }
      New connections: $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [4:1] = { $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [0] $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [0] $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [0] $memory\p.pwm_depth$wrmux[13][29][0]$y$7178 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[14][29][0]$7369:
      Old ports: A=$memory\p.pwm_depth$wrmux[14][28][0]$y$7364, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[14][29][0]$y$7370
      New ports: A={ $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [7:5] $memory\p.pwm_depth$wrmux[14][28][0]$y$7364 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [7:5] $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [0] }
      New connections: $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [4:1] = { $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [0] $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [0] $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [0] $memory\p.pwm_depth$wrmux[14][29][0]$y$7370 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[15][29][0]$7561:
      Old ports: A=$memory\p.pwm_depth$wrmux[15][28][0]$y$7556, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[15][29][0]$y$7562
      New ports: A={ $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [7:5] $memory\p.pwm_depth$wrmux[15][28][0]$y$7556 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [7:5] $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [0] }
      New connections: $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [4:1] = { $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [0] $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [0] $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [0] $memory\p.pwm_depth$wrmux[15][29][0]$y$7562 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[16][29][0]$7807:
      Old ports: A=$memory\p.pwm_depth$wrmux[16][28][0]$y$7796, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[16][29][0]$y$7808
      New ports: A={ $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [7:5] $memory\p.pwm_depth$wrmux[16][28][0]$y$7796 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [7:5] $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [0] }
      New connections: $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [4:1] = { $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [0] $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [0] $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [0] $memory\p.pwm_depth$wrmux[16][29][0]$y$7808 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[17][29][0]$8011:
      Old ports: A=$memory\p.pwm_depth$wrmux[17][28][0]$y$8006, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[17][29][0]$y$8012
      New ports: A={ $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [7:5] $memory\p.pwm_depth$wrmux[17][28][0]$y$8006 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [7:5] $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [0] }
      New connections: $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [4:1] = { $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [0] $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [0] $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [0] $memory\p.pwm_depth$wrmux[17][29][0]$y$8012 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[18][29][0]$8203:
      Old ports: A=$memory\p.pwm_depth$wrmux[18][28][0]$y$8198, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[18][29][0]$y$8204
      New ports: A={ $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [7:5] $memory\p.pwm_depth$wrmux[18][28][0]$y$8198 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [7:5] $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [0] }
      New connections: $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [4:1] = { $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [0] $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [0] $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [0] $memory\p.pwm_depth$wrmux[18][29][0]$y$8204 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[19][29][0]$8395:
      Old ports: A=$memory\p.pwm_depth$wrmux[19][28][0]$y$8390, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[19][29][0]$y$8396
      New ports: A={ $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [7:5] $memory\p.pwm_depth$wrmux[19][28][0]$y$8390 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [7:5] $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [0] }
      New connections: $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [4:1] = { $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [0] $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [0] $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [0] $memory\p.pwm_depth$wrmux[19][29][0]$y$8396 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[1][29][0]$4663:
      Old ports: A=$memory\p.pwm_depth$wrmux[1][28][0]$y$4654, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[1][29][0]$y$4664
      New ports: A={ $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [7:5] $memory\p.pwm_depth$wrmux[1][28][0]$y$4654 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [7:5] $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [0] }
      New connections: $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [4:1] = { $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [0] $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [0] $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [0] $memory\p.pwm_depth$wrmux[1][29][0]$y$4664 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[20][29][0]$8613:
      Old ports: A=$memory\p.pwm_depth$wrmux[20][28][0]$y$8606, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[20][29][0]$y$8614
      New ports: A={ $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [7:5] $memory\p.pwm_depth$wrmux[20][28][0]$y$8606 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [7:5] $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [0] }
      New connections: $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [4:1] = { $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [0] $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [0] $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [0] $memory\p.pwm_depth$wrmux[20][29][0]$y$8614 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[21][29][0]$8809:
      Old ports: A=$memory\p.pwm_depth$wrmux[21][28][0]$y$8804, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[21][29][0]$y$8810
      New ports: A={ $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [7:5] $memory\p.pwm_depth$wrmux[21][28][0]$y$8804 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [7:5] $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [0] }
      New connections: $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [4:1] = { $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [0] $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [0] $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [0] $memory\p.pwm_depth$wrmux[21][29][0]$y$8810 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[22][29][0]$9001:
      Old ports: A=$memory\p.pwm_depth$wrmux[22][28][0]$y$8996, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[22][29][0]$y$9002
      New ports: A={ $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [7:5] $memory\p.pwm_depth$wrmux[22][28][0]$y$8996 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [7:5] $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [0] }
      New connections: $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [4:1] = { $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [0] $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [0] $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [0] $memory\p.pwm_depth$wrmux[22][29][0]$y$9002 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[2][29][0]$4893:
      Old ports: A=$memory\p.pwm_depth$wrmux[2][28][0]$y$4884, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[2][29][0]$y$4894
      New ports: A={ $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [7:5] $memory\p.pwm_depth$wrmux[2][28][0]$y$4884 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [7:5] $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [0] }
      New connections: $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [4:1] = { $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [0] $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [0] $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [0] $memory\p.pwm_depth$wrmux[2][29][0]$y$4894 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[3][29][0]$5111:
      Old ports: A=$memory\p.pwm_depth$wrmux[3][28][0]$y$5104, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[3][29][0]$y$5112
      New ports: A={ $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [7:5] $memory\p.pwm_depth$wrmux[3][28][0]$y$5104 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [7:5] $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [0] }
      New connections: $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [4:1] = { $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [0] $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [0] $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [0] $memory\p.pwm_depth$wrmux[3][29][0]$y$5112 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[4][29][0]$5345:
      Old ports: A=$memory\p.pwm_depth$wrmux[4][28][0]$y$5336, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[4][29][0]$y$5346
      New ports: A={ $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [7:5] $memory\p.pwm_depth$wrmux[4][28][0]$y$5336 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [7:5] $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [0] }
      New connections: $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [4:1] = { $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [0] $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [0] $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [0] $memory\p.pwm_depth$wrmux[4][29][0]$y$5346 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[5][29][0]$5545:
      Old ports: A=$memory\p.pwm_depth$wrmux[5][28][0]$y$5540, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[5][29][0]$y$5546
      New ports: A={ $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [7:5] $memory\p.pwm_depth$wrmux[5][28][0]$y$5540 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [7:5] $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [0] }
      New connections: $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [4:1] = { $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [0] $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [0] $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [0] $memory\p.pwm_depth$wrmux[5][29][0]$y$5546 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[6][29][0]$5737:
      Old ports: A=$memory\p.pwm_depth$wrmux[6][28][0]$y$5732, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[6][29][0]$y$5738
      New ports: A={ $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [7:5] $memory\p.pwm_depth$wrmux[6][28][0]$y$5732 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [7:5] $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [0] }
      New connections: $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [4:1] = { $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [0] $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [0] $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [0] $memory\p.pwm_depth$wrmux[6][29][0]$y$5738 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[7][29][0]$5929:
      Old ports: A=$memory\p.pwm_depth$wrmux[7][28][0]$y$5924, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[7][29][0]$y$5930
      New ports: A={ $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [7:5] $memory\p.pwm_depth$wrmux[7][28][0]$y$5924 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [7:5] $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [0] }
      New connections: $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [4:1] = { $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [0] $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [0] $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [0] $memory\p.pwm_depth$wrmux[7][29][0]$y$5930 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[8][29][0]$6175:
      Old ports: A=$memory\p.pwm_depth$wrmux[8][28][0]$y$6164, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[8][29][0]$y$6176
      New ports: A={ $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [7:5] $memory\p.pwm_depth$wrmux[8][28][0]$y$6164 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [7:5] $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [0] }
      New connections: $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [4:1] = { $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [0] $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [0] $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [0] $memory\p.pwm_depth$wrmux[8][29][0]$y$6176 [0] }
    Consolidated identical input bits for $mux cell $memory\p.pwm_depth$wrmux[9][29][0]$6379:
      Old ports: A=$memory\p.pwm_depth$wrmux[9][28][0]$y$6374, B=8'00011111, Y=$memory\p.pwm_depth$wrmux[9][29][0]$y$6380
      New ports: A={ $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [7:5] $memory\p.pwm_depth$wrmux[9][28][0]$y$6374 [0] }, B=4'0001, Y={ $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [7:5] $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [0] }
      New connections: $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [4:1] = { $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [0] $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [0] $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [0] $memory\p.pwm_depth$wrmux[9][29][0]$y$6380 [0] }
  Optimizing cells in module \pwm.
Performed a total of 191 changes.

6.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

6.29.20. Executing OPT_DFF pass (perform DFF optimizations).

6.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

6.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.29.23. Rerunning OPT passes. (Maybe there is more to do..)

6.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pwm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~105 debug messages>

6.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pwm.
Performed a total of 0 changes.

6.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.29.27. Executing OPT_DFF pass (perform DFF optimizations).

6.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.29.30. Finished OPT passes. (There is nothing left to do.)

6.30. Executing ICE40_WRAPCARRY pass (wrap carries).

6.31. Executing TECHMAP pass (map to technology primitives).

6.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

6.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=21\Y_WIDTH=21 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=2\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1545 debug messages>

6.32. Executing OPT pass (performing simple optimizations).

6.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~988 debug messages>

6.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
<suppressed ~2460 debug messages>
Removed a total of 820 cells.

6.32.3. Executing OPT_DFF pass (perform DFF optimizations).

6.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 318 unused cells and 946 unused wires.
<suppressed ~319 debug messages>

6.32.5. Finished fast OPT passes.

6.33. Executing ICE40_OPT pass (performing simple optimizations).

6.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1753.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1753.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1758.slice[0].carry: CO=\p.prescaler [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1761.slice[0].carry: CO=\p.ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1764.slice[0].carry: CO=\p.ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1767.slice[0].carry: CO=\p.ptr [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1770.slice[0].carry: CO=\p.ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1773.slice[0].carry: CO=\p.ptr [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1776.slice[0].carry: CO=\p.ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1779.slice[0].carry: CO=\p.ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1782.slice[0].carry: CO=\p.ptr [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1785.slice[0].carry: CO=\p.ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1788.slice[0].carry: CO=\p.ptr [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1791.slice[0].carry: CO=\p.rwd.pp [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1794.slice[0].carry: CO=\p.rwd.multiplex [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pwm.$auto$alumacc.cc:485:replace_alu$1797.slice[0].carry: CO=\p.rwd.pwmv [0]

6.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~2 debug messages>

6.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

6.33.4. Executing OPT_DFF pass (perform DFF optimizations).

6.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

6.33.6. Rerunning OPT passes. (Removed registers in this run.)

6.33.7. Running ICE40 specific optimizations.

6.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.33.10. Executing OPT_DFF pass (perform DFF optimizations).

6.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.33.12. Finished OPT passes. (There is nothing left to do.)

6.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.35. Executing TECHMAP pass (map to technology primitives).

6.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

6.35.2. Continuing TECHMAP pass.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~168 debug messages>

6.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1758.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1761.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1767.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1773.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1776.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1782.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1788.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1791.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1794.slice[0].carry ($lut).
Mapping pwm.$auto$alumacc.cc:485:replace_alu$1797.slice[0].carry ($lut).

6.38. Executing ICE40_OPT pass (performing simple optimizations).

6.38.1. Running ICE40 specific optimizations.

6.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~331 debug messages>

6.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

6.38.4. Executing OPT_DFF pass (perform DFF optimizations).

6.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..
Removed 0 unused cells and 962 unused wires.
<suppressed ~1 debug messages>

6.38.6. Rerunning OPT passes. (Removed registers in this run.)

6.38.7. Running ICE40 specific optimizations.

6.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.
<suppressed ~1 debug messages>

6.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.38.10. Executing OPT_DFF pass (perform DFF optimizations).

6.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.38.12. Rerunning OPT passes. (Removed registers in this run.)

6.38.13. Running ICE40 specific optimizations.

6.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module pwm.

6.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pwm'.
Removed a total of 0 cells.

6.38.16. Executing OPT_DFF pass (perform DFF optimizations).

6.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pwm..

6.38.18. Finished OPT passes. (There is nothing left to do.)

6.39. Executing TECHMAP pass (map to technology primitives).

6.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.40. Executing ABC pass (technology mapping using ABC).

6.40.1. Extracting gate netlist of module `\pwm' to `<abc-temp-dir>/input.blif'..
Extracted 1476 gates and 1664 wires to a netlist network with 186 inputs and 343 outputs.

6.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     180.
ABC: Participating nodes from both networks       =     530.
ABC: Participating nodes from the first network   =     251. (  41.01 % of nodes)
ABC: Participating nodes from the second network  =     279. (  45.59 % of nodes)
ABC: Node pairs (any polarity)                    =     251. (  41.01 % of names can be moved)
ABC: Node pairs (same polarity)                   =     244. (  39.87 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      611
ABC RESULTS:        internal signals:     1135
ABC RESULTS:           input signals:      186
ABC RESULTS:          output signals:      343
Removing temp directory.

6.41. Executing ICE40_WRAPCARRY pass (wrap carries).

6.42. Executing TECHMAP pass (map to technology primitives).

6.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

6.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 44 unused cells and 1433 unused wires.

6.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      681
  1-LUT               19
  2-LUT              246
  3-LUT              158
  4-LUT              258

Eliminating LUTs.
Number of LUTs:      681
  1-LUT               19
  2-LUT              246
  3-LUT              158
  4-LUT              258

Combining LUTs.
Number of LUTs:      681
  1-LUT               19
  2-LUT              246
  3-LUT              158
  4-LUT              258

Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~2932 debug messages>

6.44. Executing TECHMAP pass (map to technology primitives).

6.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
No more expansions possible.
<suppressed ~1334 debug messages>
Removed 0 unused cells and 1488 unused wires.

6.45. Executing AUTONAME pass.
Renamed 10534 objects in module pwm (44 iterations).
<suppressed ~1400 debug messages>

6.46. Executing HIERARCHY pass (managing design hierarchy).

6.46.1. Analyzing design hierarchy..
Top module:  \pwm

6.46.2. Analyzing design hierarchy..
Top module:  \pwm
Removed 0 unused modules.

6.47. Printing statistics.

=== pwm ===

   Number of wires:                557
   Number of wire bits:           1692
   Number of public wires:         557
   Number of public wire bits:    1692
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                916
     SB_CARRY                       89
     SB_DFFE                        24
     SB_DFFESR                     121
     SB_DFFESS                       1
     SB_LUT4                       681

6.48. Executing CHECK pass (checking for obvious problems).
Checking module pwm...
Found and reported 0 problems.

6.49. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 5e43698c30, CPU: user 1.03s system 0.02s, MEM: 59.19 MB peak
Yosys 0.9+4008 (git sha1 83fc5cc2, clang 7.0.1-8+deb10u2 -fPIC -Os)
Time spent: 20% 24x opt_expr (0 sec), 17% 1x abc (0 sec), ...
