;redcode
;assert 1
	SPL 0, <405
	CMP -267, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 210, 60
	JMZ 20, <12
	SPL 210, 60
	ADD #270, <0
	DAT #0, <2
	JMN @270, @0
	SLT 10, 9
	ADD 10, 7
	DAT #-127, #100
	JMN @270, @0
	JMZ 20, <12
	JMZ 20, <12
	SPL 0, <405
	DAT #-207, #-120
	SLT 30, 9
	JMZ @270, @6
	DAT #-127, #100
	SUB @-127, 100
	JMP 0, #405
	ADD 270, 60
	JMP 102, -101
	SPL <-127, @100
	CMP -707, -0
	DAT #0, <2
	ADD 0, @2
	SUB @0, @2
	SUB 0, @2
	SUB -267, <-120
	SUB <0, -0
	ADD 100, -100
	SUB 10, 0
	DAT #20, <12
	ADD 1, 54
	MOV 20, @12
	MOV 20, @12
	CMP -267, <-120
	CMP -702, -5
	SLT 12, 0
	SPL 0, <405
	SLT 12, 0
	SLT 12, 0
	SPL 0, <405
	JMN @270, @0
	SUB 0, @2
	MOV -7, <-20
	SUB 0, @2
	MOV -7, <-20
