Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Arquitectura_procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Arquitectura_procesador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Arquitectura_procesador"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Arquitectura_procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/NpC.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/Pc.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/Sumador32.vhd" in Library work.
Architecture behavioral of Entity sumador32 is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/IM.vhd" in Library work.
Architecture behavioral of Entity im is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/Seu.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/MuX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/Uc.vhd" in Library work.
Architecture behavioral of Entity uc is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/Register_file.vhd" in Library work.
Architecture behavioral of Entity register_file is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/.Xilinx/Procesador_Mono/Arquitectura-procesador.vhd" in Library work.
Architecture behavioral of Entity arquitectura_procesador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Arquitectura_procesador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NpC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Pc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sumador32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Seu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MuX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Uc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_file> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Arquitectura_procesador> in library <work> (Architecture <behavioral>).
Entity <Arquitectura_procesador> analyzed. Unit <Arquitectura_procesador> generated.

Analyzing Entity <NpC> in library <work> (Architecture <behavioral>).
Entity <NpC> analyzed. Unit <NpC> generated.

Analyzing Entity <Pc> in library <work> (Architecture <behavioral>).
Entity <Pc> analyzed. Unit <Pc> generated.

Analyzing Entity <Sumador32> in library <work> (Architecture <behavioral>).
Entity <Sumador32> analyzed. Unit <Sumador32> generated.

Analyzing Entity <IM> in library <work> (Architecture <behavioral>).
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <Seu> in library <work> (Architecture <behavioral>).
Entity <Seu> analyzed. Unit <Seu> generated.

Analyzing Entity <MuX> in library <work> (Architecture <behavioral>).
Entity <MuX> analyzed. Unit <MuX> generated.

Analyzing Entity <Uc> in library <work> (Architecture <behavioral>).
Entity <Uc> analyzed. Unit <Uc> generated.

Analyzing Entity <Register_file> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/.Xilinx/Procesador_Mono/Register_file.vhd" line 102: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RF_SIGNAL> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/.Xilinx/Procesador_Mono/Register_file.vhd" line 103: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RF_SIGNAL> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/.Xilinx/Procesador_Mono/Register_file.vhd" line 107: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RF_SIGNAL> may be accessed with an index that does not cover the full array size.
INFO:Xst:2679 - Register <RF_SIGNAL<0>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RF_SIGNAL<32>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RF_SIGNAL<33>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RF_SIGNAL<34>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RF_SIGNAL<35>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RF_SIGNAL<36>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RF_SIGNAL<37>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RF_SIGNAL<38>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RF_SIGNAL<39>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <Register_file> analyzed. Unit <Register_file> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/.Xilinx/Procesador_Mono/ALU.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Rst>
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <NpC>.
    Related source file is "C:/.Xilinx/Procesador_Mono/NpC.vhd".
    Found 32-bit register for signal <Dout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NpC> synthesized.


Synthesizing Unit <Pc>.
    Related source file is "C:/.Xilinx/Procesador_Mono/Pc.vhd".
    Found 32-bit register for signal <Dout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Pc> synthesized.


Synthesizing Unit <Sumador32>.
    Related source file is "C:/.Xilinx/Procesador_Mono/Sumador32.vhd".
    Found 32-bit adder for signal <Result>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador32> synthesized.


Synthesizing Unit <IM>.
    Related source file is "C:/.Xilinx/Procesador_Mono/IM.vhd".
WARNING:Xst:647 - Input <Address<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 75.
    Summary:
	inferred   1 ROM(s).
Unit <IM> synthesized.


Synthesizing Unit <Seu>.
    Related source file is "C:/.Xilinx/Procesador_Mono/Seu.vhd".
Unit <Seu> synthesized.


Synthesizing Unit <MuX>.
    Related source file is "C:/.Xilinx/Procesador_Mono/MuX.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <OutALu>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <MuX> synthesized.


Synthesizing Unit <Uc>.
    Related source file is "C:/.Xilinx/Procesador_Mono/Uc.vhd".
WARNING:Xst:647 - Input <Rts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Uc> synthesized.


Synthesizing Unit <Register_file>.
    Related source file is "C:/.Xilinx/Procesador_Mono/Register_file.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <RF_SIGNAL_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 102.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 103.
    Summary:
	inferred  64 Multiplexer(s).
Unit <Register_file> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/.Xilinx/Procesador_Mono/ALU.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Result>.
    Found 32-bit addsub for signal <Result$addsub0000>.
    Found 32-bit xor2 for signal <Result$xor0000> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <Arquitectura_procesador>.
    Related source file is "C:/.Xilinx/Procesador_Mono/Arquitectura-procesador.vhd".
Unit <Arquitectura_procesador> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 31
 32-bit latch                                          : 31
# Multiplexers                                         : 4
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Dout_5> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_6> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_7> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_8> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_9> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_10> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_11> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_12> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_13> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_14> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_15> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_16> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_17> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_18> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_19> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_20> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_21> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_22> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_23> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_24> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_25> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_26> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_27> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_28> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_29> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_30> of sequential type is unconnected in block <Inst_Pc>.
WARNING:Xst:2677 - Node <Dout_31> of sequential type is unconnected in block <Inst_Pc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 31
 32-bit latch                                          : 31
# Multiplexers                                         : 4
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Arquitectura_procesador> ...

Optimizing unit <NpC> ...

Optimizing unit <Pc> ...

Optimizing unit <ALU> ...

Optimizing unit <Register_file> ...
WARNING:Xst:2677 - Node <Inst_NpC/Dout_31> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_30> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_29> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_28> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_27> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_26> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_25> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_24> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_23> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_22> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_21> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_20> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_19> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_18> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_17> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_16> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_15> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_14> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_13> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_12> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_11> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_10> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_9> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_8> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_7> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_6> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_NpC/Dout_5> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_31> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_30> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_29> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_28> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_27> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_26> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_25> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_24> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_23> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_22> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_21> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_20> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_19> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_18> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_17> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_16> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_15> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_14> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_13> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_12> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_11> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_10> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_9> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_8> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_7> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_6> of sequential type is unconnected in block <Arquitectura_procesador>.
WARNING:Xst:2677 - Node <Inst_Pc/Dout_5> of sequential type is unconnected in block <Arquitectura_procesador>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Arquitectura_procesador, actual ratio is 23.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Arquitectura_procesador.ngr
Top Level Output File Name         : Arquitectura_procesador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 1843
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 484
#      LUT2                        : 26
#      LUT3                        : 33
#      LUT4                        : 355
#      MUXCY                       : 35
#      MUXF5                       : 480
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 6
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 266
#      FDR                         : 10
#      LDCE                        : 256
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 34
#      IBUF                        : 2
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      681  out of   4656    14%  
 Number of Slice Flip Flops:            266  out of   9312     2%  
 Number of 4 input LUTs:                899  out of   9312     9%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                     | Load  |
---------------------------------------------------------------------------------+-------------------------------------------+-------+
Clk                                                                              | IBUF+BUFG                                 | 10    |
Inst_Register_file/RF_SIGNAL_4_and00001(Inst_Register_file/RF_SIGNAL_4_and0000:O)| BUFG(*)(Inst_Register_file/RF_SIGNAL_8_31)| 256   |
---------------------------------------------------------------------------------+-------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Rst                                | IBUF                   | 256   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.524ns (Maximum Frequency: 95.021MHz)
   Minimum input arrival time before clock: 16.274ns
   Maximum output required time after clock: 19.495ns
   Maximum combinational path delay: 20.058ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.611ns (frequency: 276.932MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               3.611ns (Levels of Logic = 5)
  Source:            Inst_NpC/Dout_1 (FF)
  Destination:       Inst_NpC/Dout_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Inst_NpC/Dout_1 to Inst_NpC/Dout_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Inst_NpC/Dout_1 (Inst_NpC/Dout_1)
     LUT1:I0->O            1   0.704   0.000  Inst_Sumador32/Madd_Result_cy<1>_rt (Inst_Sumador32/Madd_Result_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Sumador32/Madd_Result_cy<1> (Inst_Sumador32/Madd_Result_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Sumador32/Madd_Result_cy<2> (Inst_Sumador32/Madd_Result_cy<2>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Sumador32/Madd_Result_cy<3> (Inst_Sumador32/Madd_Result_cy<3>)
     XORCY:CI->O           1   0.804   0.000  Inst_Sumador32/Madd_Result_xor<4> (ResultNpc<4>)
     FDR:D                     0.308          Inst_NpC/Dout_4
    ----------------------------------------
    Total                      3.611ns (2.989ns logic, 0.622ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Register_file/RF_SIGNAL_4_and00001'
  Clock period: 10.524ns (frequency: 95.021MHz)
  Total number of paths / destination ports: 91136 / 256
-------------------------------------------------------------------------
Delay:               10.524ns (Levels of Logic = 40)
  Source:            Inst_Register_file/RF_SIGNAL_8_0 (LATCH)
  Destination:       Inst_Register_file/RF_SIGNAL_8_31 (LATCH)
  Source Clock:      Inst_Register_file/RF_SIGNAL_4_and00001 falling
  Destination Clock: Inst_Register_file/RF_SIGNAL_4_and00001 falling

  Data Path: Inst_Register_file/RF_SIGNAL_8_0 to Inst_Register_file/RF_SIGNAL_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_Register_file/RF_SIGNAL_8_0 (Inst_Register_file/RF_SIGNAL_8_0)
     LUT2:I1->O            1   0.704   0.000  Inst_Register_file/Mmux__varindex0001_10 (Inst_Register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_file/Mmux__varindex0001_8_f5 (Inst_Register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_6_f6 (Inst_Register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_4_f7 (Inst_Register_file/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_Register_file/Mmux__varindex0001_2_f8 (Inst_Register_file/_varindex0001<0>)
     LUT4:I3->O            1   0.704   0.455  Inst_MuX/Mmux_OutALu257 (DoutAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_Result_addsub0000_lut<0> (Inst_ALU/Maddsub_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<0> (Inst_ALU/Maddsub_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<1> (Inst_ALU/Maddsub_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<2> (Inst_ALU/Maddsub_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<3> (Inst_ALU/Maddsub_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<4> (Inst_ALU/Maddsub_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<5> (Inst_ALU/Maddsub_Result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<6> (Inst_ALU/Maddsub_Result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<7> (Inst_ALU/Maddsub_Result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<8> (Inst_ALU/Maddsub_Result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<9> (Inst_ALU/Maddsub_Result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<10> (Inst_ALU/Maddsub_Result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<11> (Inst_ALU/Maddsub_Result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<12> (Inst_ALU/Maddsub_Result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<13> (Inst_ALU/Maddsub_Result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<14> (Inst_ALU/Maddsub_Result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<15> (Inst_ALU/Maddsub_Result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<16> (Inst_ALU/Maddsub_Result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<17> (Inst_ALU/Maddsub_Result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<18> (Inst_ALU/Maddsub_Result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<19> (Inst_ALU/Maddsub_Result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<20> (Inst_ALU/Maddsub_Result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<21> (Inst_ALU/Maddsub_Result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<22> (Inst_ALU/Maddsub_Result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<23> (Inst_ALU/Maddsub_Result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<24> (Inst_ALU/Maddsub_Result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<25> (Inst_ALU/Maddsub_Result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<26> (Inst_ALU/Maddsub_Result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<27> (Inst_ALU/Maddsub_Result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<28> (Inst_ALU/Maddsub_Result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<29> (Inst_ALU/Maddsub_Result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<30> (Inst_ALU/Maddsub_Result_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_Result_addsub0000_xor<31> (Inst_ALU/Result_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/Mmux_Result25 (inst_fin_31_OBUF)
     LDCE:D                    0.308          Inst_Register_file/RF_SIGNAL_1_31
    ----------------------------------------
    Total                     10.524ns (8.722ns logic, 1.802ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.488ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Inst_NpC/Dout_4 (FF)
  Destination Clock: Clk rising

  Data Path: Rst to Inst_NpC/Dout_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           339   1.218   1.359  Rst_IBUF (Rst_IBUF)
     FDR:R                     0.911          Inst_NpC/Dout_0
    ----------------------------------------
    Total                      3.488ns (2.129ns logic, 1.359ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Register_file/RF_SIGNAL_4_and00001'
  Total number of paths / destination ports: 235104 / 512
-------------------------------------------------------------------------
Offset:              16.274ns (Levels of Logic = 43)
  Source:            Rst (PAD)
  Destination:       Inst_Register_file/RF_SIGNAL_8_31 (LATCH)
  Destination Clock: Inst_Register_file/RF_SIGNAL_4_and00001 falling

  Data Path: Rst to Inst_Register_file/RF_SIGNAL_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           339   1.218   1.363  Rst_IBUF (Rst_IBUF)
     LUT4:I3->O          233   0.704   1.501  Inst_IM/Instruction<1>21 (DoutRegister<25>)
     LUT3:I0->O           25   0.704   1.435  Inst_MuX/Mmux_OutALu5231 (DoutRegister<3>)
     LUT2:I0->O            1   0.704   0.000  Inst_Register_file/Mmux__varindex0001_10 (Inst_Register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_file/Mmux__varindex0001_8_f5 (Inst_Register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_6_f6 (Inst_Register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_4_f7 (Inst_Register_file/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_Register_file/Mmux__varindex0001_2_f8 (Inst_Register_file/_varindex0001<0>)
     LUT4:I3->O            1   0.704   0.455  Inst_MuX/Mmux_OutALu257 (DoutAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_Result_addsub0000_lut<0> (Inst_ALU/Maddsub_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<0> (Inst_ALU/Maddsub_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<1> (Inst_ALU/Maddsub_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<2> (Inst_ALU/Maddsub_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<3> (Inst_ALU/Maddsub_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<4> (Inst_ALU/Maddsub_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<5> (Inst_ALU/Maddsub_Result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<6> (Inst_ALU/Maddsub_Result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<7> (Inst_ALU/Maddsub_Result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<8> (Inst_ALU/Maddsub_Result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<9> (Inst_ALU/Maddsub_Result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<10> (Inst_ALU/Maddsub_Result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<11> (Inst_ALU/Maddsub_Result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<12> (Inst_ALU/Maddsub_Result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<13> (Inst_ALU/Maddsub_Result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<14> (Inst_ALU/Maddsub_Result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<15> (Inst_ALU/Maddsub_Result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<16> (Inst_ALU/Maddsub_Result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<17> (Inst_ALU/Maddsub_Result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<18> (Inst_ALU/Maddsub_Result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<19> (Inst_ALU/Maddsub_Result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<20> (Inst_ALU/Maddsub_Result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<21> (Inst_ALU/Maddsub_Result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<22> (Inst_ALU/Maddsub_Result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<23> (Inst_ALU/Maddsub_Result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<24> (Inst_ALU/Maddsub_Result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<25> (Inst_ALU/Maddsub_Result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<26> (Inst_ALU/Maddsub_Result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<27> (Inst_ALU/Maddsub_Result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<28> (Inst_ALU/Maddsub_Result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<29> (Inst_ALU/Maddsub_Result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<30> (Inst_ALU/Maddsub_Result_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_Result_addsub0000_xor<31> (Inst_ALU/Result_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.000  Inst_ALU/Mmux_Result25 (inst_fin_31_OBUF)
     LDCE:D                    0.308          Inst_Register_file/RF_SIGNAL_1_31
    ----------------------------------------
    Total                     16.274ns (10.672ns logic, 5.602ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 135606 / 32
-------------------------------------------------------------------------
Offset:              19.495ns (Levels of Logic = 43)
  Source:            Inst_Pc/Dout_0 (FF)
  Destination:       inst_fin<31> (PAD)
  Source Clock:      Clk rising

  Data Path: Inst_Pc/Dout_0 to inst_fin<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             24   0.591   1.427  Inst_Pc/Dout_0 (Inst_Pc/Dout_0)
     LUT4:I0->O          233   0.704   1.501  Inst_IM/Instruction<1>21 (DoutRegister<25>)
     LUT3:I0->O           25   0.704   1.435  Inst_MuX/Mmux_OutALu5231 (DoutRegister<3>)
     LUT2:I0->O            1   0.704   0.000  Inst_Register_file/Mmux__varindex0001_10 (Inst_Register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_file/Mmux__varindex0001_8_f5 (Inst_Register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_6_f6 (Inst_Register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_4_f7 (Inst_Register_file/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_Register_file/Mmux__varindex0001_2_f8 (Inst_Register_file/_varindex0001<0>)
     LUT4:I3->O            1   0.704   0.455  Inst_MuX/Mmux_OutALu257 (DoutAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_Result_addsub0000_lut<0> (Inst_ALU/Maddsub_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<0> (Inst_ALU/Maddsub_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<1> (Inst_ALU/Maddsub_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<2> (Inst_ALU/Maddsub_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<3> (Inst_ALU/Maddsub_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<4> (Inst_ALU/Maddsub_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<5> (Inst_ALU/Maddsub_Result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<6> (Inst_ALU/Maddsub_Result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<7> (Inst_ALU/Maddsub_Result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<8> (Inst_ALU/Maddsub_Result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<9> (Inst_ALU/Maddsub_Result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<10> (Inst_ALU/Maddsub_Result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<11> (Inst_ALU/Maddsub_Result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<12> (Inst_ALU/Maddsub_Result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<13> (Inst_ALU/Maddsub_Result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<14> (Inst_ALU/Maddsub_Result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<15> (Inst_ALU/Maddsub_Result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<16> (Inst_ALU/Maddsub_Result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<17> (Inst_ALU/Maddsub_Result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<18> (Inst_ALU/Maddsub_Result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<19> (Inst_ALU/Maddsub_Result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<20> (Inst_ALU/Maddsub_Result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<21> (Inst_ALU/Maddsub_Result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<22> (Inst_ALU/Maddsub_Result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<23> (Inst_ALU/Maddsub_Result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<24> (Inst_ALU/Maddsub_Result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<25> (Inst_ALU/Maddsub_Result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<26> (Inst_ALU/Maddsub_Result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<27> (Inst_ALU/Maddsub_Result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<28> (Inst_ALU/Maddsub_Result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<29> (Inst_ALU/Maddsub_Result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<30> (Inst_ALU/Maddsub_Result_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_Result_addsub0000_xor<31> (Inst_ALU/Result_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/Mmux_Result25 (inst_fin_31_OBUF)
     OBUF:I->O                 3.272          inst_fin_31_OBUF (inst_fin<31>)
    ----------------------------------------
    Total                     19.495ns (13.009ns logic, 6.486ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Register_file/RF_SIGNAL_4_and00001'
  Total number of paths / destination ports: 11392 / 32
-------------------------------------------------------------------------
Offset:              14.308ns (Levels of Logic = 41)
  Source:            Inst_Register_file/RF_SIGNAL_8_0 (LATCH)
  Destination:       inst_fin<31> (PAD)
  Source Clock:      Inst_Register_file/RF_SIGNAL_4_and00001 falling

  Data Path: Inst_Register_file/RF_SIGNAL_8_0 to inst_fin<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_Register_file/RF_SIGNAL_8_0 (Inst_Register_file/RF_SIGNAL_8_0)
     LUT2:I1->O            1   0.704   0.000  Inst_Register_file/Mmux__varindex0001_10 (Inst_Register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_file/Mmux__varindex0001_8_f5 (Inst_Register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_6_f6 (Inst_Register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_4_f7 (Inst_Register_file/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_Register_file/Mmux__varindex0001_2_f8 (Inst_Register_file/_varindex0001<0>)
     LUT4:I3->O            1   0.704   0.455  Inst_MuX/Mmux_OutALu257 (DoutAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_Result_addsub0000_lut<0> (Inst_ALU/Maddsub_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<0> (Inst_ALU/Maddsub_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<1> (Inst_ALU/Maddsub_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<2> (Inst_ALU/Maddsub_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<3> (Inst_ALU/Maddsub_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<4> (Inst_ALU/Maddsub_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<5> (Inst_ALU/Maddsub_Result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<6> (Inst_ALU/Maddsub_Result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<7> (Inst_ALU/Maddsub_Result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<8> (Inst_ALU/Maddsub_Result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<9> (Inst_ALU/Maddsub_Result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<10> (Inst_ALU/Maddsub_Result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<11> (Inst_ALU/Maddsub_Result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<12> (Inst_ALU/Maddsub_Result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<13> (Inst_ALU/Maddsub_Result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<14> (Inst_ALU/Maddsub_Result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<15> (Inst_ALU/Maddsub_Result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<16> (Inst_ALU/Maddsub_Result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<17> (Inst_ALU/Maddsub_Result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<18> (Inst_ALU/Maddsub_Result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<19> (Inst_ALU/Maddsub_Result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<20> (Inst_ALU/Maddsub_Result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<21> (Inst_ALU/Maddsub_Result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<22> (Inst_ALU/Maddsub_Result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<23> (Inst_ALU/Maddsub_Result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<24> (Inst_ALU/Maddsub_Result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<25> (Inst_ALU/Maddsub_Result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<26> (Inst_ALU/Maddsub_Result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<27> (Inst_ALU/Maddsub_Result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<28> (Inst_ALU/Maddsub_Result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<29> (Inst_ALU/Maddsub_Result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<30> (Inst_ALU/Maddsub_Result_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_Result_addsub0000_xor<31> (Inst_ALU/Result_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/Mmux_Result25 (inst_fin_31_OBUF)
     OBUF:I->O                 3.272          inst_fin_31_OBUF (inst_fin<31>)
    ----------------------------------------
    Total                     14.308ns (11.686ns logic, 2.622ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 29356 / 32
-------------------------------------------------------------------------
Delay:               20.058ns (Levels of Logic = 44)
  Source:            Rst (PAD)
  Destination:       inst_fin<31> (PAD)

  Data Path: Rst to inst_fin<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           339   1.218   1.363  Rst_IBUF (Rst_IBUF)
     LUT4:I3->O          233   0.704   1.501  Inst_IM/Instruction<1>21 (DoutRegister<25>)
     LUT3:I0->O           25   0.704   1.435  Inst_MuX/Mmux_OutALu5231 (DoutRegister<3>)
     LUT2:I0->O            1   0.704   0.000  Inst_Register_file/Mmux__varindex0001_10 (Inst_Register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_file/Mmux__varindex0001_8_f5 (Inst_Register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_6_f6 (Inst_Register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_file/Mmux__varindex0001_4_f7 (Inst_Register_file/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_Register_file/Mmux__varindex0001_2_f8 (Inst_Register_file/_varindex0001<0>)
     LUT4:I3->O            1   0.704   0.455  Inst_MuX/Mmux_OutALu257 (DoutAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_ALU/Maddsub_Result_addsub0000_lut<0> (Inst_ALU/Maddsub_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<0> (Inst_ALU/Maddsub_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<1> (Inst_ALU/Maddsub_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<2> (Inst_ALU/Maddsub_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<3> (Inst_ALU/Maddsub_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<4> (Inst_ALU/Maddsub_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<5> (Inst_ALU/Maddsub_Result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<6> (Inst_ALU/Maddsub_Result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<7> (Inst_ALU/Maddsub_Result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<8> (Inst_ALU/Maddsub_Result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<9> (Inst_ALU/Maddsub_Result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<10> (Inst_ALU/Maddsub_Result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<11> (Inst_ALU/Maddsub_Result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<12> (Inst_ALU/Maddsub_Result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<13> (Inst_ALU/Maddsub_Result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<14> (Inst_ALU/Maddsub_Result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<15> (Inst_ALU/Maddsub_Result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<16> (Inst_ALU/Maddsub_Result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<17> (Inst_ALU/Maddsub_Result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<18> (Inst_ALU/Maddsub_Result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<19> (Inst_ALU/Maddsub_Result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<20> (Inst_ALU/Maddsub_Result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<21> (Inst_ALU/Maddsub_Result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<22> (Inst_ALU/Maddsub_Result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<23> (Inst_ALU/Maddsub_Result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<24> (Inst_ALU/Maddsub_Result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<25> (Inst_ALU/Maddsub_Result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<26> (Inst_ALU/Maddsub_Result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<27> (Inst_ALU/Maddsub_Result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<28> (Inst_ALU/Maddsub_Result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<29> (Inst_ALU/Maddsub_Result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_ALU/Maddsub_Result_addsub0000_cy<30> (Inst_ALU/Maddsub_Result_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Maddsub_Result_addsub0000_xor<31> (Inst_ALU/Result_addsub0000<31>)
     LUT4:I3->O            9   0.704   0.820  Inst_ALU/Mmux_Result25 (inst_fin_31_OBUF)
     OBUF:I->O                 3.272          inst_fin_31_OBUF (inst_fin<31>)
    ----------------------------------------
    Total                     20.058ns (13.636ns logic, 6.422ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.20 secs
 
--> 

Total memory usage is 394788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  119 (   0 filtered)
Number of infos    :   13 (   0 filtered)

