Path: news.gmane.org!not-for-mail
From: Laxman Dewangan <ldewangan-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
Newsgroups: gmane.linux.ports.tegra,gmane.linux.ports.arm.kernel,gmane.linux.kernel
Subject: [PATCH] ARM: tegra: use IO_ADDRESS for getting virtual address
Date: Fri, 10 Aug 2012 18:33:02 +0530
Lines: 50
Approved: news@gmane.org
Message-ID: <1344603782-2541-1-git-send-email-ldewangan@nvidia.com>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain
X-Trace: dough.gmane.org 1344604751 13591 80.91.229.3 (10 Aug 2012 13:19:11 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Fri, 10 Aug 2012 13:19:11 +0000 (UTC)
Cc: <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>, <linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	<linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>,
	<linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	Laxman Dewangan <ldewangan-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
To: <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>, <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>
Original-X-From: linux-tegra-owner-u79uwXL29TY76Z2rM5mHXA@public.gmane.org Fri Aug 10 15:19:09 2012
Return-path: <linux-tegra-owner-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
Envelope-to: glpt-linux-tegra-wOFGN7rlS/M9smdsby/KFg@public.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-tegra-owner-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>)
	id 1Szp7F-0002Gd-94
	for glpt-linux-tegra-wOFGN7rlS/M9smdsby/KFg@public.gmane.org; Fri, 10 Aug 2012 15:19:01 +0200
Original-Received: (majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org) by vger.kernel.org via listexpand
	id S1754789Ab2HJNS7 (ORCPT <rfc822;glpt-linux-tegra@m.gmane.org>);
	Fri, 10 Aug 2012 09:18:59 -0400
Original-Received: from hqemgate04.nvidia.com ([216.228.121.35]:8794 "EHLO
	hqemgate04.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1754499Ab2HJNS7 (ORCPT
	<rfc822;linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>);
	Fri, 10 Aug 2012 09:18:59 -0400
Original-Received: from hqnvupgp07.nvidia.com (Not Verified[216.228.121.13]) by hqemgate04.nvidia.com
	id <B50250a0f0000>; Fri, 10 Aug 2012 06:18:07 -0700
Original-Received: from hqemhub02.nvidia.com ([172.17.108.22])
  by hqnvupgp07.nvidia.com (PGP Universal service);
  Fri, 10 Aug 2012 06:13:31 -0700
X-PGP-Universal: processed;
	by hqnvupgp07.nvidia.com on Fri, 10 Aug 2012 06:13:31 -0700
Original-Received: from hqnvemgw02.nvidia.com (172.16.227.111) by hqemhub02.nvidia.com
 (172.20.150.31) with Microsoft SMTP Server id 8.3.264.0; Fri, 10 Aug 2012
 06:18:46 -0700
Original-Received: from thelma.nvidia.com (Not Verified[172.16.212.77]) by
 hqnvemgw02.nvidia.com with MailMarshal (v6,7,2,8378)	id <B50250a710004>; Fri,
 10 Aug 2012 06:19:45 -0700
Original-Received: from ldewangan-ubuntu.nvidia.com ([10.19.65.30])	by
 thelma.nvidia.com (8.13.8+Sun/8.8.8) with ESMTP id q7ADIfqo010482;	Fri, 10
 Aug 2012 06:18:42 -0700 (PDT)
X-Mailer: git-send-email 1.7.1.1
Original-Sender: linux-tegra-owner-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Precedence: bulk
List-ID: <linux-tegra.vger.kernel.org>
X-Mailing-List: linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Xref: news.gmane.org gmane.linux.ports.tegra:5808 gmane.linux.ports.arm.kernel:181354 gmane.linux.kernel:1341274
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1341274>

Use macro IO_ADDRESS for getting virtual address of
corresponding physical address to make the consistency
with rest of Tegra code-base.
This macro calls the IO_TO_VIRT() which is defined in
arch/arm/mach-tegra/include/mach/iomap.h

Signed-off-by: Laxman Dewangan <ldewangan-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
---
 arch/arm/mach-tegra/apbio.c |    4 ++--
 arch/arm/mach-tegra/fuse.c  |    4 ++--
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-tegra/apbio.c b/arch/arm/mach-tegra/apbio.c
index dc0fe38..643a378 100644
--- a/arch/arm/mach-tegra/apbio.c
+++ b/arch/arm/mach-tegra/apbio.c
@@ -293,12 +293,12 @@ static apbio_write_fptr apbio_write;
 
 static u32 tegra_apb_readl_direct(unsigned long offset)
 {
-	return readl(IO_TO_VIRT(offset));
+	return readl(IO_ADDRESS(offset));
 }
 
 static void tegra_apb_writel_direct(u32 value, unsigned long offset)
 {
-	writel(value, IO_TO_VIRT(offset));
+	writel(value, IO_ADDRESS(offset));
 }
 
 void tegra_apb_io_init(void)
diff --git a/arch/arm/mach-tegra/fuse.c b/arch/arm/mach-tegra/fuse.c
index f946d12..0b7db17 100644
--- a/arch/arm/mach-tegra/fuse.c
+++ b/arch/arm/mach-tegra/fuse.c
@@ -93,9 +93,9 @@ void tegra_init_fuse(void)
 {
 	u32 id;
 
-	u32 reg = readl(IO_TO_VIRT(TEGRA_CLK_RESET_BASE + 0x48));
+	u32 reg = readl(IO_ADDRESS(TEGRA_CLK_RESET_BASE + 0x48));
 	reg |= 1 << 28;
-	writel(reg, IO_TO_VIRT(TEGRA_CLK_RESET_BASE + 0x48));
+	writel(reg, IO_ADDRESS(TEGRA_CLK_RESET_BASE + 0x48));
 
 	reg = tegra_fuse_readl(FUSE_SKU_INFO);
 	tegra_sku_id = reg & 0xFF;
-- 
1.7.1.1

