{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649167524159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649167524159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:05:23 2022 " "Processing started: Tue Apr 05 11:05:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649167524159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649167524159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_demonstracao -c processador_demonstracao " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_demonstracao -c processador_demonstracao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649167524159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649167525024 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux processador_demonstracao.vhd " "Entity \"mux\" obtained from \"processador_demonstracao.vhd\" instead of from Quartus II megafunction library" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 726 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1649167525874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_demonstracao.vhd 28 14 " "Found 28 design units, including 14 entities, in source file processador_demonstracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_demonstracao-behavior_processador " "Found design unit 1: processador_demonstracao-behavior_processador" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_i-behavior_data_i " "Found design unit 2: data_i-behavior_data_i" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 data_d-behavior_data_d " "Found design unit 3: data_d-behavior_data_d" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 unidade_de_controle-behavior_uc " "Found design unit 4: unidade_de_controle-behavior_uc" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 240 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sum-behavior_sum " "Found design unit 5: sum-behavior_sum" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ir-behavior_ir " "Found design unit 6: ir-behavior_ir" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 361 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 PC-behavior_pc " "Found design unit 7: PC-behavior_pc" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 384 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 FSM-behavior " "Found design unit 8: FSM-behavior" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 418 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 bloco_operacional-behavior_bloco_operacional " "Found design unit 9: bloco_operacional-behavior_bloco_operacional" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 652 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 mux-behavior_mux " "Found design unit 10: mux-behavior_mux" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 734 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 data_op-behavior_data_op " "Found design unit 11: data_op-behavior_data_op" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 763 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ULA-Behavior " "Found design unit 12: ULA-Behavior" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 793 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 RF_Rp-behavior_RF_Rp " "Found design unit 13: RF_Rp-behavior_RF_Rp" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 817 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 divisor-arch " "Found design unit 14: divisor-arch" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_demonstracao " "Found entity 1: processador_demonstracao" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_i " "Found entity 2: data_i" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_d " "Found entity 3: data_d" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "4 unidade_de_controle " "Found entity 4: unidade_de_controle" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "5 sum " "Found entity 5: sum" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "6 ir " "Found entity 6: ir" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC " "Found entity 7: PC" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "8 FSM " "Found entity 8: FSM" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "9 bloco_operacional " "Found entity 9: bloco_operacional" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 644 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux " "Found entity 10: mux" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "11 data_op " "Found entity 11: data_op" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "12 ULA " "Found entity 12: ULA" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "13 RF_Rp " "Found entity 13: RF_Rp" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""} { "Info" "ISGN_ENTITY_NAME" "14 divisor " "Found entity 14: divisor" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649167525874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_demonstracao " "Elaborating entity \"processador_demonstracao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649167526014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:Divisor_clock " "Elaborating entity \"divisor\" for hierarchy \"divisor:Divisor_clock\"" {  } { { "processador_demonstracao.vhd" "Divisor_clock" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_i data_i:Memoria_Instruncao " "Elaborating entity \"data_i\" for hierarchy \"data_i:Memoria_Instruncao\"" {  } { { "processador_demonstracao.vhd" "Memoria_Instruncao" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526064 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_i processador_demonstracao.vhd(167) " "VHDL Process Statement warning at processador_demonstracao.vhd(167): signal \"mem_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526064 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s processador_demonstracao.vhd(167) " "VHDL Process Statement warning at processador_demonstracao.vhd(167): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526064 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data processador_demonstracao.vhd(135) " "VHDL Process Statement warning at processador_demonstracao.vhd(135): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649167526064 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_i\[18..38\] processador_demonstracao.vhd(131) " "Using initial value X (don't care) for net \"mem_i\[18..38\]\" at processador_demonstracao.vhd(131)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_i\[43..51\] processador_demonstracao.vhd(131) " "Using initial value X (don't care) for net \"mem_i\[43..51\]\" at processador_demonstracao.vhd(131)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_i\[56..64\] processador_demonstracao.vhd(131) " "Using initial value X (don't care) for net \"mem_i\[56..64\]\" at processador_demonstracao.vhd(131)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_i\[69..100\] processador_demonstracao.vhd(131) " "Using initial value X (don't care) for net \"mem_i\[69..100\]\" at processador_demonstracao.vhd(131)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[0\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[1\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[2\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[3\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[4\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[5\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[6\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[7\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[8\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[9\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[10\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[11\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[12\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[13\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[14\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[15\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526074 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_d data_d:Memoria_Dados " "Elaborating entity \"data_d\" for hierarchy \"data_d:Memoria_Dados\"" {  } { { "processador_demonstracao.vhd" "Memoria_Dados" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526094 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr processador_demonstracao.vhd(214) " "VHDL Process Statement warning at processador_demonstracao.vhd(214): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526094 "|processador_demonstracao|data_d:Memoria_Dados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr processador_demonstracao.vhd(215) " "VHDL Process Statement warning at processador_demonstracao.vhd(215): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526094 "|processador_demonstracao|data_d:Memoria_Dados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd processador_demonstracao.vhd(217) " "VHDL Process Statement warning at processador_demonstracao.vhd(217): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526094 "|processador_demonstracao|data_d:Memoria_Dados"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_a processador_demonstracao.vhd(189) " "Using initial value X (don't care) for net \"mem.raddr_a\" at processador_demonstracao.vhd(189)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 189 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526104 "|processador_demonstracao|data_d:Memoria_Dados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle unidade_de_controle:Unidade_Controle " "Elaborating entity \"unidade_de_controle\" for hierarchy \"unidade_de_controle:Unidade_Controle\"" {  } { { "processador_demonstracao.vhd" "Unidade_Controle" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum unidade_de_controle:Unidade_Controle\|sum:somador " "Elaborating entity \"sum\" for hierarchy \"unidade_de_controle:Unidade_Controle\|sum:somador\"" {  } { { "processador_demonstracao.vhd" "somador" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir unidade_de_controle:Unidade_Controle\|ir:reg_ir " "Elaborating entity \"ir\" for hierarchy \"unidade_de_controle:Unidade_Controle\|ir:reg_ir\"" {  } { { "processador_demonstracao.vhd" "reg_ir" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526184 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out processador_demonstracao.vhd(369) " "VHDL Process Statement warning at processador_demonstracao.vhd(369): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526184 "|processador_demonstracao|unidade_de_controle:Unidade_Controle|ir:reg_ir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC unidade_de_controle:Unidade_Controle\|PC:count_PC " "Elaborating entity \"PC\" for hierarchy \"unidade_de_controle:Unidade_Controle\|PC:count_PC\"" {  } { { "processador_demonstracao.vhd" "count_PC" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526194 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador processador_demonstracao.vhd(397) " "VHDL Process Statement warning at processador_demonstracao.vhd(397): signal \"contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526194 "|processador_demonstracao|unidade_de_controle:Unidade_Controle|PC:count_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM unidade_de_controle:Unidade_Controle\|FSM:FSM_c " "Elaborating entity \"FSM\" for hierarchy \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\"" {  } { { "processador_demonstracao.vhd" "FSM_c" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_operacional bloco_operacional:Bloco_OP " "Elaborating entity \"bloco_operacional\" for hierarchy \"bloco_operacional:Bloco_OP\"" {  } { { "processador_demonstracao.vhd" "Bloco_OP" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux bloco_operacional:Bloco_OP\|mux:m " "Elaborating entity \"mux\" for hierarchy \"bloco_operacional:Bloco_OP\|mux:m\"" {  } { { "processador_demonstracao.vhd" "m" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526274 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0 processador_demonstracao.vhd(738) " "VHDL Process Statement warning at processador_demonstracao.vhd(738): signal \"m0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 738 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 processador_demonstracao.vhd(740) " "VHDL Process Statement warning at processador_demonstracao.vhd(740): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 740 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2 processador_demonstracao.vhd(742) " "VHDL Process Statement warning at processador_demonstracao.vhd(742): signal \"m2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mo processador_demonstracao.vhd(736) " "VHDL Process Statement warning at processador_demonstracao.vhd(736): inferring latch(es) for signal or variable \"mo\", which holds its previous value in one or more paths through the process" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[0\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[0\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[1\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[1\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[2\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[2\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[3\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[3\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[4\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[4\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[5\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[5\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[6\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[6\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[7\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[7\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[8\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[8\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[9\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[9\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[10\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[10\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[11\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[11\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[12\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[12\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[13\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[13\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[14\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[14\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[15\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[15\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649167526274 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_op bloco_operacional:Bloco_OP\|data_op:RF " "Elaborating entity \"data_op\" for hierarchy \"bloco_operacional:Bloco_OP\|data_op:RF\"" {  } { { "processador_demonstracao.vhd" "RF" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526294 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_Rp processador_demonstracao.vhd(767) " "Verilog HDL or VHDL warning at processador_demonstracao.vhd(767): object \"addr_Rp\" assigned a value but never read" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649167526294 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_addr processador_demonstracao.vhd(771) " "VHDL Process Statement warning at processador_demonstracao.vhd(771): signal \"W_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526294 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rp_addr processador_demonstracao.vhd(772) " "VHDL Process Statement warning at processador_demonstracao.vhd(772): signal \"Rp_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526294 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rq_addr processador_demonstracao.vhd(773) " "VHDL Process Statement warning at processador_demonstracao.vhd(773): signal \"Rq_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526294 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rq_rd processador_demonstracao.vhd(774) " "VHDL Process Statement warning at processador_demonstracao.vhd(774): signal \"Rq_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526294 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rp_rd processador_demonstracao.vhd(776) " "VHDL Process Statement warning at processador_demonstracao.vhd(776): signal \"Rp_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526294 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr processador_demonstracao.vhd(778) " "VHDL Process Statement warning at processador_demonstracao.vhd(778): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 778 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526294 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA bloco_operacional:Bloco_OP\|ULA:OP " "Elaborating entity \"ULA\" for hierarchy \"bloco_operacional:Bloco_OP\|ULA:OP\"" {  } { { "processador_demonstracao.vhd" "OP" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A processador_demonstracao.vhd(799) " "VHDL Process Statement warning at processador_demonstracao.vhd(799): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526324 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A processador_demonstracao.vhd(801) " "VHDL Process Statement warning at processador_demonstracao.vhd(801): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526324 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B processador_demonstracao.vhd(801) " "VHDL Process Statement warning at processador_demonstracao.vhd(801): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526324 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A processador_demonstracao.vhd(803) " "VHDL Process Statement warning at processador_demonstracao.vhd(803): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526324 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B processador_demonstracao.vhd(803) " "VHDL Process Statement warning at processador_demonstracao.vhd(803): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649167526324 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_Rp bloco_operacional:Bloco_OP\|RF_Rp:Porta_nor " "Elaborating entity \"RF_Rp\" for hierarchy \"bloco_operacional:Bloco_OP\|RF_Rp:Porta_nor\"" {  } { { "processador_demonstracao.vhd" "Porta_nor" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167526344 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[0\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[0\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[1\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[1\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[2\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[2\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[3\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[3\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[4\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[4\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[5\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[5\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[6\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[6\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[7\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[7\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[8\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[8\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[9\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[9\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[10\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[10\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[11\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[11\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[12\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[12\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[13\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[13\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[14\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[14\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[15\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[15\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s1 " "Converted tri-state buffer \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s1\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s0 " "Converted tri-state buffer \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s0\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0 " "Converted tri-state buffer \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1 " "Converted tri-state buffer \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649167526684 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1649167526684 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_d:Memoria_Dados\|mem_rtl_0 " "Inferred dual-clock RAM node \"data_d:Memoria_Dados\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1649167526824 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bloco_operacional:Bloco_OP\|data_op:RF\|reg " "RAM logic \"bloco_operacional:Bloco_OP\|data_op:RF\|reg\" is uninferred due to asynchronous read logic" {  } { { "processador_demonstracao.vhd" "reg" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 765 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1649167526824 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1649167526824 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_d:Memoria_Dados\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_d:Memoria_Dados\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif " "Parameter INIT_FILE set to db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649167527244 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1649167527244 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1649167527244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_d:Memoria_Dados\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"data_d:Memoria_Dados\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649167527364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_d:Memoria_Dados\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"data_d:Memoria_Dados\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649167527374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649167527374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5k1 " "Found entity 1: altsyncram_c5k1" {  } { { "db/altsyncram_c5k1.tdf" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/db/altsyncram_c5k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649167527484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649167527484 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1649167527904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[15\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528004 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[14\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528004 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[13\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528004 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[12\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528004 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[11\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528004 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[10\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528004 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[9\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528004 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[8\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[7\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[6\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[5\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[4\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[3\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[2\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[1\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[0\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649167528014 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649167528014 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nibble_IR_msb_out\[3\] GND " "Pin \"nibble_IR_msb_out\[3\]\" is stuck at GND" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649167528254 "|processador_demonstracao|nibble_IR_msb_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1649167528254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1649167528520 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1649167529450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649167529790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649167529790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "828 " "Implemented 828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649167529940 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649167529940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "805 " "Implemented 805 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649167529940 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1649167529940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649167529940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649167529980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 11:05:29 2022 " "Processing ended: Tue Apr 05 11:05:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649167529980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649167529980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649167529980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649167529980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649167531760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649167531760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:05:31 2022 " "Processing started: Tue Apr 05 11:05:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649167531760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649167531760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador_demonstracao -c processador_demonstracao " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador_demonstracao -c processador_demonstracao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649167531760 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649167531980 ""}
{ "Info" "0" "" "Project  = processador_demonstracao" {  } {  } 0 0 "Project  = processador_demonstracao" 0 0 "Fitter" 0 0 1649167531980 ""}
{ "Info" "0" "" "Revision = processador_demonstracao" {  } {  } 0 0 "Revision = processador_demonstracao" 0 0 "Fitter" 0 0 1649167531980 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1649167532090 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador_demonstracao EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"processador_demonstracao\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649167532120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649167532180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649167532190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649167532190 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649167532380 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649167532420 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649167532991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649167532991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649167532991 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649167532991 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 1362 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649167532992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 1364 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649167532992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 1366 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649167532992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 1368 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649167532992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 1370 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649167532992 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649167532992 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649167532992 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649167533002 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nibble_IR_msb_out\[0\] " "Pin nibble_IR_msb_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nibble_IR_msb_out[0] } } } { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nibble_IR_msb_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649167533835 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nibble_IR_msb_out\[1\] " "Pin nibble_IR_msb_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nibble_IR_msb_out[1] } } } { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nibble_IR_msb_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649167533835 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nibble_IR_msb_out\[2\] " "Pin nibble_IR_msb_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nibble_IR_msb_out[2] } } } { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nibble_IR_msb_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649167533835 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nibble_IR_msb_out\[3\] " "Pin nibble_IR_msb_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nibble_IR_msb_out[3] } } } { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nibble_IR_msb_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649167533835 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_out " "Pin clk_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_out } } } { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649167533835 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_1 " "Pin clk_1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_1 } } } { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649167533835 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_principal " "Pin rst_principal not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_principal } } } { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_principal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649167533835 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1649167533835 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1649167534248 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_demonstracao.sdc " "Synopsys Design Constraints File file not found: 'processador_demonstracao.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649167534248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649167534248 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649167534268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649167534268 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649167534268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_1~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 1358 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649167534348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:Divisor_clock\|sig_clk  " "Automatically promoted node divisor:Divisor_clock\|sig_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:Divisor_clock\|sig_clk~0 " "Destination node divisor:Divisor_clock\|sig_clk~0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 847 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:Divisor_clock|sig_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 427 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_out~output " "Destination node clk_out~output" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 1357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649167534348 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 847 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:Divisor_clock|sig_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649167534348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bloco_operacional:Bloco_OP\|mux:m\|mo\[15\]~4  " "Automatically promoted node bloco_operacional:Bloco_OP\|mux:m\|mo\[15\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bloco_operacional:Bloco_OP|mux:m|mo[15]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 953 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649167534348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "Automatically promoted node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[12\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[12\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[13\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[13\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[14\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[14\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|Selector4~0 " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|Selector4~0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 430 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[0\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[0\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[1\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[1\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[2\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[2\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[3\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[3\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[6\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[6\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[5\] " "Destination node unidade_de_controle:Unidade_Controle\|ir:reg_ir\|IR_out\[5\]" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 364 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1649167534348 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649167534348 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649167534348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_principal~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_principal~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|PC_inc " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|PC_inc" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_inc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|PC_clr " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|PC_clr" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 410 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|PC_ld " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|PC_ld" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_Rp_rd " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_Rp_rd" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_W_wr " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_W_wr" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_W_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_Rq_addr\[0\]~0 " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_Rq_addr\[0\]~0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 427 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_addr[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 865 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_w_addr\[0\]~0 " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_w_addr\[0\]~0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 427 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_w_addr[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s0~0 " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s0~0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 999 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|D_wr " "Destination node unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|D_wr" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649167534348 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1649167534348 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649167534348 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_principal~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 0 { 0 ""} 0 1359 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649167534348 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649167534878 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649167534878 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649167534878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649167534888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649167534888 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649167534888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649167534888 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649167534888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649167534898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1649167534898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649167534898 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 0 5 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1649167534898 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1649167534898 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649167534898 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649167534898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649167534898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649167534898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649167534898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649167534898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649167534898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649167534898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649167534898 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1649167534898 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649167534898 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649167534938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649167537738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649167538218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649167538238 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649167540188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649167540188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649167540788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1649167542815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649167542815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649167546583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1649167546593 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649167546593 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1649167546643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649167546743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649167547743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649167547833 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649167548465 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649167550440 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/output_files/processador_demonstracao.fit.smsg " "Generated suppressed messages file C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/output_files/processador_demonstracao.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649167551458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649167553182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 11:05:53 2022 " "Processing ended: Tue Apr 05 11:05:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649167553182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649167553182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649167553182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649167553182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649167555268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649167555269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:05:55 2022 " "Processing started: Tue Apr 05 11:05:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649167555269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649167555269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador_demonstracao -c processador_demonstracao " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador_demonstracao -c processador_demonstracao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649167555269 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649167557109 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649167557189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649167558039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 11:05:58 2022 " "Processing ended: Tue Apr 05 11:05:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649167558039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649167558039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649167558039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649167558039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649167558789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649167560442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649167560442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:05:59 2022 " "Processing started: Tue Apr 05 11:05:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649167560442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649167560442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador_demonstracao -c processador_demonstracao " "Command: quartus_sta processador_demonstracao -c processador_demonstracao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649167560442 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1649167560862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649167561225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649167561225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649167561295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649167561295 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1649167561625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_demonstracao.sdc " "Synopsys Design Constraints File file not found: 'processador_demonstracao.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1649167561745 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1649167561745 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:Divisor_clock\|sig_clk divisor:Divisor_clock\|sig_clk " "create_clock -period 1.000 -name divisor:Divisor_clock\|sig_clk divisor:Divisor_clock\|sig_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1649167561755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " "create_clock -period 1.000 -name unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1649167561755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1 clk_1 " "create_clock -period 1.000 -name clk_1 clk_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1649167561755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " "create_clock -period 1.000 -name unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1649167561755 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1649167561755 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1649167561995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1649167561995 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1649167561995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1649167562015 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1649167562095 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1649167562095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.576 " "Worst-case setup slack is -4.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.576       -66.876 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "   -4.576       -66.876 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.049       -55.351 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "   -4.049       -55.351 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.436      -715.893 divisor:Divisor_clock\|sig_clk  " "   -3.436      -715.893 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.530       -38.877 clk_1  " "   -2.530       -38.877 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167562095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.375 " "Worst-case hold slack is -1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375       -18.688 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "   -1.375       -18.688 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313        -3.337 divisor:Divisor_clock\|sig_clk  " "   -0.313        -3.337 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187        -0.187 clk_1  " "   -0.187        -0.187 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.975         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "    1.975         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167562105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.307 " "Worst-case recovery slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307        -2.149 divisor:Divisor_clock\|sig_clk  " "   -0.307        -2.149 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167562115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.885 " "Worst-case removal slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885         0.000 divisor:Divisor_clock\|sig_clk  " "    0.885         0.000 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167562115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.000 clk_1  " "   -3.000       -29.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174      -357.696 divisor:Divisor_clock\|sig_clk  " "   -2.174      -357.696 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "    0.407         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "    0.424         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167562125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167562125 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1649167562359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1649167562389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1649167563279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1649167563449 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1649167563449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.008 " "Worst-case setup slack is -4.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.008       -59.086 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "   -4.008       -59.086 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.662       -49.875 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "   -3.662       -49.875 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.032      -613.834 divisor:Divisor_clock\|sig_clk  " "   -3.032      -613.834 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182       -31.708 clk_1  " "   -2.182       -31.708 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167563469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.173 " "Worst-case hold slack is -1.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.173       -16.091 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "   -1.173       -16.091 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242        -2.411 divisor:Divisor_clock\|sig_clk  " "   -0.242        -2.411 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -0.178 clk_1  " "   -0.178        -0.178 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.892         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "    1.892         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167563489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.174 " "Worst-case recovery slack is -0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174        -1.218 divisor:Divisor_clock\|sig_clk  " "   -0.174        -1.218 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167563519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790         0.000 divisor:Divisor_clock\|sig_clk  " "    0.790         0.000 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167563529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.000 clk_1  " "   -3.000       -29.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174      -357.696 divisor:Divisor_clock\|sig_clk  " "   -2.174      -357.696 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "    0.432         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "    0.442         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167563539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167563539 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1649167564352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564622 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1649167564632 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1649167564632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.975 " "Worst-case setup slack is -1.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975       -26.869 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "   -1.975       -26.869 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.867       -27.254 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "   -1.867       -27.254 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530      -273.446 divisor:Divisor_clock\|sig_clk  " "   -1.530      -273.446 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997       -11.157 clk_1  " "   -0.997       -11.157 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167564642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.981 " "Worst-case hold slack is -0.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.981       -13.330 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "   -0.981       -13.330 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -2.430 divisor:Divisor_clock\|sig_clk  " "   -0.238        -2.430 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158        -0.158 clk_1  " "   -0.158        -0.158 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "    1.233         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167564662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.257 " "Worst-case recovery slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257         0.000 divisor:Divisor_clock\|sig_clk  " "    0.257         0.000 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167564672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495         0.000 divisor:Divisor_clock\|sig_clk  " "    0.495         0.000 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167564692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.482 clk_1  " "   -3.000       -30.482 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -353.000 divisor:Divisor_clock\|sig_clk  " "   -1.000      -353.000 divisor:Divisor_clock\|sig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld  " "    0.380         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|IR_ld " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0  " "    0.413         0.000 unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649167564702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649167564702 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1649167566213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1649167566213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649167566613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 11:06:06 2022 " "Processing ended: Tue Apr 05 11:06:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649167566613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649167566613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649167566613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649167566613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649167568236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649167568236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:06:08 2022 " "Processing started: Tue Apr 05 11:06:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649167568236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649167568236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador_demonstracao -c processador_demonstracao " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador_demonstracao -c processador_demonstracao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649167568236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador_demonstracao.vo C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/simulation/modelsim/ simulation " "Generated file processador_demonstracao.vo in folder \"C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649167569076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4508 " "Peak virtual memory: 4508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649167569156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 11:06:09 2022 " "Processing ended: Tue Apr 05 11:06:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649167569156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649167569156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649167569156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649167569156 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus II Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649167569836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649167599707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649167599707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:06:39 2022 " "Processing started: Tue Apr 05 11:06:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649167599707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649167599707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp processador_demonstracao -c processador_demonstracao --netlist_type=sgate " "Command: quartus_rpp processador_demonstracao -c processador_demonstracao --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649167599707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4416 " "Peak virtual memory: 4416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649167599937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 11:06:39 2022 " "Processing ended: Tue Apr 05 11:06:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649167599937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649167599937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649167599937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649167599937 ""}
