{
    "name": "NutShell",
    "folder": "NutShell",
    "sim_files": [
        "difftest/src/test/vsrc/common/SimJTAG.v",
        "difftest/src/test/vsrc/common/assert.v",
        "difftest/src/test/vsrc/common/ref.v",
        "difftest/src/test/vsrc/vcs/DeferredControl.v",
        "difftest/src/test/vsrc/vcs/DifftestEndpoint.v",
        "difftest/src/test/vsrc/vcs/top.v"
    ],
    "files": [
        "fpga/board/PXIe/rtl/addr_mapper.v",
        "fpga/board/PXIe/rtl/system_top.v",
        "fpga/board/axu3cg/rtl/addr_mapper.v",
        "fpga/board/axu3cg/rtl/system_top.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_config.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_master_bit_ctrl.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_master_byte_ctrl.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_master_defines.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_master_top.v",
        "fpga/board/axu3cg/rtl/hdmi/timescale.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/OSCPU/NutShell",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "SimJTAG",
            "file": "difftest/src/test/vsrc/common/SimJTAG.v"
        },
        {
            "module": "PTEHelper",
            "file": "difftest/src/test/vsrc/common/ref.v"
        },
        {
            "module": "AMOHelper",
            "file": "difftest/src/test/vsrc/common/ref.v"
        },
        {
            "module": "DeferredControl",
            "file": "difftest/src/test/vsrc/vcs/DeferredControl.v"
        },
        {
            "module": "DifftestEndpoint",
            "file": "difftest/src/test/vsrc/vcs/DifftestEndpoint.v"
        },
        {
            "module": "tb_top",
            "file": "difftest/src/test/vsrc/vcs/top.v"
        },
        {
            "module": "addr_mapper",
            "file": "fpga/board/PXIe/rtl/addr_mapper.v"
        },
        {
            "module": "system_top",
            "file": "fpga/board/PXIe/rtl/system_top.v"
        },
        {
            "module": "addr_mapper",
            "file": "fpga/board/axu3cg/rtl/addr_mapper.v"
        },
        {
            "module": "system_top",
            "file": "fpga/board/axu3cg/rtl/system_top.v"
        },
        {
            "module": "i2c_config",
            "file": "fpga/board/axu3cg/rtl/hdmi/i2c_config.v"
        },
        {
            "module": "i2c_master_bit_ctrl",
            "file": "fpga/board/axu3cg/rtl/hdmi/i2c_master_bit_ctrl.v"
        },
        {
            "module": "body",
            "file": "fpga/board/axu3cg/rtl/hdmi/i2c_master_bit_ctrl.v"
        },
        {
            "module": "i2c_master_byte_ctrl",
            "file": "fpga/board/axu3cg/rtl/hdmi/i2c_master_byte_ctrl.v"
        },
        {
            "module": "i2c_master_top",
            "file": "fpga/board/axu3cg/rtl/hdmi/i2c_master_top.v"
        }
    ],
    "module_graph": {
        "SimJTAG": [],
        "PTEHelper": [],
        "AMOHelper": [],
        "DeferredControl": [
            "DifftestEndpoint"
        ],
        "DifftestEndpoint": [
            "tb_top"
        ],
        "tb_top": [],
        "addr_mapper": [
            "system_top",
            "system_top"
        ],
        "system_top": [],
        "i2c_config": [
            "system_top"
        ],
        "i2c_master_bit_ctrl": [
            "i2c_master_byte_ctrl"
        ],
        "body": [],
        "i2c_master_byte_ctrl": [],
        "i2c_master_top": []
    },
    "module_graph_inverse": {
        "SimJTAG": [],
        "PTEHelper": [],
        "AMOHelper": [],
        "DeferredControl": [],
        "DifftestEndpoint": [
            "DeferredControl"
        ],
        "tb_top": [
            "DifftestEndpoint"
        ],
        "addr_mapper": [],
        "system_top": [
            "addr_mapper",
            "addr_mapper",
            "i2c_config"
        ],
        "i2c_config": [],
        "i2c_master_bit_ctrl": [],
        "body": [],
        "i2c_master_byte_ctrl": [
            "i2c_master_bit_ctrl"
        ],
        "i2c_master_top": []
    },
    "non_tb_files": [
        "fpga/board/PXIe/rtl/addr_mapper.v",
        "fpga/board/PXIe/rtl/system_top.v",
        "fpga/board/axu3cg/rtl/addr_mapper.v",
        "fpga/board/axu3cg/rtl/system_top.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_config.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_master_bit_ctrl.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_master_byte_ctrl.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_master_defines.v",
        "fpga/board/axu3cg/rtl/hdmi/i2c_master_top.v",
        "fpga/board/axu3cg/rtl/hdmi/timescale.v"
    ]
}