-DesignTarget: RAM

-CacheAccessMode: Normal

-OptimizationTarget: ReadEDP

-OutputFilePrefix: test

-EnablePruning: Yes

-ProcessNode: 22

-Capacity (MB): 2
-WordWidth (bit): 64

-DeviceRoadmap: HP

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone

-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: H-tree

-InternalSensing: true

-MemoryCellInputFile: sample_cells/sample_RRAM.cell

-Temperature (K): 350

-BufferDesignOptimization: latency

//-ForceBank (Total AxB, Active CxD): 4x4, 1x4
//-ForceMat (Total AxB, Active CxD): 2x2, 1x2
//-ForceMuxSenseAmp: 2
//-ForceMuxOutputLev1: 1
//-ForceMuxOutputLev2: 1
//-UseCactiAssumption: Yes

//-ApplyReadLatencyConstraint: 37.4
//-ApplyWriteLatencyConstraint: 0.5
//-ApplyReadDynamicEnergyConstraint: 0.5
//-ApplyWriteDynamicEnergyConstraint: 0.5
//-ApplyLeakageConstraint: 0.5
//-ApplyAreaConstraint: 1
//-ApplyReadEdpConstraint: 0.5
//-ApplyWriteEdpConstraint: 0.5

