// Seed: 2357165636
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    output wor id_3,
    input wor id_4
);
  tri1 id_6 = id_1 + 1;
  assign id_6 = 1;
  assign id_2 = 1;
  id_7(
      .id_0(id_2 == 1), .id_1(id_2 == 1'd0), .id_2(1), .id_3(id_6), .id_4(id_8)
  );
  supply1 id_9 = 1 || id_8;
  wire id_10;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri id_4,
    output wor id_5,
    output supply1 id_6,
    output tri id_7,
    input wand id_8,
    output wire id_9,
    output wor id_10
);
  tri0 id_12 = 1 == id_0;
  module_0(
      id_8, id_4, id_9, id_5, id_0
  );
  assign id_1 = 1;
endmodule
