#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 15 13:42:59 2024
# Process ID: 68774
# Current directory: /home/zhywyt/CSON/01_Test/01_Test.runs/impl_1
# Command line: vivado -log Board.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Board.tcl -notrace
# Log file: /home/zhywyt/CSON/01_Test/01_Test.runs/impl_1/Board.vdi
# Journal file: /home/zhywyt/CSON/01_Test/01_Test.runs/impl_1/vivado.jou
# Running On: zhywyt.hwdomain.io, OS: Linux, CPU Frequency: 3296.784 MHz, CPU Physical cores: 16, Host memory: 14487 MB
#-----------------------------------------------------------
source Board.tcl -notrace
Command: link_design -top Board -part xc7a100tfgg484-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-454] Reading design checkpoint '/home/zhywyt/CSON/01_Test/01_Test.gen/sources_1/ip/fetch_instruction_ROM/fetch_instruction_ROM.dcp' for cell 'fetch_instruction_inst/ROM1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.254 ; gain = 0.000 ; free physical = 1315 ; free virtual = 5448
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhywyt/CSON/01_Test/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [/home/zhywyt/CSON/01_Test/Board.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [/home/zhywyt/CSON/01_Test/Board.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhywyt/CSON/01_Test/Board.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/zhywyt/CSON/01_Test/Board.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.000 ; gain = 0.000 ; free physical = 1223 ; free virtual = 5355
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.9 . Memory (MB): peak = 1944.781 ; gain = 87.746 ; free physical = 1203 ; free virtual = 5336

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14fdf00e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2418.641 ; gain = 473.859 ; free physical = 781 ; free virtual = 4935

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14fdf00e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4633

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14fdf00e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4633
Phase 1 Initialization | Checksum: 14fdf00e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4633

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14fdf00e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4633

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14fdf00e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4632
Phase 2 Timer Update And Timing Data Collection | Checksum: 14fdf00e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4632

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14fdf00e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4632
Retarget | Checksum: 14fdf00e4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14fdf00e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4632
Constant propagation | Checksum: 14fdf00e4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 177d9c304

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2724.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 4632
Sweep | Checksum: 177d9c304
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 177d9c304

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2756.492 ; gain = 32.016 ; free physical = 478 ; free virtual = 4632
BUFG optimization | Checksum: 177d9c304
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 177d9c304

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2756.492 ; gain = 32.016 ; free physical = 478 ; free virtual = 4632
Shift Register Optimization | Checksum: 177d9c304
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 177d9c304

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2756.492 ; gain = 32.016 ; free physical = 478 ; free virtual = 4632
Post Processing Netlist | Checksum: 177d9c304
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16df3b93c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2756.492 ; gain = 32.016 ; free physical = 478 ; free virtual = 4632

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 478 ; free virtual = 4632
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16df3b93c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2756.492 ; gain = 32.016 ; free physical = 478 ; free virtual = 4632
Phase 9 Finalization | Checksum: 16df3b93c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2756.492 ; gain = 32.016 ; free physical = 478 ; free virtual = 4632
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16df3b93c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2756.492 ; gain = 32.016 ; free physical = 478 ; free virtual = 4632
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 478 ; free virtual = 4632

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 16df3b93c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 395 ; free virtual = 4556
Ending Power Optimization Task | Checksum: 16df3b93c

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3007.398 ; gain = 250.906 ; free physical = 395 ; free virtual = 4556

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16df3b93c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 395 ; free virtual = 4556

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 395 ; free virtual = 4556
Ending Netlist Obfuscation Task | Checksum: 16df3b93c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 395 ; free virtual = 4556
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3007.398 ; gain = 1150.363 ; free physical = 395 ; free virtual = 4556
INFO: [runtcl-4] Executing : report_drc -file Board_drc_opted.rpt -pb Board_drc_opted.pb -rpx Board_drc_opted.rpx
Command: report_drc -file Board_drc_opted.rpt -pb Board_drc_opted.pb -rpx Board_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zhywyt/CSON/01_Test/01_Test.runs/impl_1/Board_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 387 ; free virtual = 4548
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 387 ; free virtual = 4548
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 387 ; free virtual = 4548
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 387 ; free virtual = 4548
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 387 ; free virtual = 4548
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 386 ; free virtual = 4548
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 386 ; free virtual = 4548
INFO: [Common 17-1381] The checkpoint '/home/zhywyt/CSON/01_Test/01_Test.runs/impl_1/Board_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 382 ; free virtual = 4544
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 127ec6aea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 382 ; free virtual = 4544
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 382 ; free virtual = 4544

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e32b80b7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 373 ; free virtual = 4538

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 106f33832

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 373 ; free virtual = 4538

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 106f33832

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 373 ; free virtual = 4538
Phase 1 Placer Initialization | Checksum: 106f33832

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 372 ; free virtual = 4537

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 106f33832

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 371 ; free virtual = 4537

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 106f33832

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 371 ; free virtual = 4537

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 106f33832

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 371 ; free virtual = 4537

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 15a2babdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 348 ; free virtual = 4513
Phase 2 Global Placement | Checksum: 15a2babdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 348 ; free virtual = 4513

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15a2babdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 348 ; free virtual = 4513

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1655d3909

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 348 ; free virtual = 4513

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b4a434ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 348 ; free virtual = 4513

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b4a434ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 348 ; free virtual = 4513

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a8d00b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4515

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a8d00b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4515

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a8d00b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4515
Phase 3 Detail Placement | Checksum: 1a8d00b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4515

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1a8d00b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 348 ; free virtual = 4514

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a8d00b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4514

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a8d00b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4514
Phase 4.3 Placer Reporting | Checksum: 1a8d00b24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4514

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4514

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4514
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ea97cbdb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4514
Ending Placer Task | Checksum: 12e32c61c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 349 ; free virtual = 4514
48 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file Board_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 334 ; free virtual = 4500
INFO: [runtcl-4] Executing : report_utilization -file Board_utilization_placed.rpt -pb Board_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Board_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 336 ; free virtual = 4502
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 337 ; free virtual = 4503
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 337 ; free virtual = 4503
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 337 ; free virtual = 4503
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 337 ; free virtual = 4502
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 337 ; free virtual = 4502
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 336 ; free virtual = 4503
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 336 ; free virtual = 4503
INFO: [Common 17-1381] The checkpoint '/home/zhywyt/CSON/01_Test/01_Test.runs/impl_1/Board_placed.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 71f50d15 ConstDB: 0 ShapeSum: bc3db907 RouteDB: 0
Post Restoration Checksum: NetGraph: e1bd357e | NumContArr: 73f75c69 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2db068721

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 757 ; free virtual = 4335

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2db068721

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 733 ; free virtual = 4311

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2db068721

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 733 ; free virtual = 4311
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 119
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 119
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e7b546c4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4277

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e7b546c4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4277

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2eb027b16

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4276
Phase 3 Initial Routing | Checksum: 2eb027b16

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4276

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 25b1a48a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4276
Phase 4 Rip-up And Reroute | Checksum: 25b1a48a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4276

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 25b1a48a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4276

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 25b1a48a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4276
Phase 6 Post Hold Fix | Checksum: 25b1a48a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 695 ; free virtual = 4276

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.023023 %
  Global Horizontal Routing Utilization  = 0.0333902 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 25b1a48a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 694 ; free virtual = 4276

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25b1a48a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 694 ; free virtual = 4276

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2981bcc72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 694 ; free virtual = 4276
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 28a4e0cdf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 693 ; free virtual = 4274
Ending Routing Task | Checksum: 28a4e0cdf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 693 ; free virtual = 4274

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3007.398 ; gain = 0.000 ; free physical = 692 ; free virtual = 4274
INFO: [runtcl-4] Executing : report_drc -file Board_drc_routed.rpt -pb Board_drc_routed.pb -rpx Board_drc_routed.rpx
Command: report_drc -file Board_drc_routed.rpt -pb Board_drc_routed.pb -rpx Board_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zhywyt/CSON/01_Test/01_Test.runs/impl_1/Board_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Board_methodology_drc_routed.rpt -pb Board_methodology_drc_routed.pb -rpx Board_methodology_drc_routed.rpx
Command: report_methodology -file Board_methodology_drc_routed.rpt -pb Board_methodology_drc_routed.pb -rpx Board_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zhywyt/CSON/01_Test/01_Test.runs/impl_1/Board_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Board_power_routed.rpt -pb Board_power_summary_routed.pb -rpx Board_power_routed.rpx
Command: report_power -file Board_power_routed.rpt -pb Board_power_summary_routed.pb -rpx Board_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Board_route_status.rpt -pb Board_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Board_timing_summary_routed.rpt -pb Board_timing_summary_routed.pb -rpx Board_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Board_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Board_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Board_bus_skew_routed.rpt -pb Board_bus_skew_routed.pb -rpx Board_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.043 ; gain = 0.000 ; free physical = 660 ; free virtual = 4247
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.043 ; gain = 0.000 ; free physical = 660 ; free virtual = 4247
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.043 ; gain = 0.000 ; free physical = 660 ; free virtual = 4247
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3063.043 ; gain = 0.000 ; free physical = 659 ; free virtual = 4246
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.043 ; gain = 0.000 ; free physical = 658 ; free virtual = 4245
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.043 ; gain = 0.000 ; free physical = 658 ; free virtual = 4245
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3063.043 ; gain = 0.000 ; free physical = 658 ; free virtual = 4245
INFO: [Common 17-1381] The checkpoint '/home/zhywyt/CSON/01_Test/01_Test.runs/impl_1/Board_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed May 15 13:43:37 2024...
