#      Copyright 2020 The Hilas PDK Authors
#
#      This file is part of HILAS.
#
#      HILAS is free software: you can redistribute it and/or modify
#      it under the terms of the GNU Lesser General Public License as published
#      by the Free Software Foundation, version 3 of the License.
#
#      HILAS is distributed in the hope that it will be useful,
#      but WITHOUT ANY WARRANTY; without even the implied warranty of
#      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#      GNU Lesser General Public License for more details.
#
#      You should have received a copy of the GNU Lesser General Public License
#      along with HILAS.  If not, see <https://www.gnu.org/licenses/>.
#
#      Licensed under the Lesser General Public License, Version 3.0
#      (the "License");
#      you may not use this file except in compliance with the License.
#      You may obtain a copy of the License at
#
#      https://www.gnu.org/licenses/lgpl-3.0.en.html
#
#      Unless required by applicable law or agreed to in writing, software
#      distributed under the License is distributed on an "AS IS" BASIS,
#      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#      See the License for the specific language governing permissions and
#      limitations under the License.
#
#      SPDX-License-Identifier: LGPL-3.0

---
###############################################################################
##
##    Standard CELLS
##
standard-cells:
  description: Top-level cells for use in designs
  ###############################################################################

  swc4x2cell:
    description: 4x2 array of FG switch cell, Varactor capacitor cell

  swc4x2cellOverlap:
    description: Core switch cell, built with overlap capacitor

  cellAttempt01:
    description: 4x1 array of FG switch cell, Varactor capacitor cell

  swc4x1cellOverlap:
    description: 4x1 array of FG switch cell using overlap capacitors

  swc4x1cellOverlap2:
    description:

  swc4x1BiasCell:
    description: 4x1 array of FG switch cell configured pFET as current sources

  FGBias2x1cell:
    description:

  FGtrans2x1cell:
    description:

  FGBiasWeakGate2x1cell:
    description: 2x1 array of FG switch cells configured as pFET current
      sources with weak capacitive gate inputs

  TA2Cell_NoFG:
    description: Two transimpedane amplifiers with no floating-gate inputs.

  TA2Cell_1FG:
    description: >-
      Two transimpedance amps with one (of two) amplifiers using floating-gate
        inputs. FG amplifier with wide linear range.

  TA2Cell_1FG_Strong:
    description: >-
      Two transimpedance amps with one (of two) amplifiers using floating-gate
      inputs. FG amplifier with normal linear range.

  TA2SignalBiasCell:
    description:

  WTA4Stage01:
    description: >-
      4-input winner-take-all circuit. Connects directly to array of swc4x2cell.
      Can array vertically. Needs one nFET transistor current source.

  Tgate4Double01:
    description: 4 double-throw transmission gates

  Tgate4Single01:
    description: 4 single-throw transmission gates

  drainSelect01:
    description: multiplexor for drain selection for 4 drain lines,
      pitch matched

  Trans4small:
    description: 3 small nFETs + 3 small pFETs

  pFETmed:
    description: Medium-sized (W/L=10) pFET transistor

  nFETLarge:
    description: Single Large (W//L=100) nFET Transistor

  pFETLarge:
    description: Single Large (W/L=100) pFET Transistor

  capacitorSize01:
    description:

  capacitorSize02:
    description:

  capacitorSize03:
    description:

  capacitorSize04:
    description:

  capacitorArray01:
    description: selectable capacitor array


  DAC5bit01:
    description: >- # '>-' indicates string wrapped over multiple lines
      5-bit digital-to-analog converter (under 6.05um at the moment;
      thinking through expansion to 6bit and 7bit,
      and they would use this cell


################################################################################
##
##    PRIMITIVE CELLS
##
primitive-cells:  ##############################################################

  CapModule01a:
    description: primitive cap, variant 01a

  FGVaractorCapacitor:
    description: varactor cap for floating-gate charge storage

  FGVaractorCapacitor02:
    description: variant 2, varactor cap for floating-gate charge storage

  FGHugeVaractorCapacitor01:
    description: one large varactor cap

  DoubleTGate01:
    description: 2x1 array of transmission gates

  TgateSingle01Part2:
    description:

  TgateDouble01:
    description:

  TgateSingle01:
    description:

  TgateVinj01:
    description:

  TgateSingle01Part1:
    description:


  DualTACore01:
    description:

  TACoreBlock:
    description:

  TACoreBlock2:
    description:

  pTransistorPair:
    description:

  nFETLargePart1:
    description:


  nFETmirrorPairs:
    description: pairs of nFET current mirrors

  nFETmirrorPairs2:
    description:

  nMirror03:
    description:

  pFETmirror:
    description: pFET current mirror

  pFETmirror02:
    description: second pFET current mirror

  DAC6TransistorStack01:
    description:

  DAC6TransistorStack01b:
    description:

  DAC6TransistorStack01c:
    description:

  DAC6bit01:
    description:

  DAC6TransistorStack01a:
    description:

  invert01:
    description:

  WTAblockSample01:
    description:

  WTAsinglestage01:
    description:

  CapModule01:
    description:

  CapModule02:
    description:

  CapModule03:
    description:


################################################################################
##
##    TEST CELLS
##
test-cells:
  description: These cells are meant to be used for testing purposes
  ##############################################################################

  FGcharacterization01:
    description: FG test strucure that uses a capacitor around a
      transconductance amplifier


################################################################################
##
##   Component Cells
##
component-cells:
  description: >-
    These cells are components used to create the standard cells.
    They are not to be used directly
  ##############################################################################

  decoup_cap_00:
    description: decoupling cap (intended as fill)

  decoup_cap_01:
    description: decoupling cap (intended as fill), variant

  pTransistorVert01:
    description:

  pFETLargePart1:
    description: Part of the W/L=100 pFET transistor

  pFETdevice01:
    description: pFET transistor used in DAC block

  pFETdevice01a:
    description: pFET transistor used in DAC block

  pFETdevice01aa:
    description: pFET transistor used in DAC block

  pFETdevice01b:
    description: pFET transistor used in DAC block

  pFETdevice01ba:
    description: pFET transistor used in DAC block

  pFETdevice01c:
    description: pFET transistor used in DAC block

  pFETdevice01d:
    description: pFET transistor used in DAC block

  pFETdevice01e:
    description: pFET transistor used in DAC block

  nFET03:
    description:

  nFET03a:
    description:

  horizPcell01:
    description:

  TunCap01:
    description:

  TunVaractorCapcitor:
    description: Tunneling capacitor using a standard varactor capacitor

  FGVaractorTunnelCap01:
    description: Tunneling cpacitor using a standard varactor capacitor

  wellContact:
    description: contact to a well block, typically used for contacting
      tunneling junctions in a well.

  overlapCap01:
    description: overlap capacitor based capacitor

  overlapCap02:
    description: overlap capacitor based capacitor)

  overlapCap02a:
    description: overlap capacitor based capacitor

  nOverlapCap01:
    description: overlap capacitor based capacitor (nFET)

  horizTransCell01:
    description:

  nFETmed:
    description:

  Trans2med:
    description:

  mcap2m4:
    description: metal capacitor layer contact to m4

  poly2m1:
    description: polysilicon layer to m1 contact

  poly2m2:
    description: polysilicon layer to m2 contact

  poly2li:
    description: polysilicon layer to li contact

  li2m1:
    description: local interconnect to m1 contact

  li2m2:
    description: local interconnect to m2 contact

  m12m2:
    description: m1 to m2 contact

  m22m4:
    description: m2 to m4 contact

  nDiffThOxContact:
    description:


################################################################################
##
##    CELLS TO BE SORTED
##
cells-to-be-sorted:
  description: Holding area for cells which haven't been sorted
  ##############################################################################

  swc2x2varactor:
    description: ??  Is this part of the library?

  all:
    description: A design which contains all cells (?)
