`timescale 1ns / 1ps

/* ConfigManagerTest - 

  */
module ConfigManagerTest(input wire CLK);

endmodule
