// Seed: 3538108680
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wand id_2,
    output supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    input supply0 id_6,
    input supply0 id_7
);
  assign id_4 = 1;
  assign module_1.id_11 = 0;
  logic id_9;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd92
) (
    input wire _id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output tri0 id_5
);
  logic [-1 'b0 : id_0] id_7 = $unsigned(81);
  ;
  assign id_5 = id_7;
  parameter id_8 = 1;
  tri1 id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_13 = 1'b0;
  assign id_15 = -1 - 1'b0;
  parameter id_17 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_2,
      id_2,
      id_3,
      id_4,
      id_3
  );
endmodule
