#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jan 30 00:04:04 2021
# Process ID: 26504
# Current directory: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado
# Command line: vivado
# Log file: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/vivado.log
# Journal file: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 7078.102 ; gain = 0.000 ; free physical = 98252 ; free virtual = 152617
xhub::refresh_catalog [xhub::get_xstores Vivado_example_project]
xhub::refresh_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7078.102 ; gain = 0.000 ; free physical = 98252 ; free virtual = 152626
xhub::install [xhub::get_xitems em.avnet.com:xilinx_board_store:Ultra96:1.2]
INFO: [xhubtcl 76-32] Installing object 'em.avnet.com:xilinx_board_store:Ultra96:1.2' ...
INFO: [Common 17-1570] Installing object em.avnet.com:xilinx_board_store:Ultra96:1.2 from remote host https://github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object em.avnet.com:xilinx_board_store:Ultra96:1.2 has been installed successfully.
set_param board.repoPaths {/home/chtsao/.Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store}
create_project ultra96v2-xsa /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa -part xczu3eg-sbva484-1-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 7121.562 ; gain = 25.094 ; free physical = 97995 ; free virtual = 152458
set_property board_part em.avnet.com:ultra96:part0:1.2 [current_project]
create_bd_design "ultra96v2_design"
Wrote  : </home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 7169.281 ; gain = 29.711 ; free physical = 97838 ; free virtual = 152371
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7203.430 ; gain = 0.000 ; free physical = 97759 ; free virtual = 152312
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {0} CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:01:03 ; elapsed = 00:01:47 . Memory (MB): peak = 7923.000 ; gain = 695.070 ; free physical = 96691 ; free virtual = 151383
endgroup
set_property location {2 387 -243} [get_bd_cells zynq_ultra_ps_e_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DIVIDE {12} CONFIG.NUM_OUT_CLKS {4} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT2_JITTER {115.831} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {115.831} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {115.831} CONFIG.CLKOUT4_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {3 1062 -652} [get_bd_cells proc_sys_reset_0]
set_property location {0.5 91 -401} [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {4 1175 -443} [get_bd_cells proc_sys_reset_1]
set_property location {3.5 1360 -663} [get_bd_cells proc_sys_reset_0]
set_property location {3.5 1186 -397} [get_bd_cells proc_sys_reset_1]
set_property location {3 1060 -114} [get_bd_cells proc_sys_reset_1]
set_property location {3 1190 -100} [get_bd_cells proc_sys_reset_1]
set_property location {2.5 1063 -530} [get_bd_cells proc_sys_reset_1]
set_property location {3 1077 -763} [get_bd_cells proc_sys_reset_0]
set_property location {3.5 1352 -972} [get_bd_cells proc_sys_reset_0]
set_property location {3 1010 -703} [get_bd_cells proc_sys_reset_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_3
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {5 1526 -358} [get_bd_cells proc_sys_reset_2]
set_property location {4 1514 -144} [get_bd_cells proc_sys_reset_3]
set_property location {3 1508 -296} [get_bd_cells proc_sys_reset_2]
set_property location {3 1491 -489} [get_bd_cells proc_sys_reset_1]
set_property location {3 1502 -670} [get_bd_cells proc_sys_reset_0]
set_property location {3 1496 -104} [get_bd_cells proc_sys_reset_2]
undo
INFO: [Common 17-17] undo 'set_property location {3 1496 -104} [get_bd_cells proc_sys_reset_2]'
startgroup
set_property location {3 1517 -540} [get_bd_cells proc_sys_reset_1]
set_property location {3 1517 -720} [get_bd_cells proc_sys_reset_0]
endgroup
startgroup
set_property location {3 1488 -466} [get_bd_cells proc_sys_reset_1]
set_property location {3 1488 -646} [get_bd_cells proc_sys_reset_0]
endgroup
startgroup
set_property location {3 1493 -498} [get_bd_cells proc_sys_reset_1]
set_property location {3 1493 -708} [get_bd_cells proc_sys_reset_0]
endgroup
set_property location {1 777 -400} [get_bd_cells zynq_ultra_ps_e_0]
startgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins clk_wiz_0/resetn]
endgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins proc_sys_reset_1/ext_reset_in]
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins proc_sys_reset_3/ext_reset_in]
connect_bd_net [get_bd_pins proc_sys_reset_3/ext_reset_in] [get_bd_pins proc_sys_reset_2/ext_reset_in]
startgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins proc_sys_reset_3/ext_reset_in]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
connect_bd_net [get_bd_pins proc_sys_reset_1/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins proc_sys_reset_3/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins proc_sys_reset_2/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins proc_sys_reset_3/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out4] [get_bd_pins proc_sys_reset_2/slowest_sync_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1.5 457 -403} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
set_property location {1 464 -435} [get_bd_cells axi_intc_0]
set_property location {1 463 -400} [get_bd_cells axi_intc_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] [get_bd_pins clk_wiz_0/clk_out1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8000_0000 [ 64K ]>.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
WARNING: [BD 41-1306] The connection to interface pin /axi_intc_0/irq is being overridden by the user. This pin will not be connected as a part of interface connection interrupt
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /zynq_ultra_ps_e_0/pl_ps_irq0(intr)
set_property PFM.IRQ {intr {id 0 range 32}} [get_bd_cells /axi_intc_0]
intr {id 0 range 32}
set_property pfm_name ultra96v2_design [get_files {/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd}]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "HPC0" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "HPC0" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "HPC1" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "HPC0" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "HPC1" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "HPC0" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "HPC1" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "HP0" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "HPC0" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "HPC1" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "HP0" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "HP1" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "" memory ""} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "HPC0" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "HPC1" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "HP0" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "HP1" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "HP2" memory ""} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory ""} M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory ""} S_AXI_HPC0_FPD {memport "S_AXI_HPC" sptag "HPC0" memory ""} S_AXI_HPC1_FPD {memport "S_AXI_HPC" sptag "HPC1" memory ""} S_AXI_HP0_FPD {memport "S_AXI_HP" sptag "HP0" memory ""} S_AXI_HP1_FPD {memport "S_AXI_HP" sptag "HP1" memory ""} S_AXI_HP2_FPD {memport "S_AXI_HP" sptag "HP2" memory ""} S_AXI_HP3_FPD {memport "S_AXI_HP" sptag "HP3" memory ""}} [get_bd_cells /zynq_ultra_ps_e_0]
startgroup
set_property PFM.CLOCK {clk_out1 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_3" status "fixed"} clk_out4 {id "4" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed"}} [get_bd_cells /clk_wiz_0]
endgroup
set_property PFM.CLOCK {clk_out1 {id "0" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_3" status "fixed"} clk_out4 {id "4" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_3" status "fixed"} clk_out4 {id "4" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_3" status "fixed"} clk_out4 {id "4" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_3" status "fixed"} clk_out4 {id "4" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed"} clk_out3 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_3" status "fixed"} clk_out4 {id "4" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed"} clk_out3 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_3" status "fixed"} clk_out4 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed"}} [get_bd_cells /clk_wiz_0]
startgroup
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "" memory ""} M02_AXI {memport "M_AXI_GP" sptag "" memory ""} M03_AXI {memport "M_AXI_GP" sptag "" memory ""} M04_AXI {memport "M_AXI_GP" sptag "" memory ""} M05_AXI {memport "M_AXI_GP" sptag "" memory ""} M06_AXI {memport "M_AXI_GP" sptag "" memory ""} M07_AXI {memport "M_AXI_GP" sptag "" memory ""} M08_AXI {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /ps8_0_axi_periph]
endgroup
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M02_AXI {memport "M_AXI_GP" sptag "" memory ""} M03_AXI {memport "M_AXI_GP" sptag "" memory ""} M04_AXI {memport "M_AXI_GP" sptag "" memory ""} M05_AXI {memport "M_AXI_GP" sptag "" memory ""} M06_AXI {memport "M_AXI_GP" sptag "" memory ""} M07_AXI {memport "M_AXI_GP" sptag "" memory ""} M08_AXI {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /ps8_0_axi_periph]
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M02_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M03_AXI {memport "M_AXI_GP" sptag "" memory ""} M04_AXI {memport "M_AXI_GP" sptag "" memory ""} M05_AXI {memport "M_AXI_GP" sptag "" memory ""} M06_AXI {memport "M_AXI_GP" sptag "" memory ""} M07_AXI {memport "M_AXI_GP" sptag "" memory ""} M08_AXI {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /ps8_0_axi_periph]
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M02_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M03_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M04_AXI {memport "M_AXI_GP" sptag "" memory ""} M05_AXI {memport "M_AXI_GP" sptag "" memory ""} M06_AXI {memport "M_AXI_GP" sptag "" memory ""} M07_AXI {memport "M_AXI_GP" sptag "" memory ""} M08_AXI {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /ps8_0_axi_periph]
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M02_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M03_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M04_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M05_AXI {memport "M_AXI_GP" sptag "" memory ""} M06_AXI {memport "M_AXI_GP" sptag "" memory ""} M07_AXI {memport "M_AXI_GP" sptag "" memory ""} M08_AXI {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /ps8_0_axi_periph]
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M02_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M03_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M04_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M05_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M06_AXI {memport "M_AXI_GP" sptag "" memory ""} M07_AXI {memport "M_AXI_GP" sptag "" memory ""} M08_AXI {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /ps8_0_axi_periph]
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M02_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M03_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M04_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M05_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M06_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M07_AXI {memport "M_AXI_GP" sptag "" memory ""} M08_AXI {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /ps8_0_axi_periph]
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M02_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M03_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M04_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M05_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M06_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M07_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M08_AXI {memport "M_AXI_GP" sptag "" memory ""}} [get_bd_cells /ps8_0_axi_periph]
set_property PFM.AXI_PORT {M01_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M02_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M03_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M04_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M05_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M06_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M07_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""} M08_AXI {memport "M_AXI_GP" sptag "HPM0_LPD" memory ""}} [get_bd_cells /ps8_0_axi_periph]
set_property platform.design_intent.embedded true [current_project]
set_property platform.design_intent.server_managed false [current_project]
set_property platform.design_intent.external_host false [current_project]
set_property platform.design_intent.datacenter false [current_project]
set_property platform.default_output_type "sd_card" [current_project]
validate_bd_design
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8265.836 ; gain = 23.984 ; free physical = 96423 ; free virtual = 151130
validate_bd_design -force
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

generate_target all [get_files  /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd]
INFO: [BD 41-1662] The design 'ultra96v2_design.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

Wrote  : </home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd> 
Wrote  : </home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ui/bd_8cad5f8.ui> 
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/sim/ultra96v2_design.v
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hdl/ultra96v2_design_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] ultra96v2_design_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_auto_pc_0/ultra96v2_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hw_handoff/ultra96v2_design.hwh
Generated Block Design Tcl file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hw_handoff/ultra96v2_design_bd.tcl
Generated Hardware Definition File /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 8430.512 ; gain = 130.660 ; free physical = 96151 ; free virtual = 150904
catch { config_ip_cache -export [get_ips -all ultra96v2_design_zynq_ultra_ps_e_0_0] }
catch { config_ip_cache -export [get_ips -all ultra96v2_design_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all ultra96v2_design_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all ultra96v2_design_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all ultra96v2_design_proc_sys_reset_2_0] }
catch { config_ip_cache -export [get_ips -all ultra96v2_design_proc_sys_reset_3_0] }
catch { config_ip_cache -export [get_ips -all ultra96v2_design_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all ultra96v2_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd]
launch_runs ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1 ultra96v2_design_clk_wiz_0_0_synth_1 ultra96v2_design_proc_sys_reset_0_0_synth_1 ultra96v2_design_proc_sys_reset_1_0_synth_1 ultra96v2_design_proc_sys_reset_2_0_synth_1 ultra96v2_design_proc_sys_reset_3_0_synth_1 ultra96v2_design_axi_intc_0_0_synth_1 ultra96v2_design_auto_pc_0_synth_1 -jobs 12
[Sat Jan 30 00:45:05 2021] Launched ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1, ultra96v2_design_clk_wiz_0_0_synth_1, ultra96v2_design_proc_sys_reset_0_0_synth_1, ultra96v2_design_proc_sys_reset_1_0_synth_1, ultra96v2_design_proc_sys_reset_2_0_synth_1, ultra96v2_design_proc_sys_reset_3_0_synth_1, ultra96v2_design_axi_intc_0_0_synth_1, ultra96v2_design_auto_pc_0_synth_1...
Run output will be captured here:
ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1/runme.log
ultra96v2_design_clk_wiz_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_clk_wiz_0_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_0_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_1_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_1_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_2_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_2_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_3_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_3_0_synth_1/runme.log
ultra96v2_design_axi_intc_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_axi_intc_0_0_synth_1/runme.log
ultra96v2_design_auto_pc_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd] -directory /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.ip_user_files/sim_scripts -ip_user_files_dir /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.ip_user_files -ipstatic_source_dir /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.cache/compile_simlib/modelsim} {questa=/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.cache/compile_simlib/questa} {ies=/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.cache/compile_simlib/ies} {xcelium=/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.cache/compile_simlib/xcelium} {vcs=/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.cache/compile_simlib/vcs} {riviera=/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property PFM.IRQ {intr {id 0 range 32}} [get_bd_cells /axi_intc_0]
intr {id 0 range 32}
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

make_wrapper -files [get_files /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd] -top
INFO: [BD 41-1662] The design 'ultra96v2_design.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

Wrote  : </home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd> 
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/sim/ultra96v2_design.v
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hdl/ultra96v2_design_wrapper.v
add_files -norecurse /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hdl/ultra96v2_design_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'ultra96v2_design.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

Wrote  : </home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ultra96v2_design.bd> 
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.v
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/sim/ultra96v2_design.v
VHDL Output written to : /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hdl/ultra96v2_design_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_auto_pc_0/ultra96v2_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hw_handoff/ultra96v2_design.hwh
Generated Block Design Tcl file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/hw_handoff/ultra96v2_design_bd.tcl
Generated Hardware Definition File /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/synth/ultra96v2_design.hwdef
[Sat Jan 30 00:47:54 2021] Launched ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1, ultra96v2_design_clk_wiz_0_0_synth_1, ultra96v2_design_proc_sys_reset_0_0_synth_1, ultra96v2_design_proc_sys_reset_1_0_synth_1, ultra96v2_design_proc_sys_reset_2_0_synth_1, ultra96v2_design_proc_sys_reset_3_0_synth_1, ultra96v2_design_axi_intc_0_0_synth_1, ultra96v2_design_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1/runme.log
ultra96v2_design_clk_wiz_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_clk_wiz_0_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_0_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_1_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_1_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_2_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_2_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_3_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_3_0_synth_1/runme.log
ultra96v2_design_axi_intc_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_axi_intc_0_0_synth_1/runme.log
ultra96v2_design_auto_pc_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_auto_pc_0_synth_1/runme.log
synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/runme.log
[Sat Jan 30 00:47:54 2021] Launched impl_1...
Run output will be captured here: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 8833.574 ; gain = 0.000 ; free physical = 96112 ; free virtual = 150926
write_hw_platform -include_bit ultra96v2.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: ultra96v2.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/embeddedsw) loading 4 seconds
INFO: [Project 1-1042] Successfully generated hpfm file
ERROR: [Common 17-70] Application Exception: Need an implemented design open to write bitstream. Aborting write_hw_platform..
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jan 30 00:51:02 2021] Launched ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1, ultra96v2_design_clk_wiz_0_0_synth_1, ultra96v2_design_proc_sys_reset_0_0_synth_1, ultra96v2_design_proc_sys_reset_1_0_synth_1, ultra96v2_design_proc_sys_reset_2_0_synth_1, ultra96v2_design_proc_sys_reset_3_0_synth_1, ultra96v2_design_axi_intc_0_0_synth_1, ultra96v2_design_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1/runme.log
ultra96v2_design_clk_wiz_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_clk_wiz_0_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_0_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_1_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_1_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_2_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_2_0_synth_1/runme.log
ultra96v2_design_proc_sys_reset_3_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_3_0_synth_1/runme.log
ultra96v2_design_axi_intc_0_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_axi_intc_0_0_synth_1/runme.log
ultra96v2_design_auto_pc_0_synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_auto_pc_0_synth_1/runme.log
synth_1: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1/runme.log
[Sat Jan 30 00:51:03 2021] Launched impl_1...
Run output will be captured here: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 8833.574 ; gain = 0.000 ; free physical = 96068 ; free virtual = 150935
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ultra96v2-xsa
vivado_25970.backup.jou
vivado_25970.backup.log
vivado.jou
vivado.log
vivado_pid26504.str
validate_hw_platform ./ultra96v2.xsa
ERROR: [Common 17-69] Command failed: Specified shell file not found.
write_hw_platform -include_bit ultra96v2.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: ultra96v2.xsa ...
INFO: [Project 1-1042] Successfully generated hpfm file
ERROR: [Common 17-70] Application Exception: Need an implemented design open to write bitstream. Aborting write_hw_platform..
wait_on_run impl_1
[Sat Jan 30 00:54:25 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:54:30 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:54:35 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:54:40 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:54:50 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:55:01 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:55:11 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:55:21 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:55:41 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:56:01 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:56:21 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:56:41 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:57:21 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:58:01 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:58:42 2021] Waiting for impl_1 to finish...
[Sat Jan 30 00:59:22 2021] Waiting for impl_1 to finish...
[Sat Jan 30 01:00:42 2021] Waiting for impl_1 to finish...
[Sat Jan 30 01:02:03 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ultra96v2_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ultra96v2_design_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ultra96v2_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.105 ; gain = 0.000 ; free physical = 95633 ; free virtual = 150543
Command: link_design -top ultra96v2_design_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0.dcp' for cell 'ultra96v2_design_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.dcp' for cell 'ultra96v2_design_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0.dcp' for cell 'ultra96v2_design_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0.dcp' for cell 'ultra96v2_design_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0.dcp' for cell 'ultra96v2_design_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0.dcp' for cell 'ultra96v2_design_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0.dcp' for cell 'ultra96v2_design_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_auto_pc_0/ultra96v2_design_auto_pc_0.dcp' for cell 'ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2489.746 ; gain = 0.000 ; free physical = 94964 ; free virtual = 149875
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. ultra96v2_design_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ultra96v2_design_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0.xdc] for cell 'ultra96v2_design_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0.xdc] for cell 'ultra96v2_design_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_board.xdc] for cell 'ultra96v2_design_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_board.xdc] for cell 'ultra96v2_design_i/clk_wiz_0/inst'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.xdc] for cell 'ultra96v2_design_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3221.723 ; gain = 310.422 ; free physical = 94204 ; free virtual = 149129
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.xdc] for cell 'ultra96v2_design_i/clk_wiz_0/inst'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0.xdc] for cell 'ultra96v2_design_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0.xdc] for cell 'ultra96v2_design_i/axi_intc_0/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0_clocks.xdc] for cell 'ultra96v2_design_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0_clocks.xdc] for cell 'ultra96v2_design_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3357.789 ; gain = 0.000 ; free physical = 94203 ; free virtual = 149129
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:11 ; elapsed = 00:02:11 . Memory (MB): peak = 3357.789 ; gain = 1254.684 ; free physical = 94203 ; free virtual = 149129
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3357.789 ; gain = 0.000 ; free physical = 94188 ; free virtual = 149115

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 123dc1bd3

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3357.789 ; gain = 0.000 ; free physical = 94189 ; free virtual = 149115

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 44 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132cb2866

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94036 ; free virtual = 148963
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 280 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16ae3f45d

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94036 ; free virtual = 148963
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 11 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ad4afff6

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94036 ; free virtual = 148963
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 500 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1ad4afff6

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94036 ; free virtual = 148963
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ad4afff6

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ad4afff6

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |             280  |                                              0  |
|  Constant propagation         |               0  |              11  |                                              0  |
|  Sweep                        |               0  |             500  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
Ending Logic Optimization Task | Checksum: 94904b89

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 94904b89

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 94904b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
Ending Netlist Obfuscation Task | Checksum: 94904b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3426.426 ; gain = 68.637 ; free physical = 94035 ; free virtual = 148962
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra96v2_design_wrapper_drc_opted.rpt -pb ultra96v2_design_wrapper_drc_opted.pb -rpx ultra96v2_design_wrapper_drc_opted.rpx
Command: report_drc -file ultra96v2_design_wrapper_drc_opted.rpt -pb ultra96v2_design_wrapper_drc_opted.pb -rpx ultra96v2_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.352 ; gain = 154.922 ; free physical = 94013 ; free virtual = 148942
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.352 ; gain = 0.000 ; free physical = 94009 ; free virtual = 148938
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10625029

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3589.352 ; gain = 0.000 ; free physical = 94009 ; free virtual = 148938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.352 ; gain = 0.000 ; free physical = 94009 ; free virtual = 148938

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0189d9a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 4206.973 ; gain = 617.621 ; free physical = 93522 ; free virtual = 148581

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135596b41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 4246.016 ; gain = 656.664 ; free physical = 93507 ; free virtual = 148566

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135596b41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 4246.016 ; gain = 656.664 ; free physical = 93507 ; free virtual = 148566
Phase 1 Placer Initialization | Checksum: 135596b41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 4246.016 ; gain = 656.664 ; free physical = 93507 ; free virtual = 148566

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1511bb2a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93491 ; free virtual = 148550

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 15e43befa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93499 ; free virtual = 148558

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 15e43befa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93494 ; free virtual = 148553

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1366536a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93493 ; free virtual = 148552

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1366536a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93493 ; free virtual = 148552
Phase 2.1.1 Partition Driven Placement | Checksum: 1366536a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93496 ; free virtual = 148555
Phase 2.1 Floorplanning | Checksum: 11f3e4ba6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93496 ; free virtual = 148555

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93494 ; free virtual = 148553

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              9  |                     9  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e367fbee

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93494 ; free virtual = 148553
Phase 2.2 Global Placement Core | Checksum: 1c2f293a5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93490 ; free virtual = 148549
Phase 2 Global Placement | Checksum: 1c2f293a5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93490 ; free virtual = 148549

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2272a5735

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93493 ; free virtual = 148552

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c5d6439e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93493 ; free virtual = 148552

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9bbe243

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93493 ; free virtual = 148552

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1519ef6a4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93491 ; free virtual = 148551

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 22142b2f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1b9ebd5da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93483 ; free virtual = 148542
Phase 3.4 Small Shape DP | Checksum: 15d0e49bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 14c80b559

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1ebcf8530

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547
Phase 3 Detail Placement | Checksum: 1ebcf8530

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 114833415

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.852 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: da60ce06

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93486 ; free virtual = 148545
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 169d99d04

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93486 ; free virtual = 148545
Phase 4.1.1.1 BUFG Insertion | Checksum: 114833415

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93486 ; free virtual = 148545
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.852. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16e5f5b77

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93486 ; free virtual = 148545
Phase 4.1 Post Commit Optimization | Checksum: 16e5f5b77

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93486 ; free virtual = 148545

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16e5f5b77

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93489 ; free virtual = 148548
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93443 ; free virtual = 148512

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18e60e4f9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93443 ; free virtual = 148512

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93443 ; free virtual = 148512
Phase 4.4 Final Placement Cleanup | Checksum: 18ee1de24

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93443 ; free virtual = 148512
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ee1de24

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93443 ; free virtual = 148511
Ending Placer Task | Checksum: 1062e2451

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93443 ; free virtual = 148511
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93489 ; free virtual = 148558
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93482 ; free virtual = 148556
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ultra96v2_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93492 ; free virtual = 148554
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_design_wrapper_utilization_placed.rpt -pb ultra96v2_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ultra96v2_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93506 ; free virtual = 148568
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93478 ; free virtual = 148544
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: be50616f ConstDB: 0 ShapeSum: 27dc3960 RouteDB: 20018982

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.70 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93388 ; free virtual = 148454
Phase 1 Build RT Design | Checksum: 148ec05e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93385 ; free virtual = 148451
Post Restoration Checksum: NetGraph: 10bd5fa8 NumContArr: 27d7b43c Constraints: 9be180fb Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d47694df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93387 ; free virtual = 148453

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d47694df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93346 ; free virtual = 148412

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d47694df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93346 ; free virtual = 148412

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b096d8c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93333 ; free virtual = 148400

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 12ca926f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93339 ; free virtual = 148405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.880  | TNS=0.000  | WHS=-0.047 | THS=-0.093 |

Phase 2 Router Initialization | Checksum: 1bc53d57a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93337 ; free virtual = 148404

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 974
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 793
  Number of Partially Routed Nets     = 181
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 235b743c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93333 ; free virtual = 148399

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.640  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a652a13d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93328 ; free virtual = 148394

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93328 ; free virtual = 148394
Phase 4 Rip-up And Reroute | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93328 ; free virtual = 148394

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93330 ; free virtual = 148396

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93330 ; free virtual = 148396
Phase 5 Delay and Skew Optimization | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93330 ; free virtual = 148396

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cc0b45e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93332 ; free virtual = 148399
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.640  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cc0b45e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93332 ; free virtual = 148399
Phase 6 Post Hold Fix | Checksum: 1cc0b45e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93332 ; free virtual = 148399

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0912248 %
  Global Horizontal Routing Utilization  = 0.132322 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24acb4e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93332 ; free virtual = 148398

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24acb4e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93331 ; free virtual = 148397

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24acb4e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93330 ; free virtual = 148396

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.640  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24acb4e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93331 ; free virtual = 148397
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93380 ; free virtual = 148446

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93380 ; free virtual = 148446
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93364 ; free virtual = 148436
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra96v2_design_wrapper_drc_routed.rpt -pb ultra96v2_design_wrapper_drc_routed.pb -rpx ultra96v2_design_wrapper_drc_routed.rpx
Command: report_drc -file ultra96v2_design_wrapper_drc_routed.rpt -pb ultra96v2_design_wrapper_drc_routed.pb -rpx ultra96v2_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4303.047 ; gain = 33.020 ; free physical = 93365 ; free virtual = 148434
INFO: [runtcl-4] Executing : report_methodology -file ultra96v2_design_wrapper_methodology_drc_routed.rpt -pb ultra96v2_design_wrapper_methodology_drc_routed.pb -rpx ultra96v2_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ultra96v2_design_wrapper_methodology_drc_routed.rpt -pb ultra96v2_design_wrapper_methodology_drc_routed.pb -rpx ultra96v2_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ultra96v2_design_wrapper_power_routed.rpt -pb ultra96v2_design_wrapper_power_summary_routed.pb -rpx ultra96v2_design_wrapper_power_routed.rpx
Command: report_power -file ultra96v2_design_wrapper_power_routed.rpt -pb ultra96v2_design_wrapper_power_summary_routed.pb -rpx ultra96v2_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4303.047 ; gain = 0.000 ; free physical = 93352 ; free virtual = 148421
INFO: [runtcl-4] Executing : report_route_status -file ultra96v2_design_wrapper_route_status.rpt -pb ultra96v2_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ultra96v2_design_wrapper_timing_summary_routed.rpt -pb ultra96v2_design_wrapper_timing_summary_routed.pb -rpx ultra96v2_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ultra96v2_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ultra96v2_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ultra96v2_design_wrapper_bus_skew_routed.rpt -pb ultra96v2_design_wrapper_bus_skew_routed.pb -rpx ultra96v2_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ultra96v2_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ultra96v2_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jan 30 01:03:01 2021. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.1/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 4303.047 ; gain = 0.000 ; free physical = 93320 ; free virtual = 148399
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 01:03:01 2021...
[Sat Jan 30 01:03:03 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:23 ; elapsed = 00:08:38 . Memory (MB): peak = 8833.574 ; gain = 0.000 ; free physical = 95772 ; free virtual = 150850
open_run impl_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8833.574 ; gain = 0.000 ; free physical = 95662 ; free virtual = 150744
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ultra96v2_design_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 9016.816 ; gain = 8.973 ; free physical = 95344 ; free virtual = 150429
Restored from archive | CPU: 1.590000 secs | Memory: 4.322716 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 9016.816 ; gain = 8.973 ; free physical = 95345 ; free virtual = 150429
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9016.816 ; gain = 0.000 ; free physical = 95347 ; free virtual = 150432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 9249.277 ; gain = 415.703 ; free physical = 95208 ; free virtual = 150294
write_hw_platform -include_bit ultra96v2.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: ultra96v2.xsa ...
INFO: [Project 1-1042] Successfully generated hpfm file
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2.xsa
write_hw_platform: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 10136.090 ; gain = 509.672 ; free physical = 94751 ; free virtual = 149860
/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2.xsa
validate_hw_platform ./ultra96v2.xsa
INFO: [Vivado 12-6074] Validating Hardware Platform: './ultra96v2.xsa'
INFO: [Vivado 12-8115] Found XML metadata file: xsa.xml
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6079] Validating unified platform...
INFO: [Vivado 12-6073] Validating 'pre_synth' platform state...
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6067] Found file 'ultra96v2.bit' of type 'FULL_BIT' in the Hardware Platform.
INFO: [Vivado 12-6067] Found file 'ultra96v2.hpfm' of type 'HPFM' in the Hardware Platform.
INFO: [Vivado 12-6067] Found file 'prj/rebuild.tcl' of type 'REBUILD_TCL' in the Hardware Platform.
INFO: [Vivado 12-6066] Finished running validate_dsa for file: './ultra96v2.xsa'
wait_on_run
ERROR: [Common 17-163] Missing value for option 'run', please type 'wait_on_run -help' for usage info.
