   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_usbh.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_EnableIRQ:
  25              	.LFB106:
  26              	 .file 1 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.0
   5:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * @date     13. March 2019
   6:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** */
  76:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
  88:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 100:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 112:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 124:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 164:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 165:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
 167:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 173:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 176:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 180:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 187:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 192:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 197:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 202:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 210:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 212:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** */
 216:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #else
 219:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif
 221:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 224:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 231:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 232:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 233:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 237:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 245:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** */
 248:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 249:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
 254:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 255:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 256:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 259:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 260:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 261:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   struct
 262:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
 263:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 275:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 279:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 285:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 288:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 291:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 294:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 295:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 296:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 298:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 299:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 300:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   struct
 301:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
 302:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 308:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 312:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 313:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 314:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 316:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 317:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 318:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   struct
 319:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
 320:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 336:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 346:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 349:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 352:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 355:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 358:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 364:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 367:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 368:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 369:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 371:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 372:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 373:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   struct
 374:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
 375:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 383:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 387:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 390:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 393:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 395:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 396:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 397:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
 401:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 402:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 404:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 406:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 407:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 408:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 412:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 423:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 427:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 429:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 430:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 431:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
 435:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 436:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 437:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 438:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 440:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 441:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 442:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 465:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 469:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 478:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 481:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 485:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 488:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 491:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 494:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 497:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 500:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 503:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 506:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 509:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 512:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 516:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 529:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 532:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 535:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 538:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 552:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 555:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 558:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 564:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 567:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 586:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 589:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 592:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 595:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 598:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 601:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 604:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 607:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 610:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 614:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 617:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 620:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 624:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 627:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 630:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 633:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 636:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 639:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 658:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 661:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 668:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 671:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 674:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 677:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 680:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 684:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 687:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 690:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 697:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 700:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 703:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 706:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 708:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 709:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 710:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
 714:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 715:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 716:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 717:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 719:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 720:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 721:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 726:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 730:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 737:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 740:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 743:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 746:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 748:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 749:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 750:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
 754:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 755:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 757:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 759:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 760:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 761:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 767:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 771:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 774:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 784:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 788:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 792:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 795:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 798:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 800:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 801:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 802:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
 806:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 807:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 808:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 809:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 811:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 812:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 813:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 814:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
 815:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 826:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 827:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 830:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 843:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 844:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 848:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 867:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 870:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 873:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1135:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1157:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1161:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1164:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1168:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1169:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1184:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1187:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1194:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1196:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1197:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1199:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1200:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
1203:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1204:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1205:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1206:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1208:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1209:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1210:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1222:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1223:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1225:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1226:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1229:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1232:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1235:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1236:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1239:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1242:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1246:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1249:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1253:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1256:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1259:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1263:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1266:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1269:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1272:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1275:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1278:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1281:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1284:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1287:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1290:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1293:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1296:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
1299:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1300:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1301:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1302:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1304:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1305:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1306:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1307:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1314:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1315:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1319:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1322:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1325:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1328:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1331:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1334:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1337:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1340:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1347:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1351:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1354:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1357:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1360:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1364:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1367:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1370:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1373:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1376:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1379:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1382:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1385:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1389:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1392:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1395:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1398:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1400:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1403:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1406:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1407:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1408:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
1411:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1412:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1413:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1414:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1416:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1417:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1418:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1423:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1424:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1452:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1455:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1458:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1461:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1465:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1468:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1502:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1505:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1508:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1511:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1512:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1513:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
1516:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1517:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1518:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1519:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1523:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** */
1524:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1526:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1527:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1531:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** */
1532:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1534:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1536:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1537:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1538:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1539:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
1542:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1543:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1544:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1545:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1554:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif
1567:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1568:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1571:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1572:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1574:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1575:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1576:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1577:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1578:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1579:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1580:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1581:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1582:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1583:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1584:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** */
1586:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1588:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1589:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1591:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   @{
1595:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1597:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1601:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #else
1603:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1617:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1621:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #else
1623:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1627:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1629:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1630:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1638:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1639:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1640:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1641:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1644:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1645:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1648:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1650:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1651:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1653:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
1660:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1661:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1662:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1663:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1664:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1667:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1669:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
1671:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1672:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1673:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1674:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1675:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1678:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1679:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1680 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1681:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              	 .loc 1 1681 0
  45 000a 97F90730 	 ldrsb r3,[r7,#7]
  46 000e 002B     	 cmp r3,#0
  47 0010 0BDB     	 blt .L1
1682:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1683:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  48              	 .loc 1 1683 0
1684:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  49              	 .loc 1 1684 0
  50 0012 0849     	 ldr r1,.L3
  51 0014 97F90730 	 ldrsb r3,[r7,#7]
  52 0018 5B09     	 lsrs r3,r3,#5
  53 001a FA79     	 ldrb r2,[r7,#7]
  54 001c 02F01F02 	 and r2,r2,#31
  55 0020 0120     	 movs r0,#1
  56 0022 00FA02F2 	 lsl r2,r0,r2
  57 0026 41F82320 	 str r2,[r1,r3,lsl#2]
1685:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  58              	 .loc 1 1685 0
  59              	.L1:
1686:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1687:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
  60              	 .loc 1 1687 0
  61 002a 0C37     	 adds r7,r7,#12
  62              	.LCFI3:
  63              	 .cfi_def_cfa_offset 4
  64 002c BD46     	 mov sp,r7
  65              	.LCFI4:
  66              	 .cfi_def_cfa_register 13
  67              	 
  68 002e 5DF8047B 	 ldr r7,[sp],#4
  69              	.LCFI5:
  70              	 .cfi_restore 7
  71              	 .cfi_def_cfa_offset 0
  72 0032 7047     	 bx lr
  73              	.L4:
  74              	 .align 2
  75              	.L3:
  76 0034 00E100E0 	 .word -536813312
  77              	 .cfi_endproc
  78              	.LFE106:
  80              	 .section .text.__NVIC_DisableIRQ,"ax",%progbits
  81              	 .align 2
  82              	 .thumb
  83              	 .thumb_func
  85              	__NVIC_DisableIRQ:
  86              	.LFB108:
1688:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1689:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1690:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1691:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1692:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1693:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1694:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1695:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1696:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1697:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1698:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1699:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1700:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1701:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1702:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1703:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1704:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   else
1705:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1706:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1707:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1708:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
1709:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1710:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1711:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1712:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1713:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1714:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1715:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1716:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1717:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1718:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
  87              	 .loc 1 1718 0
  88              	 .cfi_startproc
  89              	 
  90              	 
  91              	 
  92 0000 80B4     	 push {r7}
  93              	.LCFI6:
  94              	 .cfi_def_cfa_offset 4
  95              	 .cfi_offset 7,-4
  96 0002 83B0     	 sub sp,sp,#12
  97              	.LCFI7:
  98              	 .cfi_def_cfa_offset 16
  99 0004 00AF     	 add r7,sp,#0
 100              	.LCFI8:
 101              	 .cfi_def_cfa_register 7
 102 0006 0346     	 mov r3,r0
 103 0008 FB71     	 strb r3,[r7,#7]
1719:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 104              	 .loc 1 1719 0
 105 000a 97F90730 	 ldrsb r3,[r7,#7]
 106 000e 002B     	 cmp r3,#0
 107 0010 10DB     	 blt .L5
1720:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1721:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 108              	 .loc 1 1721 0
 109 0012 0B49     	 ldr r1,.L7
 110 0014 97F90730 	 ldrsb r3,[r7,#7]
 111 0018 5B09     	 lsrs r3,r3,#5
 112 001a FA79     	 ldrb r2,[r7,#7]
 113 001c 02F01F02 	 and r2,r2,#31
 114 0020 0120     	 movs r0,#1
 115 0022 00FA02F2 	 lsl r2,r0,r2
 116 0026 2033     	 adds r3,r3,#32
 117 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 118              	.LBB6:
 119              	.LBB7:
 120              	 .file 2 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.2.0
   5:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     08. May 2019
   6:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 119:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 120:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 122:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            in the used linker script.
 129:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 130:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 131:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 133:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 135:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 136:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 141:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 142:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 146:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 151:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 155:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 156:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 157:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 161:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 162:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 163:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   _start();
 164:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 165:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 166:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 168:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 169:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 172:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 173:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 176:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 180:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 184:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 189:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 190:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 192:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 196:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 198:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 200:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 201:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 202:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 203:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 207:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 209:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 211:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 214:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 215:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 217:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 218:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 220:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 221:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 224:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 225:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 232:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 241:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 245:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 252:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 253:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 256:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 260:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 262:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 264:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 265:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 268:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 269:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 271:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 272:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 274:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 275:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 278:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 279:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 281:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 282:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 283:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 285:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 286:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 288:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 289:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 292:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 296:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 297:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 299:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 300:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 302:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 303:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 306:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 307:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 308:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 313:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 317:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 320:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 321:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 322:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 323:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 325:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 328:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 329:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 331:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 332:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 335:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 336:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 337:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 338:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 340:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 344:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 346:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 348:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 360:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 361:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 362:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 363:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 364:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 367:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 368:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 370:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 371:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 374:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 375:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 379:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 382:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 386:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 389:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 390:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 391:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 393:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 394:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 398:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 400:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 402:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 403:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 404:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 406:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 410:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 412:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 414:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 415:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 416:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 419:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 422:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 423:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 425:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 426:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 427:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 429:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 430:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 432:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 433:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 437:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 439:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 441:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 442:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 443:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 445:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 446:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 448:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 449:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 451:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 452:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 453:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 455:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 456:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 457:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 460:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 463:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 464:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 466:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 467:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 468:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 470:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 471:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 472:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 474:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 475:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 476:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 479:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 481:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 484:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 496:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 498:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 502:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 503:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 506:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 508:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 510:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 511:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 512:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 513:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 514:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 517:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 519:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 521:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 524:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 525:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 527:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 528:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 530:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 531:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 532:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 534:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 535:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 537:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 539:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 542:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 543:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 545:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 546:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 547:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 549:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 551:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 553:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 554:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 555:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 558:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 560:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 562:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 564:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 566:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 570:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 572:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 574:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 575:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 576:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 578:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 583:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 585:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 587:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 588:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 589:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 590:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 591:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 593:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 594:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 596:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 597:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 600:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 601:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 602:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 603:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 605:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 608:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 609:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 611:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 612:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 613:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 615:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 616:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 617:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 618:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 619:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 620:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 621:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 624:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 626:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 628:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 630:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 632:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 636:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 638:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 640:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 641:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 642:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 646:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 650:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 655:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 656:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 658:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 659:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 661:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 665:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 666:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 667:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 669:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 670:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 671:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 672:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 674:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 678:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 680:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 681:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 683:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 686:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 687:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 688:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 690:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 691:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 692:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 693:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 694:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 695:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 696:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 700:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 701:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 706:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 711:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 713:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 714:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 718:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 731:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 733:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 734:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 735:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 738:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 742:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 745:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 752:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 753:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 754:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 756:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 757:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 758:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 759:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 766:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 768:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 769:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 771:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 774:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 775:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 776:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 778:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 779:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 780:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 782:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 783:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 784:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 788:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 789:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 799:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 801:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 802:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 803:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 804:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 806:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 813:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 815:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 819:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 821:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 822:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 823:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 824:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 827:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 828:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 829:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 830:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 833:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 835:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 843:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 844:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 847:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 848:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 849:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 850:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 851:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 852:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 855:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 856:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 859:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 861:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 869:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 871:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 872:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 873:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 874:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 875:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 876:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 877:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 879:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 880:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 883:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 884:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 885:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 886:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 894:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 898:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 899:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 900:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 901:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 903:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 905:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 906:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 909:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 911:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 912:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 913:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 914:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 917:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 920:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 921:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 922:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 924:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 926:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 927:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 928:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 932:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 933:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 935:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 937:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 938:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 939:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 940:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 944:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 946:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 121              	 .loc 2 946 0
 122              	
 123 002c BFF34F8F 	 dsb 0xF
 124              	
 125              	 .thumb
 126              	.LBE7:
 127              	.LBE6:
 128              	.LBB8:
 129              	.LBB9:
 935:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 130              	 .loc 2 935 0
 131              	
 132 0030 BFF36F8F 	 isb 0xF
 133              	
 134              	 .thumb
 135              	.L5:
 136              	.LBE9:
 137              	.LBE8:
1722:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1723:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1724:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1725:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
 138              	 .loc 1 1725 0
 139 0034 0C37     	 adds r7,r7,#12
 140              	.LCFI9:
 141              	 .cfi_def_cfa_offset 4
 142 0036 BD46     	 mov sp,r7
 143              	.LCFI10:
 144              	 .cfi_def_cfa_register 13
 145              	 
 146 0038 5DF8047B 	 ldr r7,[sp],#4
 147              	.LCFI11:
 148              	 .cfi_restore 7
 149              	 .cfi_def_cfa_offset 0
 150 003c 7047     	 bx lr
 151              	.L8:
 152 003e 00BF     	 .align 2
 153              	.L7:
 154 0040 00E100E0 	 .word -536813312
 155              	 .cfi_endproc
 156              	.LFE108:
 158              	 .section .text.__NVIC_ClearPendingIRQ,"ax",%progbits
 159              	 .align 2
 160              	 .thumb
 161              	 .thumb_func
 163              	__NVIC_ClearPendingIRQ:
 164              	.LFB111:
1726:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1727:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1728:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1729:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1730:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1731:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1732:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1733:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1734:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1735:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1736:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1737:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1738:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1739:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1740:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1741:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1742:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   else
1743:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1744:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1745:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1746:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
1747:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1748:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1749:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1750:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1751:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1752:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1753:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1754:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1755:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1756:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1757:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1758:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1759:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1760:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1761:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
1762:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1763:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1764:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1765:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1766:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1767:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1768:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1769:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1770:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1771:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 165              	 .loc 1 1771 0
 166              	 .cfi_startproc
 167              	 
 168              	 
 169              	 
 170 0000 80B4     	 push {r7}
 171              	.LCFI12:
 172              	 .cfi_def_cfa_offset 4
 173              	 .cfi_offset 7,-4
 174 0002 83B0     	 sub sp,sp,#12
 175              	.LCFI13:
 176              	 .cfi_def_cfa_offset 16
 177 0004 00AF     	 add r7,sp,#0
 178              	.LCFI14:
 179              	 .cfi_def_cfa_register 7
 180 0006 0346     	 mov r3,r0
 181 0008 FB71     	 strb r3,[r7,#7]
1772:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 182              	 .loc 1 1772 0
 183 000a 97F90730 	 ldrsb r3,[r7,#7]
 184 000e 002B     	 cmp r3,#0
 185 0010 0CDB     	 blt .L9
1773:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1774:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 186              	 .loc 1 1774 0
 187 0012 0949     	 ldr r1,.L11
 188 0014 97F90730 	 ldrsb r3,[r7,#7]
 189 0018 5B09     	 lsrs r3,r3,#5
 190 001a FA79     	 ldrb r2,[r7,#7]
 191 001c 02F01F02 	 and r2,r2,#31
 192 0020 0120     	 movs r0,#1
 193 0022 00FA02F2 	 lsl r2,r0,r2
 194 0026 6033     	 adds r3,r3,#96
 195 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 196              	.L9:
1775:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1776:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
 197              	 .loc 1 1776 0
 198 002c 0C37     	 adds r7,r7,#12
 199              	.LCFI15:
 200              	 .cfi_def_cfa_offset 4
 201 002e BD46     	 mov sp,r7
 202              	.LCFI16:
 203              	 .cfi_def_cfa_register 13
 204              	 
 205 0030 5DF8047B 	 ldr r7,[sp],#4
 206              	.LCFI17:
 207              	 .cfi_restore 7
 208              	 .cfi_def_cfa_offset 0
 209 0034 7047     	 bx lr
 210              	.L12:
 211 0036 00BF     	 .align 2
 212              	.L11:
 213 0038 00E100E0 	 .word -536813312
 214              	 .cfi_endproc
 215              	.LFE111:
 217              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 218              	 .align 2
 219              	 .thumb
 220              	 .thumb_func
 222              	__NVIC_SetPriority:
 223              	.LFB113:
1777:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1778:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1779:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1780:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1781:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1782:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1783:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1784:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1785:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1786:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1787:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1788:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
1789:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1790:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1791:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1792:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1793:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   else
1794:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1795:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1796:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1797:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
1798:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1799:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** 
1800:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** /**
1801:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1802:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1803:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1804:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1805:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1806:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1807:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1808:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****  */
1809:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1810:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** {
 224              	 .loc 1 1810 0
 225              	 .cfi_startproc
 226              	 
 227              	 
 228              	 
 229 0000 80B4     	 push {r7}
 230              	.LCFI18:
 231              	 .cfi_def_cfa_offset 4
 232              	 .cfi_offset 7,-4
 233 0002 83B0     	 sub sp,sp,#12
 234              	.LCFI19:
 235              	 .cfi_def_cfa_offset 16
 236 0004 00AF     	 add r7,sp,#0
 237              	.LCFI20:
 238              	 .cfi_def_cfa_register 7
 239 0006 0346     	 mov r3,r0
 240 0008 3960     	 str r1,[r7]
 241 000a FB71     	 strb r3,[r7,#7]
1811:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 242              	 .loc 1 1811 0
 243 000c 97F90730 	 ldrsb r3,[r7,#7]
 244 0010 002B     	 cmp r3,#0
 245 0012 0ADB     	 blt .L14
1812:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1813:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 246              	 .loc 1 1813 0
 247 0014 0D49     	 ldr r1,.L16
 248 0016 97F90730 	 ldrsb r3,[r7,#7]
 249 001a 3A68     	 ldr r2,[r7]
 250 001c D2B2     	 uxtb r2,r2
 251 001e 9200     	 lsls r2,r2,#2
 252 0020 D2B2     	 uxtb r2,r2
 253 0022 0B44     	 add r3,r3,r1
 254 0024 83F80023 	 strb r2,[r3,#768]
 255 0028 0AE0     	 b .L13
 256              	.L14:
1814:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1815:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   else
1816:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   {
1817:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 257              	 .loc 1 1817 0
 258 002a 0949     	 ldr r1,.L16+4
 259 002c FB79     	 ldrb r3,[r7,#7]
 260 002e 03F00F03 	 and r3,r3,#15
 261 0032 043B     	 subs r3,r3,#4
 262 0034 3A68     	 ldr r2,[r7]
 263 0036 D2B2     	 uxtb r2,r2
 264 0038 9200     	 lsls r2,r2,#2
 265 003a D2B2     	 uxtb r2,r2
 266 003c 0B44     	 add r3,r3,r1
 267 003e 1A76     	 strb r2,[r3,#24]
 268              	.L13:
1818:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h ****   }
1819:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Include\core_cm4.h **** }
 269              	 .loc 1 1819 0
 270 0040 0C37     	 adds r7,r7,#12
 271              	.LCFI21:
 272              	 .cfi_def_cfa_offset 4
 273 0042 BD46     	 mov sp,r7
 274              	.LCFI22:
 275              	 .cfi_def_cfa_register 13
 276              	 
 277 0044 5DF8047B 	 ldr r7,[sp],#4
 278              	.LCFI23:
 279              	 .cfi_restore 7
 280              	 .cfi_def_cfa_offset 0
 281 0048 7047     	 bx lr
 282              	.L17:
 283 004a 00BF     	 .align 2
 284              	.L16:
 285 004c 00E100E0 	 .word -536813312
 286 0050 00ED00E0 	 .word -536810240
 287              	 .cfi_endproc
 288              	.LFE113:
 290              	 .section .rodata.xmc_usbh_driver_version,"a",%progbits
 291              	 .align 2
 294              	xmc_usbh_driver_version:
 295 0000 0102     	 .short 513
 296 0002 1801     	 .short 280
 297              	 .global VBUS_port
 298              	 .section .data.VBUS_port,"aw",%progbits
 299              	 .align 2
 302              	VBUS_port:
 303 0000 00830248 	 .word 1208124160
 304              	 .global VBUS_pin
 305              	 .section .data.VBUS_pin,"aw",%progbits
 306              	 .align 2
 309              	VBUS_pin:
 310 0000 02000000 	 .word 2
 311              	 .comm is_nack,14,4
 312              	 .section .rodata.xmc_usbh_driver_capabilities,"a",%progbits
 313              	 .align 2
 316              	xmc_usbh_driver_capabilities:
 317 0000 01       	 .byte 1
 318 0001 00       	 .byte 0
 319 0002 03       	 .byte 3
 320 0003 00       	 .space 1
 321              	 .section .data.XMC_USBH0_device,"aw",%progbits
 322              	 .align 2
 325              	XMC_USBH0_device:
 326 0000 00000450 	 .word 1342439424
 327 0004 00050450 	 .word 1342440704
 328 0008 00000000 	 .word 0
 329 000c 00000000 	 .word 0
 330 0010 00       	 .byte 0
 331 0011 00       	 .byte 0
 332 0012 00       	 .byte 0
 333 0013 00       	 .space 1
 334              	 .comm pipe,448,4
 335              	 .section .bss.XMC_USBH0_dfifo_ptr,"aw",%nobits
 336              	 .align 2
 339              	XMC_USBH0_dfifo_ptr:
 340 0000 00000000 	 .space 56
 340      00000000 
 340      00000000 
 340      00000000 
 340      00000000 
 341              	 .section .text.XMC_lClockGating,"ax",%progbits
 342              	 .align 2
 343              	 .thumb
 344              	 .thumb_func
 346              	XMC_lClockGating:
 347              	.LFB185:
 348              	 .file 3 "../Libraries/XMCLib/src/xmc_usbh.c"
   1:../Libraries/XMCLib/src/xmc_usbh.c **** /**
   2:../Libraries/XMCLib/src/xmc_usbh.c ****  * @file xmc_usbh.c
   3:../Libraries/XMCLib/src/xmc_usbh.c ****  * @date 2019-05-07
   4:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   5:../Libraries/XMCLib/src/xmc_usbh.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc_usbh.c ****  **********************************************************************************
   7:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMClib v2.1.24 - XMC Peripheral Driver Library
   8:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   9:../Libraries/XMCLib/src/xmc_usbh.c ****  * Copyright (c) 2015-2019, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc_usbh.c ****  * All rights reserved.                        
  11:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                             
  12:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Libraries/XMCLib/src/xmc_usbh.c ****  * following conditions are met:   
  14:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  15:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Libraries/XMCLib/src/xmc_usbh.c ****  * disclaimer.                        
  17:../Libraries/XMCLib/src/xmc_usbh.c ****  * 
  18:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Libraries/XMCLib/src/xmc_usbh.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:../Libraries/XMCLib/src/xmc_usbh.c ****  * 
  21:../Libraries/XMCLib/src/xmc_usbh.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Libraries/XMCLib/src/xmc_usbh.c ****  * products derived from this software without specific prior written permission.                  
  23:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  24:../Libraries/XMCLib/src/xmc_usbh.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Libraries/XMCLib/src/xmc_usbh.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Libraries/XMCLib/src/xmc_usbh.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Libraries/XMCLib/src/xmc_usbh.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Libraries/XMCLib/src/xmc_usbh.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Libraries/XMCLib/src/xmc_usbh.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Libraries/XMCLib/src/xmc_usbh.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  32:../Libraries/XMCLib/src/xmc_usbh.c ****  * (To improve the quality of the software, users are encouraged to share modifications, enhancemen
  33:../Libraries/XMCLib/src/xmc_usbh.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  35:../Libraries/XMCLib/src/xmc_usbh.c ****  **************************************************************************************************
  36:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  37:../Libraries/XMCLib/src/xmc_usbh.c ****  * Change History
  38:../Libraries/XMCLib/src/xmc_usbh.c ****  * --------------
  39:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  40:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-06-30:
  41:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Initial <br>
  42:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-09-01:
  43:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Removed Keil specific exclusion<br>
  44:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2018-06-21:
  45:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation issues for XMC42
  46:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2019-05-07:
  47:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation warnings     
  48:../Libraries/XMCLib/src/xmc_usbh.c ****  * @endcond 
  49:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  50:../Libraries/XMCLib/src/xmc_usbh.c ****  */
  51:../Libraries/XMCLib/src/xmc_usbh.c **** 
  52:../Libraries/XMCLib/src/xmc_usbh.c **** #include "xmc_usbh.h"
  53:../Libraries/XMCLib/src/xmc_usbh.c **** 
  54:../Libraries/XMCLib/src/xmc_usbh.c **** #if ((UC_SERIES == XMC45) || (UC_SERIES == XMC44) || (UC_SERIES == XMC43) || (UC_SERIES == XMC47) |
  55:../Libraries/XMCLib/src/xmc_usbh.c **** 
  56:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides transfer result*/
  57:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl);
  58:../Libraries/XMCLib/src/xmc_usbh.c **** /*Updates the power state of the driver*/
  59:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state);
  60:../Libraries/XMCLib/src/xmc_usbh.c **** 
  61:../Libraries/XMCLib/src/xmc_usbh.c **** /*********************************************************** USBH Driver **************************
  62:../Libraries/XMCLib/src/xmc_usbh.c **** 
  63:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro to represent USB host driver version*/
  64:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_DRV_VERSION ((uint16_t)((uint16_t)XMC_LIB_MINOR_VERSION << 8U)|XMC_LIB_PATCH_VERSI
  65:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to gate PHY clock and AHB clock*/
  66:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_STOP  (0x03U)
  67:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to ungate PHY clock and AHB clock*/
  68:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_UNGATE  (0x100U)
  69:../Libraries/XMCLib/src/xmc_usbh.c **** 
  70:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Version */
  71:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_DRIVER_VERSION_t xmc_usbh_driver_version = { XMC_USBH_API_VERSION, XMC_USBH_D
  72:../Libraries/XMCLib/src/xmc_usbh.c **** 
  73:../Libraries/XMCLib/src/xmc_usbh.c **** /*Variables to hold selected VBUS port pin*/
  74:../Libraries/XMCLib/src/xmc_usbh.c **** XMC_GPIO_PORT_t * VBUS_port = XMC_GPIO_PORT3;
  75:../Libraries/XMCLib/src/xmc_usbh.c **** uint32_t VBUS_pin = 2U;
  76:../Libraries/XMCLib/src/xmc_usbh.c **** 
  77:../Libraries/XMCLib/src/xmc_usbh.c **** /*Array to track nack events on each pipe*/
  78:../Libraries/XMCLib/src/xmc_usbh.c **** bool is_nack[USBH0_MAX_PIPE_NUM];
  79:../Libraries/XMCLib/src/xmc_usbh.c **** 
  80:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Capabilities */
  81:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_CAPABILITIES_t xmc_usbh_driver_capabilities = {
  82:../Libraries/XMCLib/src/xmc_usbh.c ****   0x0001U,      /* Root HUB available Ports Mask */
  83:../Libraries/XMCLib/src/xmc_usbh.c ****   0U,           /* Automatic SPLIT packet handling */
  84:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Connect event */
  85:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Disconnect event */
  86:../Libraries/XMCLib/src/xmc_usbh.c ****   0U            /* Signal Overcurrent event */
  87:../Libraries/XMCLib/src/xmc_usbh.c **** };
  88:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver state and registers */
  89:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH0_DEVICE_t XMC_USBH0_device/* __attribute__((section ("RW_IRAM1")))*/ = {
  90:../Libraries/XMCLib/src/xmc_usbh.c ****    (USB0_GLOBAL_TypeDef *)(USB0_BASE),    /** Global register interface            */
  91:../Libraries/XMCLib/src/xmc_usbh.c ****    ((USB0_CH_TypeDef *)(USB0_CH0_BASE)),  /** Host channel interface               */
  92:../Libraries/XMCLib/src/xmc_usbh.c ****    0,                                     /** Port event callback; set during init */
  93:../Libraries/XMCLib/src/xmc_usbh.c ****    0,                                     /** Pipe event callback; set during init */
  94:../Libraries/XMCLib/src/xmc_usbh.c ****    false,                                 /** init status */
  95:../Libraries/XMCLib/src/xmc_usbh.c ****    XMC_USBH_POWER_OFF,                    /** USB Power status */
  96:../Libraries/XMCLib/src/xmc_usbh.c ****    false                                  /** Port reset state */
  97:../Libraries/XMCLib/src/xmc_usbh.c **** };
  98:../Libraries/XMCLib/src/xmc_usbh.c **** 
  99:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host pipe information. The array stores information related to packet id, data toggle,
 100:../Libraries/XMCLib/src/xmc_usbh.c ****  * pending data transfer information, periodic transfer interval, received data size etc for each
 101:../Libraries/XMCLib/src/xmc_usbh.c ****  * pipe.*/
 102:../Libraries/XMCLib/src/xmc_usbh.c **** volatile XMC_USBH0_pipe_t pipe[USBH0_MAX_PIPE_NUM];
 103:../Libraries/XMCLib/src/xmc_usbh.c **** 
 104:../Libraries/XMCLib/src/xmc_usbh.c **** /* FIFO sizes in bytes (total available memory for FIFOs is 1.25 kB) */
 105:../Libraries/XMCLib/src/xmc_usbh.c **** #define RX_FIFO_SIZE           (1128U)   /* RxFIFO size */
 106:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_NON_PERI  (64U)     /* Non-periodic Tx FIFO size */
 107:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_PERI      (1024U)   /* Periodic Tx FIFO size */
 108:../Libraries/XMCLib/src/xmc_usbh.c **** 
 109:../Libraries/XMCLib/src/xmc_usbh.c **** /*Stores data FIFO pointer for each pipe*/
 110:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t *XMC_USBH0_dfifo_ptr[USBH0_MAX_PIPE_NUM];
 111:../Libraries/XMCLib/src/xmc_usbh.c **** 
 112:../Libraries/XMCLib/src/xmc_usbh.c **** /* Local functions */
 113:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 114:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   enable Enable (XMC_USBH_CLOCK_GATING_ENABLE) or disable(XMC_USBH_CLOCK_GATING_DISABLE) 
 115:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 116:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 117:../Libraries/XMCLib/src/xmc_usbh.c ****  * Enable/disable clock gating depending if feature is supported.
 118:../Libraries/XMCLib/src/xmc_usbh.c **** */
 119:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lClockGating(uint8_t enable)
 120:../Libraries/XMCLib/src/xmc_usbh.c **** {
 349              	 .loc 3 120 0
 350              	 .cfi_startproc
 351              	 
 352              	 
 353              	 
 354 0000 80B4     	 push {r7}
 355              	.LCFI24:
 356              	 .cfi_def_cfa_offset 4
 357              	 .cfi_offset 7,-4
 358 0002 83B0     	 sub sp,sp,#12
 359              	.LCFI25:
 360              	 .cfi_def_cfa_offset 16
 361 0004 00AF     	 add r7,sp,#0
 362              	.LCFI26:
 363              	 .cfi_def_cfa_register 7
 364 0006 0346     	 mov r3,r0
 365 0008 FB71     	 strb r3,[r7,#7]
 121:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined(CLOCK_GATING_SUPPORTED)
 122:../Libraries/XMCLib/src/xmc_usbh.c ****    if (enable == XMC_USBH_CLOCK_GATING_ENABLE)
 123:../Libraries/XMCLib/src/xmc_usbh.c ****    {
 124:../Libraries/XMCLib/src/xmc_usbh.c ****      XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 125:../Libraries/XMCLib/src/xmc_usbh.c ****    }
 126:../Libraries/XMCLib/src/xmc_usbh.c ****    if (enable == XMC_USBH_CLOCK_GATING_DISABLE)
 127:../Libraries/XMCLib/src/xmc_usbh.c ****    {
 128:../Libraries/XMCLib/src/xmc_usbh.c ****      XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 129:../Libraries/XMCLib/src/xmc_usbh.c ****    }
 130:../Libraries/XMCLib/src/xmc_usbh.c **** #else
 131:../Libraries/XMCLib/src/xmc_usbh.c ****    XMC_UNUSED_ARG(enable);
 132:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 133:../Libraries/XMCLib/src/xmc_usbh.c **** 
 134:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 366              	 .loc 3 134 0
 367 000a 00BF     	 nop
 135:../Libraries/XMCLib/src/xmc_usbh.c **** }
 368              	 .loc 3 135 0
 369 000c 0C37     	 adds r7,r7,#12
 370              	.LCFI27:
 371              	 .cfi_def_cfa_offset 4
 372 000e BD46     	 mov sp,r7
 373              	.LCFI28:
 374              	 .cfi_def_cfa_register 13
 375              	 
 376 0010 5DF8047B 	 ldr r7,[sp],#4
 377              	.LCFI29:
 378              	 .cfi_restore 7
 379              	 .cfi_def_cfa_offset 0
 380 0014 7047     	 bx lr
 381              	 .cfi_endproc
 382              	.LFE185:
 384 0016 00BF     	 .section .text.XMC_lTriggerHaltChannel,"ax",%progbits
 385              	 .align 2
 386              	 .thumb
 387              	 .thumb_func
 389              	XMC_lTriggerHaltChannel:
 390              	.LFB186:
 136:../Libraries/XMCLib/src/xmc_usbh.c **** 
 137:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 138:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch Pointer to Channel
 139:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 140:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 141:../Libraries/XMCLib/src/xmc_usbh.c ****  * Triggers halt of a channel.
 142:../Libraries/XMCLib/src/xmc_usbh.c **** */
 143:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lTriggerHaltChannel(USB0_CH_TypeDef *ptr_ch)
 144:../Libraries/XMCLib/src/xmc_usbh.c **** {
 391              	 .loc 3 144 0
 392              	 .cfi_startproc
 393              	 
 394              	 
 395              	 
 396 0000 80B4     	 push {r7}
 397              	.LCFI30:
 398              	 .cfi_def_cfa_offset 4
 399              	 .cfi_offset 7,-4
 400 0002 83B0     	 sub sp,sp,#12
 401              	.LCFI31:
 402              	 .cfi_def_cfa_offset 16
 403 0004 00AF     	 add r7,sp,#0
 404              	.LCFI32:
 405              	 .cfi_def_cfa_register 7
 406 0006 7860     	 str r0,[r7,#4]
 145:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk; /* Enable halt interrupt */
 407              	 .loc 3 145 0
 408 0008 7B68     	 ldr r3,[r7,#4]
 409 000a 0222     	 movs r2,#2
 410 000c DA60     	 str r2,[r3,#12]
 146:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk);
 411              	 .loc 3 146 0
 412 000e 7B68     	 ldr r3,[r7,#4]
 413 0010 1B68     	 ldr r3,[r3]
 414 0012 43F04042 	 orr r2,r3,#-1073741824
 415 0016 7B68     	 ldr r3,[r7,#4]
 416 0018 1A60     	 str r2,[r3]
 147:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 417              	 .loc 3 147 0
 418 001a 00BF     	 nop
 148:../Libraries/XMCLib/src/xmc_usbh.c **** }
 419              	 .loc 3 148 0
 420 001c 0C37     	 adds r7,r7,#12
 421              	.LCFI33:
 422              	 .cfi_def_cfa_offset 4
 423 001e BD46     	 mov sp,r7
 424              	.LCFI34:
 425              	 .cfi_def_cfa_register 13
 426              	 
 427 0020 5DF8047B 	 ldr r7,[sp],#4
 428              	.LCFI35:
 429              	 .cfi_restore 7
 430              	 .cfi_def_cfa_offset 0
 431 0024 7047     	 bx lr
 432              	 .cfi_endproc
 433              	.LFE186:
 435 0026 00BF     	 .section .text.XMC_lStartTransfer,"ax",%progbits
 436              	 .align 2
 437              	 .thumb
 438              	 .thumb_func
 440              	XMC_lStartTransfer:
 441              	.LFB187:
 149:../Libraries/XMCLib/src/xmc_usbh.c **** 
 150:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 151:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_pipe Pointer to Pipe
 152:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch   Pointer to Channel
 153:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  bool \n
 154:../Libraries/XMCLib/src/xmc_usbh.c ****  *          true = success,\n
 155:../Libraries/XMCLib/src/xmc_usbh.c ****  *          false = fail
 156:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 157:../Libraries/XMCLib/src/xmc_usbh.c ****  * Start transfer on Pipe. The function uses transfer complete interrupts to transfer data more tha
 158:../Libraries/XMCLib/src/xmc_usbh.c ****  * packet size. It takes care of updating data toggle information in subsequent packets related to 
 159:../Libraries/XMCLib/src/xmc_usbh.c **** */
 160:../Libraries/XMCLib/src/xmc_usbh.c **** static bool XMC_lStartTransfer (XMC_USBH0_pipe_t *ptr_pipe, USB0_CH_TypeDef *ptr_ch) {
 442              	 .loc 3 160 0
 443              	 .cfi_startproc
 444              	 
 445              	 
 446 0000 80B5     	 push {r7,lr}
 447              	.LCFI36:
 448              	 .cfi_def_cfa_offset 8
 449              	 .cfi_offset 7,-8
 450              	 .cfi_offset 14,-4
 451 0002 90B0     	 sub sp,sp,#64
 452              	.LCFI37:
 453              	 .cfi_def_cfa_offset 72
 454 0004 00AF     	 add r7,sp,#0
 455              	.LCFI38:
 456              	 .cfi_def_cfa_register 7
 457 0006 7860     	 str r0,[r7,#4]
 458 0008 3960     	 str r1,[r7]
 161:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcchar;
 162:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hctsiz;
 163:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcintmsk;
 164:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_transfer;
 165:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_fifo;
 166:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_queue;
 167:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  txsts = 0U;
 459              	 .loc 3 167 0
 460 000a 0023     	 movs r3,#0
 461 000c FB62     	 str r3,[r7,#44]
 168:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  pckt_num;
 169:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  max_pckt_size;
 170:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t   *ptr_src = ptr_pipe->data;
 462              	 .loc 3 170 0
 463 000e 7B68     	 ldr r3,[r7,#4]
 464 0010 5B68     	 ldr r3,[r3,#4]
 465 0012 7B62     	 str r3,[r7,#36]
 171:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  *ptr_dest = NULL;
 466              	 .loc 3 171 0
 467 0014 0023     	 movs r3,#0
 468 0016 3B62     	 str r3,[r7,#32]
 172:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t  cnt;
 173:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_index;
 174:../Libraries/XMCLib/src/xmc_usbh.c ****   bool status;
 175:../Libraries/XMCLib/src/xmc_usbh.c **** 
 176:../Libraries/XMCLib/src/xmc_usbh.c ****   if (!(XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk))
 469              	 .loc 3 176 0
 470 0018 914B     	 ldr r3,.L55
 471 001a 1B68     	 ldr r3,[r3]
 472 001c D3F84034 	 ldr r3,[r3,#1088]
 473 0020 03F00103 	 and r3,r3,#1
 474 0024 002B     	 cmp r3,#0
 475 0026 02D1     	 bne .L23
 177:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 178:../Libraries/XMCLib/src/xmc_usbh.c ****     status = false;
 476              	 .loc 3 178 0
 477 0028 0023     	 movs r3,#0
 478 002a 7B77     	 strb r3,[r7,#29]
 479 002c 12E1     	 b .L24
 480              	.L23:
 179:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 180:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 181:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 182:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save channel characteristic register to local variable */
 183:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar   = ptr_ch->HCCHAR;
 481              	 .loc 3 183 0
 482 002e 3B68     	 ldr r3,[r7]
 483 0030 1B68     	 ldr r3,[r3]
 484 0032 FB63     	 str r3,[r7,#60]
 184:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save transfer size register to local variable */
 185:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz   = ptr_ch->HCTSIZ_BUFFERMODE;
 485              	 .loc 3 185 0
 486 0034 3B68     	 ldr r3,[r7]
 487 0036 1B69     	 ldr r3,[r3,#16]
 488 0038 BB63     	 str r3,[r7,#56]
 186:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk = 0U;
 489              	 .loc 3 186 0
 490 003a 0023     	 movs r3,#0
 491 003c 7B63     	 str r3,[r7,#52]
 187:../Libraries/XMCLib/src/xmc_usbh.c ****     cnt      = 0U;
 492              	 .loc 3 187 0
 493 003e 0023     	 movs r3,#0
 494 0040 FB83     	 strh r3,[r7,#30]
 188:../Libraries/XMCLib/src/xmc_usbh.c **** 
 189:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare transfer */
 190:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Reset EPDir (transfer direction = output) and enable channel */
 191:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar &= (uint32_t)(~(uint32_t)(USB_CH_HCCHAR_EPDir_Msk | USB_CH_HCCHAR_ChDis_Msk));
 495              	 .loc 3 191 0
 496 0042 FB6B     	 ldr r3,[r7,#60]
 497 0044 23F08043 	 bic r3,r3,#1073741824
 498 0048 23F40043 	 bic r3,r3,#32768
 499 004c FB63     	 str r3,[r7,#60]
 192:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;
 500              	 .loc 3 192 0
 501 004e FB6B     	 ldr r3,[r7,#60]
 502 0050 43F00043 	 orr r3,r3,#-2147483648
 503 0054 FB63     	 str r3,[r7,#60]
 193:../Libraries/XMCLib/src/xmc_usbh.c **** 
 194:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Enable default interrupts needed for all transfers */
 195:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk  = (USB_CH_HCINTMSK_XactErrMsk_Msk  |
 504              	 .loc 3 195 0
 505 0056 9923     	 movs r3,#153
 506 0058 7B63     	 str r3,[r7,#52]
 196:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_XferComplMsk_Msk |
 197:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_NakMsk_Msk    |
 198:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_StallMsk_Msk)  ;
 199:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Keep PID */
 200:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz &=  (uint32_t)USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 507              	 .loc 3 200 0
 508 005a BB6B     	 ldr r3,[r7,#56]
 509 005c 03F0C043 	 and r3,r3,#1610612736
 510 0060 BB63     	 str r3,[r7,#56]
 201:../Libraries/XMCLib/src/xmc_usbh.c **** 
 202:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Packet specific setup */
 203:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_TOKEN_Msk) {
 511              	 .loc 3 203 0
 512 0062 7B68     	 ldr r3,[r7,#4]
 513 0064 1B68     	 ldr r3,[r3]
 514 0066 03F00F03 	 and r3,r3,#15
 515 006a 022B     	 cmp r3,#2
 516 006c 16D0     	 beq .L53
 517 006e 032B     	 cmp r3,#3
 518 0070 02D0     	 beq .L27
 519 0072 012B     	 cmp r3,#1
 520 0074 09D0     	 beq .L28
 204:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_IN:
 205:../Libraries/XMCLib/src/xmc_usbh.c ****         /* set transfer direction to input */
 206:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar   |=  (uint32_t)USB_CH_HCCHAR_EPDir_Msk;
 207:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 208:../Libraries/XMCLib/src/xmc_usbh.c ****         hcintmsk  |= (uint32_t)( USB_CH_HCINTMSK_DataTglErrMsk_Msk  |
 209:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_BblErrMsk_Msk |
 210:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_AckMsk_Msk    |
 211:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_NakMsk_Msk )  ;
 212:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 213:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 214:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 215:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 216:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk  ;
 217:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 219:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 220:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 521              	 .loc 3 220 0
 522 0076 12E0     	 b .L29
 523              	.L27:
 206:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 524              	 .loc 3 206 0
 525 0078 FB6B     	 ldr r3,[r7,#60]
 526 007a 43F40043 	 orr r3,r3,#32768
 527 007e FB63     	 str r3,[r7,#60]
 208:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_BblErrMsk_Msk |
 528              	 .loc 3 208 0
 529 0080 7B6B     	 ldr r3,[r7,#52]
 530 0082 43F4A663 	 orr r3,r3,#1328
 531 0086 7B63     	 str r3,[r7,#52]
 212:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 532              	 .loc 3 212 0
 533 0088 09E0     	 b .L29
 534              	.L28:
 216:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 535              	 .loc 3 216 0
 536 008a BB6B     	 ldr r3,[r7,#56]
 537 008c 23F0C043 	 bic r3,r3,#1610612736
 538 0090 BB63     	 str r3,[r7,#56]
 217:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 539              	 .loc 3 217 0
 540 0092 BB6B     	 ldr r3,[r7,#56]
 541 0094 43F0C043 	 orr r3,r3,#1610612736
 542 0098 BB63     	 str r3,[r7,#56]
 218:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 543              	 .loc 3 218 0
 544 009a 00E0     	 b .L29
 545              	.L53:
 214:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 546              	 .loc 3 214 0
 547 009c 00BF     	 nop
 548              	.L29:
 221:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 222:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare PID */
 223:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_DATA_Msk) {
 549              	 .loc 3 223 0
 550 009e 7B68     	 ldr r3,[r7,#4]
 551 00a0 1B68     	 ldr r3,[r3]
 552 00a2 03F0F003 	 and r3,r3,#240
 553 00a6 102B     	 cmp r3,#16
 554 00a8 02D0     	 beq .L31
 555 00aa 202B     	 cmp r3,#32
 556 00ac 05D0     	 beq .L32
 224:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA0:
 225:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 226:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 227:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 228:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 229:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 230:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 231:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 232:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 233:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 557              	 .loc 3 233 0
 558 00ae 0DE0     	 b .L33
 559              	.L31:
 225:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 560              	 .loc 3 225 0
 561 00b0 BB6B     	 ldr r3,[r7,#56]
 562 00b2 23F0C043 	 bic r3,r3,#1610612736
 563 00b6 BB63     	 str r3,[r7,#56]
 227:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 564              	 .loc 3 227 0
 565 00b8 08E0     	 b .L33
 566              	.L32:
 229:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 567              	 .loc 3 229 0
 568 00ba BB6B     	 ldr r3,[r7,#56]
 569 00bc 23F0C043 	 bic r3,r3,#1610612736
 570 00c0 BB63     	 str r3,[r7,#56]
 230:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 571              	 .loc 3 230 0
 572 00c2 BB6B     	 ldr r3,[r7,#56]
 573 00c4 43F08043 	 orr r3,r3,#1073741824
 574 00c8 BB63     	 str r3,[r7,#56]
 231:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 575              	 .loc 3 231 0
 576 00ca 00BF     	 nop
 577              	.L33:
 234:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 235:../Libraries/XMCLib/src/xmc_usbh.c **** 
 236:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare odd/even frame */
 237:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((XMC_USBH0_device.global_register->HFNUM & 1U) != 0U) {
 578              	 .loc 3 237 0
 579 00cc 644B     	 ldr r3,.L55
 580 00ce 1B68     	 ldr r3,[r3]
 581 00d0 D3F80834 	 ldr r3,[r3,#1032]
 582 00d4 03F00103 	 and r3,r3,#1
 583 00d8 002B     	 cmp r3,#0
 584 00da 04D0     	 beq .L34
 238:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar &= (uint32_t)~USB_CH_HCCHAR_OddFrm_Msk;
 585              	 .loc 3 238 0
 586 00dc FB6B     	 ldr r3,[r7,#60]
 587 00de 23F00053 	 bic r3,r3,#536870912
 588 00e2 FB63     	 str r3,[r7,#60]
 589 00e4 03E0     	 b .L35
 590              	.L34:
 239:../Libraries/XMCLib/src/xmc_usbh.c ****     } else {
 240:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar |= (uint32_t)USB_CH_HCCHAR_OddFrm_Msk;
 591              	 .loc 3 240 0
 592 00e6 FB6B     	 ldr r3,[r7,#60]
 593 00e8 43F00053 	 orr r3,r3,#536870912
 594 00ec FB63     	 str r3,[r7,#60]
 595              	.L35:
 241:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 242:../Libraries/XMCLib/src/xmc_usbh.c ****   
 243:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Get transfer type specific status */
 244:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->ep_type) {
 596              	 .loc 3 244 0
 597 00ee 7B68     	 ldr r3,[r7,#4]
 598 00f0 9B7E     	 ldrb r3,[r3,#26]
 599 00f2 032B     	 cmp r3,#3
 600 00f4 21D8     	 bhi .L54
 601 00f6 01A2     	 adr r2,.L38
 602 00f8 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 603              	 .p2align 2
 604              	.L38:
 605 00fc 0D010000 	 .word .L37+1
 606 0100 23010000 	 .word .L39+1
 607 0104 0D010000 	 .word .L37+1
 608 0108 23010000 	 .word .L39+1
 609              	 .p2align 1
 610              	.L37:
 245:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_CONTROL:
 246:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_BULK:
 247:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk)) {
 611              	 .loc 3 247 0
 612 010c FB6B     	 ldr r3,[r7,#60]
 613 010e 03F40043 	 and r3,r3,#32768
 614 0112 002B     	 cmp r3,#0
 615 0114 04D1     	 bne .L40
 248:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->GNPTXSTS;
 616              	 .loc 3 248 0
 617 0116 524B     	 ldr r3,.L55
 618 0118 1B68     	 ldr r3,[r3]
 619 011a DB6A     	 ldr r3,[r3,#44]
 620 011c FB62     	 str r3,[r7,#44]
 249:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 250:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 621              	 .loc 3 250 0
 622 011e 0DE0     	 b .L41
 623              	.L40:
 624 0120 0CE0     	 b .L41
 625              	.L39:
 251:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 252:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_INTERRUPT:
 253:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk)) {
 626              	 .loc 3 253 0
 627 0122 FB6B     	 ldr r3,[r7,#60]
 628 0124 03F40043 	 and r3,r3,#32768
 629 0128 002B     	 cmp r3,#0
 630 012a 05D1     	 bne .L42
 254:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->HPTXSTS;
 631              	 .loc 3 254 0
 632 012c 4C4B     	 ldr r3,.L55
 633 012e 1B68     	 ldr r3,[r3]
 634 0130 D3F81034 	 ldr r3,[r3,#1040]
 635 0134 FB62     	 str r3,[r7,#44]
 255:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 256:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 636              	 .loc 3 256 0
 637 0136 01E0     	 b .L41
 638              	.L42:
 639 0138 00E0     	 b .L41
 640              	.L54:
 257:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 258:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 641              	 .loc 3 258 0
 642 013a 00BF     	 nop
 643              	.L41:
 259:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 260:../Libraries/XMCLib/src/xmc_usbh.c ****   
 261:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Calculate remaining transfer size */
 262:../Libraries/XMCLib/src/xmc_usbh.c ****     num_remaining_transfer = ptr_pipe->num - ptr_pipe->num_transferred_total;
 644              	 .loc 3 262 0
 645 013c 7B68     	 ldr r3,[r7,#4]
 646 013e 9A68     	 ldr r2,[r3,#8]
 647 0140 7B68     	 ldr r3,[r7,#4]
 648 0142 DB68     	 ldr r3,[r3,#12]
 649 0144 D31A     	 subs r3,r2,r3
 650 0146 3B63     	 str r3,[r7,#48]
 263:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Limit transfer to available space inside fifo/queue if OUT transaction */
 264:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)(hcchar & USB_CH_HCCHAR_EPDir_Msk) == 0U) {
 651              	 .loc 3 264 0
 652 0148 FB6B     	 ldr r3,[r7,#60]
 653 014a 03F40043 	 and r3,r3,#32768
 654 014e 002B     	 cmp r3,#0
 655 0150 44D1     	 bne .L43
 265:../Libraries/XMCLib/src/xmc_usbh.c ****       max_pckt_size =  ptr_pipe->ep_max_packet_size;
 656              	 .loc 3 265 0
 657 0152 7B68     	 ldr r3,[r7,#4]
 658 0154 9B8A     	 ldrh r3,[r3,#20]
 659 0156 BB61     	 str r3,[r7,#24]
 266:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_fifo = (uint32_t)((uint32_t)(txsts & 0x0000FFFFU) <<  2);
 660              	 .loc 3 266 0
 661 0158 FB6A     	 ldr r3,[r7,#44]
 662 015a 9BB2     	 uxth r3,r3
 663 015c 9B00     	 lsls r3,r3,#2
 664 015e 7B61     	 str r3,[r7,#20]
 267:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_queue  = (uint32_t)((uint32_t)(txsts & 0x00FF0000U) >> 16);
 665              	 .loc 3 267 0
 666 0160 FB6A     	 ldr r3,[r7,#44]
 667 0162 03F47F03 	 and r3,r3,#16711680
 668 0166 1B0C     	 lsrs r3,r3,#16
 669 0168 3B61     	 str r3,[r7,#16]
 268:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > num_remaining_fifo) {
 670              	 .loc 3 268 0
 671 016a 3A6B     	 ldr r2,[r7,#48]
 672 016c 7B69     	 ldr r3,[r7,#20]
 673 016e 9A42     	 cmp r2,r3
 674 0170 01D9     	 bls .L44
 269:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = num_remaining_fifo;
 675              	 .loc 3 269 0
 676 0172 7B69     	 ldr r3,[r7,#20]
 677 0174 3B63     	 str r3,[r7,#48]
 678              	.L44:
 270:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 271:../Libraries/XMCLib/src/xmc_usbh.c ****       pckt_num = (uint32_t)((num_remaining_transfer + (max_pckt_size - 1U)) / max_pckt_size);
 679              	 .loc 3 271 0
 680 0176 BA69     	 ldr r2,[r7,#24]
 681 0178 3B6B     	 ldr r3,[r7,#48]
 682 017a 1344     	 add r3,r3,r2
 683 017c 5A1E     	 subs r2,r3,#1
 684 017e BB69     	 ldr r3,[r7,#24]
 685 0180 B2FBF3F3 	 udiv r3,r2,r3
 686 0184 BB62     	 str r3,[r7,#40]
 272:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pckt_num > num_remaining_queue) {
 687              	 .loc 3 272 0
 688 0186 BA6A     	 ldr r2,[r7,#40]
 689 0188 3B69     	 ldr r3,[r7,#16]
 690 018a 9A42     	 cmp r2,r3
 691 018c 01D9     	 bls .L45
 273:../Libraries/XMCLib/src/xmc_usbh.c ****         pckt_num = num_remaining_queue;
 692              	 .loc 3 273 0
 693 018e 3B69     	 ldr r3,[r7,#16]
 694 0190 BB62     	 str r3,[r7,#40]
 695              	.L45:
 274:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 275:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > (pckt_num * max_pckt_size)) {
 696              	 .loc 3 275 0
 697 0192 BB6A     	 ldr r3,[r7,#40]
 698 0194 BA69     	 ldr r2,[r7,#24]
 699 0196 02FB03F2 	 mul r2,r2,r3
 700 019a 3B6B     	 ldr r3,[r7,#48]
 701 019c 9A42     	 cmp r2,r3
 702 019e 04D2     	 bcs .L46
 276:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = pckt_num * max_pckt_size;
 703              	 .loc 3 276 0
 704 01a0 BB6A     	 ldr r3,[r7,#40]
 705 01a2 BA69     	 ldr r2,[r7,#24]
 706 01a4 02FB03F3 	 mul r3,r2,r3
 707 01a8 3B63     	 str r3,[r7,#48]
 708              	.L46:
 277:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 278:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt = (uint16_t)((num_remaining_transfer + 3U) / 4U);
 709              	 .loc 3 278 0
 710 01aa 3B6B     	 ldr r3,[r7,#48]
 711 01ac 0333     	 adds r3,r3,#3
 712 01ae 9B08     	 lsrs r3,r3,#2
 713 01b0 FB83     	 strh r3,[r7,#30]
 279:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  = ptr_pipe->data + ptr_pipe->num_transferred_total;
 714              	 .loc 3 279 0
 715 01b2 7B68     	 ldr r3,[r7,#4]
 716 01b4 5A68     	 ldr r2,[r3,#4]
 717 01b6 7B68     	 ldr r3,[r7,#4]
 718 01b8 DB68     	 ldr r3,[r3,#12]
 719 01ba 1344     	 add r3,r3,r2
 720 01bc 7B62     	 str r3,[r7,#36]
 280:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_index = ((USB0_CH_TypeDef *)ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_re
 721              	 .loc 3 280 0
 722 01be 3B68     	 ldr r3,[r7]
 723 01c0 274A     	 ldr r2,.L55
 724 01c2 5268     	 ldr r2,[r2,#4]
 725 01c4 9B1A     	 subs r3,r3,r2
 726 01c6 5B11     	 asrs r3,r3,#5
 727 01c8 FB60     	 str r3,[r7,#12]
 281:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_dest = (uint32_t *)XMC_USBH0_dfifo_ptr[loc_index];
 728              	 .loc 3 281 0
 729 01ca 264A     	 ldr r2,.L55+4
 730 01cc FB68     	 ldr r3,[r7,#12]
 731 01ce 52F82330 	 ldr r3,[r2,r3,lsl#2]
 732 01d2 3B62     	 str r3,[r7,#32]
 282:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For OUT/SETUP transfer num_transferring represents num of bytes to be sent */
 283:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = num_remaining_transfer;
 733              	 .loc 3 283 0
 734 01d4 7B68     	 ldr r3,[r7,#4]
 735 01d6 3A6B     	 ldr r2,[r7,#48]
 736 01d8 1A61     	 str r2,[r3,#16]
 737 01da 02E0     	 b .L47
 738              	.L43:
 284:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 285:../Libraries/XMCLib/src/xmc_usbh.c ****     else {
 286:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For IN transfer num_transferring is zero */
 287:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = 0U;
 739              	 .loc 3 287 0
 740 01dc 7B68     	 ldr r3,[r7,#4]
 741 01de 0022     	 movs r2,#0
 742 01e0 1A61     	 str r2,[r3,#16]
 743              	.L47:
 288:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 289:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Set packet count and transfer size */
 290:../Libraries/XMCLib/src/xmc_usbh.c ****     if (num_remaining_transfer != 0U) {
 744              	 .loc 3 290 0
 745 01e2 3B6B     	 ldr r3,[r7,#48]
 746 01e4 002B     	 cmp r3,#0
 747 01e6 12D0     	 beq .L48
 291:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= (((num_remaining_transfer + ptr_pipe->ep_max_packet_size) - 1U) / ptr_pipe->ep_max_
 748              	 .loc 3 291 0
 749 01e8 7B68     	 ldr r3,[r7,#4]
 750 01ea 9B8A     	 ldrh r3,[r3,#20]
 751 01ec 1A46     	 mov r2,r3
 752 01ee 3B6B     	 ldr r3,[r7,#48]
 753 01f0 1344     	 add r3,r3,r2
 754 01f2 013B     	 subs r3,r3,#1
 755 01f4 7A68     	 ldr r2,[r7,#4]
 756 01f6 928A     	 ldrh r2,[r2,#20]
 757 01f8 B3FBF2F3 	 udiv r3,r3,r2
 758 01fc DB04     	 lsls r3,r3,#19
 759 01fe BA6B     	 ldr r2,[r7,#56]
 760 0200 1343     	 orrs r3,r3,r2
 761 0202 BB63     	 str r3,[r7,#56]
 292:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |=   num_remaining_transfer;
 762              	 .loc 3 292 0
 763 0204 BA6B     	 ldr r2,[r7,#56]
 764 0206 3B6B     	 ldr r3,[r7,#48]
 765 0208 1343     	 orrs r3,r3,r2
 766 020a BB63     	 str r3,[r7,#56]
 767 020c 03E0     	 b .L49
 768              	.L48:
 293:../Libraries/XMCLib/src/xmc_usbh.c ****     } else {                                                 /* Zero length packet */
 294:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= ((uint32_t)1U << USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos); /* Packet count = 1 */
 769              	 .loc 3 294 0
 770 020e BB6B     	 ldr r3,[r7,#56]
 771 0210 43F40023 	 orr r3,r3,#524288
 772 0214 BB63     	 str r3,[r7,#56]
 773              	.L49:
 295:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= 0U;                                        /* Transfer size = 0 */
 296:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 297:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_DisableIRQ (USB0_0_IRQn);
 774              	 .loc 3 297 0
 775 0216 6B20     	 movs r0,#107
 776 0218 FFF7FEFF 	 bl __NVIC_DisableIRQ
 298:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCINTMSK = hcintmsk;                  /* Enable channel interrupts */
 777              	 .loc 3 298 0
 778 021c 3B68     	 ldr r3,[r7]
 779 021e 7A6B     	 ldr r2,[r7,#52]
 780 0220 DA60     	 str r2,[r3,#12]
 299:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCTSIZ_BUFFERMODE = hctsiz;           /* Write ch transfer size */
 781              	 .loc 3 299 0
 782 0222 3B68     	 ldr r3,[r7]
 783 0224 BA6B     	 ldr r2,[r7,#56]
 784 0226 1A61     	 str r2,[r3,#16]
 300:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCCHAR = hcchar;                      /* Write ch characteristics */
 785              	 .loc 3 300 0
 786 0228 3B68     	 ldr r3,[r7]
 787 022a FA6B     	 ldr r2,[r7,#60]
 788 022c 1A60     	 str r2,[r3]
 301:../Libraries/XMCLib/src/xmc_usbh.c ****     while (cnt != 0U) {                           /* Load data */
 789              	 .loc 3 301 0
 790 022e 09E0     	 b .L50
 791              	.L51:
 302:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 303:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((__unaligned uint32_t *)ptr_src);
 304:../Libraries/XMCLib/src/xmc_usbh.c **** #else/* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
 305:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((__packed uint32_t *)ptr_src);
 792              	 .loc 3 305 0
 793 0230 7B6A     	 ldr r3,[r7,#36]
 794 0232 1A68     	 ldr r2,[r3]
 795 0234 3B6A     	 ldr r3,[r7,#32]
 796 0236 1A60     	 str r2,[r3]
 306:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 307:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  += 4U;
 797              	 .loc 3 307 0
 798 0238 7B6A     	 ldr r3,[r7,#36]
 799 023a 0433     	 adds r3,r3,#4
 800 023c 7B62     	 str r3,[r7,#36]
 308:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt--;
 801              	 .loc 3 308 0
 802 023e FB8B     	 ldrh r3,[r7,#30]
 803 0240 013B     	 subs r3,r3,#1
 804 0242 FB83     	 strh r3,[r7,#30]
 805              	.L50:
 301:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 806              	 .loc 3 301 0
 807 0244 FB8B     	 ldrh r3,[r7,#30]
 808 0246 002B     	 cmp r3,#0
 809 0248 F2D1     	 bne .L51
 309:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 310:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_EnableIRQ  (USB0_0_IRQn);                /* Enable OTG interrupt */
 810              	 .loc 3 310 0
 811 024a 6B20     	 movs r0,#107
 812 024c FFF7FEFF 	 bl __NVIC_EnableIRQ
 311:../Libraries/XMCLib/src/xmc_usbh.c ****     status = true;
 813              	 .loc 3 311 0
 814 0250 0123     	 movs r3,#1
 815 0252 7B77     	 strb r3,[r7,#29]
 816              	.L24:
 312:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 313:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 817              	 .loc 3 313 0
 818 0254 7B7F     	 ldrb r3,[r7,#29]
 314:../Libraries/XMCLib/src/xmc_usbh.c **** }
 819              	 .loc 3 314 0
 820 0256 1846     	 mov r0,r3
 821 0258 4037     	 adds r7,r7,#64
 822              	.LCFI39:
 823              	 .cfi_def_cfa_offset 8
 824 025a BD46     	 mov sp,r7
 825              	.LCFI40:
 826              	 .cfi_def_cfa_register 13
 827              	 
 828 025c 80BD     	 pop {r7,pc}
 829              	.L56:
 830 025e 00BF     	 .align 2
 831              	.L55:
 832 0260 00000000 	 .word XMC_USBH0_device
 833 0264 00000000 	 .word XMC_USBH0_dfifo_ptr
 834              	 .cfi_endproc
 835              	.LFE187:
 837              	 .section .text.XMC_USBH_GetVersion,"ax",%progbits
 838              	 .align 2
 839              	 .thumb
 840              	 .thumb_func
 842              	XMC_USBH_GetVersion:
 843              	.LFB188:
 315:../Libraries/XMCLib/src/xmc_usbh.c **** 
 316:../Libraries/XMCLib/src/xmc_usbh.c **** /* USB driver API functions */
 317:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 318:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref XMC_USBH_DRIVER_VERSION_t
 319:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 320:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver version.
 321:../Libraries/XMCLib/src/xmc_usbh.c **** */
 322:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_DRIVER_VERSION_t XMC_USBH_GetVersion (void) { return xmc_usbh_driver_version; }
 844              	 .loc 3 322 0
 845              	 .cfi_startproc
 846              	 
 847              	 
 848              	 
 849 0000 80B4     	 push {r7}
 850              	.LCFI41:
 851              	 .cfi_def_cfa_offset 4
 852              	 .cfi_offset 7,-4
 853 0002 83B0     	 sub sp,sp,#12
 854              	.LCFI42:
 855              	 .cfi_def_cfa_offset 16
 856 0004 00AF     	 add r7,sp,#0
 857              	.LCFI43:
 858              	 .cfi_def_cfa_register 7
 859              	 .loc 3 322 0
 860 0006 084B     	 ldr r3,.L59
 861 0008 1B68     	 ldr r3,[r3]
 862 000a 7B60     	 str r3,[r7,#4]
 863 000c 0023     	 movs r3,#0
 864 000e BA88     	 ldrh r2,[r7,#4]
 865 0010 62F30F03 	 bfi r3,r2,#0,#16
 866 0014 FA88     	 ldrh r2,[r7,#6]
 867 0016 62F31F43 	 bfi r3,r2,#16,#16
 868 001a 1846     	 mov r0,r3
 869 001c 0C37     	 adds r7,r7,#12
 870              	.LCFI44:
 871              	 .cfi_def_cfa_offset 4
 872 001e BD46     	 mov sp,r7
 873              	.LCFI45:
 874              	 .cfi_def_cfa_register 13
 875              	 
 876 0020 5DF8047B 	 ldr r7,[sp],#4
 877              	.LCFI46:
 878              	 .cfi_restore 7
 879              	 .cfi_def_cfa_offset 0
 880 0024 7047     	 bx lr
 881              	.L60:
 882 0026 00BF     	 .align 2
 883              	.L59:
 884 0028 00000000 	 .word xmc_usbh_driver_version
 885              	 .cfi_endproc
 886              	.LFE188:
 888              	 .section .text.XMC_USBH_GetCapabilities,"ax",%progbits
 889              	 .align 2
 890              	 .thumb
 891              	 .thumb_func
 893              	XMC_USBH_GetCapabilities:
 894              	.LFB189:
 323:../Libraries/XMCLib/src/xmc_usbh.c **** 
 324:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 325:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  \ref XMC_USBH_CAPABILITIES_t
 326:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 327:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver capabilities.
 328:../Libraries/XMCLib/src/xmc_usbh.c **** */
 329:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_CAPABILITIES_t XMC_USBH_GetCapabilities (void) { return xmc_usbh_driver_capabilitie
 895              	 .loc 3 329 0
 896              	 .cfi_startproc
 897              	 
 898              	 
 899              	 
 900 0000 80B4     	 push {r7}
 901              	.LCFI47:
 902              	 .cfi_def_cfa_offset 4
 903              	 .cfi_offset 7,-4
 904 0002 00AF     	 add r7,sp,#0
 905              	.LCFI48:
 906              	 .cfi_def_cfa_register 7
 907              	 .loc 3 329 0
 908 0004 0122     	 movs r2,#1
 909 0006 62F30E03 	 bfi r3,r2,#0,#15
 910 000a 6FF3CF33 	 bfc r3,#15,#1
 911 000e 43F48033 	 orr r3,r3,#65536
 912 0012 43F40033 	 orr r3,r3,#131072
 913 0016 6FF39243 	 bfc r3,#18,#1
 914 001a 1846     	 mov r0,r3
 915 001c BD46     	 mov sp,r7
 916              	.LCFI49:
 917              	 .cfi_def_cfa_register 13
 918              	 
 919 001e 5DF8047B 	 ldr r7,[sp],#4
 920              	.LCFI50:
 921              	 .cfi_restore 7
 922              	 .cfi_def_cfa_offset 0
 923 0022 7047     	 bx lr
 924              	 .cfi_endproc
 925              	.LFE189:
 927              	 .section .text.XMC_USBH_Initialize,"ax",%progbits
 928              	 .align 2
 929              	 .thumb
 930              	 .thumb_func
 932              	XMC_USBH_Initialize:
 933              	.LFB190:
 330:../Libraries/XMCLib/src/xmc_usbh.c **** 
 331:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 332:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_port_event  Pointer to port event callback function \ref ARM_USBH_SignalPortEvent
 333:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_pipe_event  Pointer to pipe event callback function \ref ARM_USBH_SignalPipeEvent
 334:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  int32_t \ref Execution_status. 0 if execution is successful.
 335:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 336:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 337:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initialize USB Host Interface. Registers callback functions to be executed on port event and pip
 338:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initializes FIFO address for each pipe. Configures P3.2 as the VBUS charge pump enable pin.\n
 339:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 340:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Related APIs:</b><BR>
 341:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Uninitialize() \n
 342:../Libraries/XMCLib/src/xmc_usbh.c **** */
 343:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Initialize (XMC_USBH_SignalPortEvent_t cb_port_event,
 344:../Libraries/XMCLib/src/xmc_usbh.c ****                                 XMC_USBH_SignalPipeEvent_t cb_pipe_event) {
 934              	 .loc 3 344 0
 935              	 .cfi_startproc
 936              	 
 937              	 
 938 0000 80B5     	 push {r7,lr}
 939              	.LCFI51:
 940              	 .cfi_def_cfa_offset 8
 941              	 .cfi_offset 7,-8
 942              	 .cfi_offset 14,-4
 943 0002 84B0     	 sub sp,sp,#16
 944              	.LCFI52:
 945              	 .cfi_def_cfa_offset 24
 946 0004 00AF     	 add r7,sp,#0
 947              	.LCFI53:
 948              	 .cfi_def_cfa_register 7
 949 0006 7860     	 str r0,[r7,#4]
 950 0008 3960     	 str r1,[r7]
 345:../Libraries/XMCLib/src/xmc_usbh.c **** 
 346:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t channel;
 347:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 951              	 .loc 3 347 0
 952 000a 0023     	 movs r3,#0
 953 000c BB60     	 str r3,[r7,#8]
 348:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.init_done == true)
 954              	 .loc 3 348 0
 955 000e 174B     	 ldr r3,.L68
 956 0010 1B7C     	 ldrb r3,[r3,#16]
 957 0012 002B     	 cmp r3,#0
 958 0014 25D1     	 bne .L64
 349:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 350:../Libraries/XMCLib/src/xmc_usbh.c ****     /*return ok since initialized*/
 351:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 352:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 353:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 354:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign callbacks */
 355:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb = cb_port_event;
 959              	 .loc 3 355 0
 960 0016 154A     	 ldr r2,.L68
 961 0018 7B68     	 ldr r3,[r7,#4]
 962 001a 9360     	 str r3,[r2,#8]
 356:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPipeEvent_cb = cb_pipe_event;
 963              	 .loc 3 356 0
 964 001c 134A     	 ldr r2,.L68
 965 001e 3B68     	 ldr r3,[r7]
 966 0020 D360     	 str r3,[r2,#12]
 357:../Libraries/XMCLib/src/xmc_usbh.c **** 
 358:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign fifo start addresses */
 359:../Libraries/XMCLib/src/xmc_usbh.c ****     for (channel = 0U; channel < USBH0_MAX_PIPE_NUM; channel++) {
 967              	 .loc 3 359 0
 968 0022 0023     	 movs r3,#0
 969 0024 FB60     	 str r3,[r7,#12]
 970 0026 0CE0     	 b .L65
 971              	.L66:
 360:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 972              	 .loc 3 360 0 discriminator 3
 973 0028 FB68     	 ldr r3,[r7,#12]
 974 002a 03F5A023 	 add r3,r3,#327680
 975 002e 4133     	 adds r3,r3,#65
 976 0030 1B03     	 lsls r3,r3,#12
 977 0032 1946     	 mov r1,r3
 978 0034 0E4A     	 ldr r2,.L68+4
 979 0036 FB68     	 ldr r3,[r7,#12]
 980 0038 42F82310 	 str r1,[r2,r3,lsl#2]
 359:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 981              	 .loc 3 359 0 discriminator 3
 982 003c FB68     	 ldr r3,[r7,#12]
 983 003e 0133     	 adds r3,r3,#1
 984 0040 FB60     	 str r3,[r7,#12]
 985              	.L65:
 359:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 986              	 .loc 3 359 0 is_stmt 0 discriminator 1
 987 0042 FB68     	 ldr r3,[r7,#12]
 988 0044 0D2B     	 cmp r3,#13
 989 0046 EFD9     	 bls .L66
 361:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 362:../Libraries/XMCLib/src/xmc_usbh.c **** 
 363:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 990              	 .loc 3 363 0 is_stmt 1
 991 0048 0A4B     	 ldr r3,.L68+8
 992 004a 1A68     	 ldr r2,[r3]
 993 004c 0A4B     	 ldr r3,.L68+12
 994 004e 1B68     	 ldr r3,[r3]
 995 0050 DBB2     	 uxtb r3,r3
 996 0052 1046     	 mov r0,r2
 997 0054 1946     	 mov r1,r3
 998 0056 8822     	 movs r2,#136
 999 0058 FFF7FEFF 	 bl XMC_GPIO_SetMode
 364:../Libraries/XMCLib/src/xmc_usbh.c ****   
 365:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.init_done = true;
 1000              	 .loc 3 365 0
 1001 005c 034B     	 ldr r3,.L68
 1002 005e 0122     	 movs r2,#1
 1003 0060 1A74     	 strb r2,[r3,#16]
 1004              	.L64:
 366:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 367:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1005              	 .loc 3 367 0
 1006 0062 BB68     	 ldr r3,[r7,#8]
 368:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1007              	 .loc 3 368 0
 1008 0064 1846     	 mov r0,r3
 1009 0066 1037     	 adds r7,r7,#16
 1010              	.LCFI54:
 1011              	 .cfi_def_cfa_offset 8
 1012 0068 BD46     	 mov sp,r7
 1013              	.LCFI55:
 1014              	 .cfi_def_cfa_register 13
 1015              	 
 1016 006a 80BD     	 pop {r7,pc}
 1017              	.L69:
 1018              	 .align 2
 1019              	.L68:
 1020 006c 00000000 	 .word XMC_USBH0_device
 1021 0070 00000000 	 .word XMC_USBH0_dfifo_ptr
 1022 0074 00000000 	 .word VBUS_port
 1023 0078 00000000 	 .word VBUS_pin
 1024              	 .cfi_endproc
 1025              	.LFE190:
 1027              	 .section .text.XMC_USBH_Uninitialize,"ax",%progbits
 1028              	 .align 2
 1029              	 .thumb
 1030              	 .thumb_func
 1032              	XMC_USBH_Uninitialize:
 1033              	.LFB191:
 369:../Libraries/XMCLib/src/xmc_usbh.c **** 
 370:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 371:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 to indicate success.
 372:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 373:../Libraries/XMCLib/src/xmc_usbh.c ****  * De-initialize USB Host Interface. Sets the driver power state as powered off. Disables VBUS.\n
 374:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 375:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 376:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff() \n
 377:../Libraries/XMCLib/src/xmc_usbh.c **** */
 378:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Uninitialize (void) {
 1034              	 .loc 3 378 0
 1035              	 .cfi_startproc
 1036              	 
 1037              	 
 1038 0000 80B5     	 push {r7,lr}
 1039              	.LCFI56:
 1040              	 .cfi_def_cfa_offset 8
 1041              	 .cfi_offset 7,-8
 1042              	 .cfi_offset 14,-4
 1043 0002 00AF     	 add r7,sp,#0
 1044              	.LCFI57:
 1045              	 .cfi_def_cfa_register 7
 379:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.init_done = false;
 1046              	 .loc 3 379 0
 1047 0004 044B     	 ldr r3,.L72
 1048 0006 0022     	 movs r2,#0
 1049 0008 1A74     	 strb r2,[r3,#16]
 380:../Libraries/XMCLib/src/xmc_usbh.c ****   (void)XMC_USBH_PowerControl(XMC_USBH_POWER_OFF);
 1050              	 .loc 3 380 0
 1051 000a 0020     	 movs r0,#0
 1052 000c FFF7FEFF 	 bl XMC_USBH_PowerControl
 381:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH_DRIVER_OK;
 1053              	 .loc 3 381 0
 1054 0010 0023     	 movs r3,#0
 382:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1055              	 .loc 3 382 0
 1056 0012 1846     	 mov r0,r3
 1057 0014 80BD     	 pop {r7,pc}
 1058              	.L73:
 1059 0016 00BF     	 .align 2
 1060              	.L72:
 1061 0018 00000000 	 .word XMC_USBH0_device
 1062              	 .cfi_endproc
 1063              	.LFE191:
 1065              	 .section .text.XMC_USBH_PowerControl,"ax",%progbits
 1066              	 .align 2
 1067              	 .thumb
 1068              	 .thumb_func
 1070              	XMC_USBH_PowerControl:
 1071              	.LFB192:
 383:../Libraries/XMCLib/src/xmc_usbh.c **** 
 384:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 385:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param  state  Power state. \ref XMC_USBH_POWER_STATE_t
 386:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 387:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 388:../Libraries/XMCLib/src/xmc_usbh.c ****  * Control USB Host Interface Power. If power state is set to \ref XMC_USBH_POWER_FULL,
 389:../Libraries/XMCLib/src/xmc_usbh.c ****  * it initializes the peripheral and enables VBUS. If power state is set to \ref XMC_USBH_POWER_OFF
 390:../Libraries/XMCLib/src/xmc_usbh.c ****  * disables the peripheral and the VBUS.\n
 391:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 392:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 393:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff(), XMC_USBH_Uninitialize(
 394:../Libraries/XMCLib/src/xmc_usbh.c **** */
 395:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state) {
 1072              	 .loc 3 395 0
 1073              	 .cfi_startproc
 1074              	 
 1075              	 
 1076 0000 80B5     	 push {r7,lr}
 1077              	.LCFI58:
 1078              	 .cfi_def_cfa_offset 8
 1079              	 .cfi_offset 7,-8
 1080              	 .cfi_offset 14,-4
 1081 0002 84B0     	 sub sp,sp,#16
 1082              	.LCFI59:
 1083              	 .cfi_def_cfa_offset 24
 1084 0004 00AF     	 add r7,sp,#0
 1085              	.LCFI60:
 1086              	 .cfi_def_cfa_register 7
 1087 0006 0346     	 mov r3,r0
 1088 0008 FB71     	 strb r3,[r7,#7]
 396:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1089              	 .loc 3 396 0
 1090 000a 0023     	 movs r3,#0
 1091 000c FB60     	 str r3,[r7,#12]
 397:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_value;
 398:../Libraries/XMCLib/src/xmc_usbh.c ****   switch (state) {
 1092              	 .loc 3 398 0
 1093 000e FB79     	 ldrb r3,[r7,#7]
 1094 0010 012B     	 cmp r3,#1
 1095 0012 04D0     	 beq .L76
 1096 0014 022B     	 cmp r3,#2
 1097 0016 33D0     	 beq .L77
 1098 0018 002B     	 cmp r3,#0
 1099 001a 04D0     	 beq .L78
 1100 001c DDE0     	 b .L87
 1101              	.L76:
 399:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_LOW:
 400:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_UNSUPPORTED;
 1102              	 .loc 3 400 0
 1103 001e 6FF00303 	 mvn r3,#3
 1104 0022 FB60     	 str r3,[r7,#12]
 401:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1105              	 .loc 3 401 0
 1106 0024 DCE0     	 b .L79
 1107              	.L78:
 402:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_OFF:
 403:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_DisableIRQ  (USB0_0_IRQn);
 1108              	 .loc 3 403 0
 1109 0026 6B20     	 movs r0,#107
 1110 0028 FFF7FEFF 	 bl __NVIC_DisableIRQ
 404:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_ClearPendingIRQ (USB0_0_IRQn); /* Clear pending interrupt */
 1111              	 .loc 3 404 0
 1112 002c 6B20     	 movs r0,#107
 1113 002e FFF7FEFF 	 bl __NVIC_ClearPendingIRQ
 405:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state =  state; /* Clear powered flag */
 1114              	 .loc 3 405 0
 1115 0032 6E4A     	 ldr r2,.L88
 1116 0034 FB79     	 ldrb r3,[r7,#7]
 1117 0036 5374     	 strb r3,[r2,#17]
 406:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  &= (uint32_t)(~USB_GAHBCFG_GlblIntrMsk_Msk); /* Di
 1118              	 .loc 3 406 0
 1119 0038 6C4B     	 ldr r3,.L88
 1120 003a 1B68     	 ldr r3,[r3]
 1121 003c 6B4A     	 ldr r2,.L88
 1122 003e 1268     	 ldr r2,[r2]
 1123 0040 9268     	 ldr r2,[r2,#8]
 1124 0042 22F00102 	 bic r2,r2,#1
 1125 0046 9A60     	 str r2,[r3,#8]
 407:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_ENABLE); /* Enable Clock Gating */
 1126              	 .loc 3 407 0
 1127 0048 0120     	 movs r0,#1
 1128 004a FFF7FEFF 	 bl XMC_lClockGating
 408:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  |=  (uint32_t)USB_PCGCCTL_StopPclk_Msk; /* Stop PH
 1129              	 .loc 3 408 0
 1130 004e 674B     	 ldr r3,.L88
 1131 0050 1B68     	 ldr r3,[r3]
 1132 0052 664A     	 ldr r2,.L88
 1133 0054 1268     	 ldr r2,[r2]
 1134 0056 D2F8002E 	 ldr r2,[r2,#3584]
 1135 005a 42F00102 	 orr r2,r2,#1
 1136 005e C3F8002E 	 str r2,[r3,#3584]
 409:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_DisableUsb(); /* Disable Power USB */
 1137              	 .loc 3 409 0
 1138 0062 FFF7FEFF 	 bl XMC_SCU_POWER_DisableUsb
 410:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* reset USB */
 1139              	 .loc 3 410 0
 1140 0066 6248     	 ldr r0,.L88+4
 1141 0068 FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 411:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1142              	 .loc 3 411 0
 1143 006c 5F4B     	 ldr r3,.L88
 1144 006e 0022     	 movs r2,#0
 1145 0070 9A74     	 strb r2,[r3,#18]
 412:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1146              	 .loc 3 412 0
 1147 0072 6048     	 ldr r0,.L88+8
 1148 0074 0021     	 movs r1,#0
 1149 0076 4FF4E072 	 mov r2,#448
 1150 007a FFF7FEFF 	 bl memset
 413:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1151              	 .loc 3 413 0
 1152 007e AFE0     	 b .L79
 1153              	.L77:
 414:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_FULL:
 415:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.init_done == false)
 1154              	 .loc 3 415 0
 1155 0080 5A4B     	 ldr r3,.L88
 1156 0082 1B7C     	 ldrb r3,[r3,#16]
 1157 0084 83F00103 	 eor r3,r3,#1
 1158 0088 DBB2     	 uxtb r3,r3
 1159 008a 002B     	 cmp r3,#0
 1160 008c 03D0     	 beq .L80
 416:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 417:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR;
 1161              	 .loc 3 417 0
 1162 008e 4FF0FF33 	 mov r3,#-1
 1163 0092 FB60     	 str r3,[r7,#12]
 418:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1164              	 .loc 3 418 0
 1165 0094 A4E0     	 b .L79
 1166              	.L80:
 419:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* not initialized */
 420:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.power_state == XMC_USBH_POWER_FULL)
 1167              	 .loc 3 420 0
 1168 0096 554B     	 ldr r3,.L88
 1169 0098 5B7C     	 ldrb r3,[r3,#17]
 1170 009a 022B     	 cmp r3,#2
 1171 009c 02D1     	 bne .L81
 421:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 422:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_OK;
 1172              	 .loc 3 422 0
 1173 009e 0023     	 movs r3,#0
 1174 00a0 FB60     	 str r3,[r7,#12]
 423:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1175              	 .loc 3 423 0
 1176 00a2 9DE0     	 b .L79
 1177              	.L81:
 424:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* already powered */
 425:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_DISABLE); /* disable clock gating */
 1178              	 .loc 3 425 0
 1179 00a4 0020     	 movs r0,#0
 1180 00a6 FFF7FEFF 	 bl XMC_lClockGating
 426:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1181              	 .loc 3 426 0
 1182 00aa 0220     	 movs r0,#2
 1183 00ac FFF7FEFF 	 bl XMC_USBH_osDelay
 427:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* deassert reset USB *
 1184              	 .loc 3 427 0
 1185 00b0 4F48     	 ldr r0,.L88+4
 1186 00b2 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 428:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1187              	 .loc 3 428 0
 1188 00b6 0220     	 movs r0,#2
 1189 00b8 FFF7FEFF 	 bl XMC_USBH_osDelay
 429:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1190              	 .loc 3 429 0
 1191 00bc 6420     	 movs r0,#100
 1192 00be FFF7FEFF 	 bl XMC_USBH_osDelay
 430:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_EnableUsb(); /* Enable Power USB */
 1193              	 .loc 3 430 0
 1194 00c2 FFF7FEFF 	 bl XMC_SCU_POWER_EnableUsb
 431:../Libraries/XMCLib/src/xmc_usbh.c **** 
 432:../Libraries/XMCLib/src/xmc_usbh.c ****       /* On-chip Full-speed PHY */
 433:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  &=  (uint32_t)~USB_PCGCCTL_StopPclk_Msk;  /* Start
 1195              	 .loc 3 433 0
 1196 00c6 494B     	 ldr r3,.L88
 1197 00c8 1B68     	 ldr r3,[r3]
 1198 00ca 484A     	 ldr r2,.L88
 1199 00cc 1268     	 ldr r2,[r2]
 1200 00ce D2F8002E 	 ldr r2,[r2,#3584]
 1201 00d2 22F00102 	 bic r2,r2,#1
 1202 00d6 C3F8002E 	 str r2,[r3,#3584]
 434:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GUSBCFG  |=  (uint32_t)USB_GUSBCFG_PHYSel_Msk;    /* Full-s
 1203              	 .loc 3 434 0
 1204 00da 444B     	 ldr r3,.L88
 1205 00dc 1B68     	 ldr r3,[r3]
 1206 00de 434A     	 ldr r2,.L88
 1207 00e0 1268     	 ldr r2,[r2]
 1208 00e2 D268     	 ldr r2,[r2,#12]
 1209 00e4 42F04002 	 orr r2,r2,#64
 1210 00e8 DA60     	 str r2,[r3,#12]
 435:../Libraries/XMCLib/src/xmc_usbh.c **** 
 436:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_AHBIdle_Msk) == 0U) /* wait u
 1211              	 .loc 3 436 0
 1212 00ea 00BF     	 nop
 1213              	.L82:
 1214              	 .loc 3 436 0 is_stmt 0 discriminator 1
 1215 00ec 3F4B     	 ldr r3,.L88
 1216 00ee 1B68     	 ldr r3,[r3]
 1217 00f0 1B69     	 ldr r3,[r3,#16]
 1218 00f2 002B     	 cmp r3,#0
 1219 00f4 FADA     	 bge .L82
 437:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 438:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 439:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 440:../Libraries/XMCLib/src/xmc_usbh.c **** 
 441:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRSTCTL |=  (uint32_t)USB_GRSTCTL_CSftRst_Msk; /* Core soft
 1220              	 .loc 3 441 0 is_stmt 1
 1221 00f6 3D4B     	 ldr r3,.L88
 1222 00f8 1B68     	 ldr r3,[r3]
 1223 00fa 3C4A     	 ldr r2,.L88
 1224 00fc 1268     	 ldr r2,[r2]
 1225 00fe 1269     	 ldr r2,[r2,#16]
 1226 0100 42F00102 	 orr r2,r2,#1
 1227 0104 1A61     	 str r2,[r3,#16]
 442:../Libraries/XMCLib/src/xmc_usbh.c **** 
 443:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_CSftRst_Msk)  != 0U) /* wait 
 1228              	 .loc 3 443 0
 1229 0106 00BF     	 nop
 1230              	.L83:
 1231              	 .loc 3 443 0 is_stmt 0 discriminator 1
 1232 0108 384B     	 ldr r3,.L88
 1233 010a 1B68     	 ldr r3,[r3]
 1234 010c 1B69     	 ldr r3,[r3,#16]
 1235 010e 03F00103 	 and r3,r3,#1
 1236 0112 002B     	 cmp r3,#0
 1237 0114 F8D1     	 bne .L83
 444:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 445:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 446:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 447:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1238              	 .loc 3 447 0 is_stmt 1
 1239 0116 6420     	 movs r0,#100
 1240 0118 FFF7FEFF 	 bl XMC_USBH_osDelay
 448:../Libraries/XMCLib/src/xmc_usbh.c **** 
 449:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1241              	 .loc 3 449 0
 1242 011c 334B     	 ldr r3,.L88
 1243 011e 0022     	 movs r2,#0
 1244 0120 9A74     	 strb r2,[r3,#18]
 450:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1245              	 .loc 3 450 0
 1246 0122 3448     	 ldr r0,.L88+8
 1247 0124 0021     	 movs r1,#0
 1248 0126 4FF4E072 	 mov r2,#448
 1249 012a FFF7FEFF 	 bl memset
 451:../Libraries/XMCLib/src/xmc_usbh.c **** 
 452:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Created local copy of GUSBCFG to avoid side effects*/
 453:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_value = XMC_USBH0_device.global_register->GUSBCFG;
 1250              	 .loc 3 453 0
 1251 012e 2F4B     	 ldr r3,.L88
 1252 0130 1B68     	 ldr r3,[r3]
 1253 0132 DB68     	 ldr r3,[r3,#12]
 1254 0134 BB60     	 str r3,[r7,#8]
 454:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1255              	 .loc 3 454 0
 1256 0136 BB68     	 ldr r3,[r7,#8]
 1257 0138 03F00053 	 and r3,r3,#536870912
 1258 013c 002B     	 cmp r3,#0
 1259 013e 04D0     	 beq .L84
 455:../Libraries/XMCLib/src/xmc_usbh.c ****           ((loc_value & USB_GUSBCFG_ForceDevMode_Msk) != 0U))
 1260              	 .loc 3 455 0 discriminator 1
 1261 0140 BB68     	 ldr r3,[r7,#8]
 1262 0142 03F08043 	 and r3,r3,#1073741824
 454:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1263              	 .loc 3 454 0 discriminator 1
 1264 0146 002B     	 cmp r3,#0
 1265 0148 12D0     	 beq .L85
 1266              	.L84:
 456:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 457:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG &= (uint32_t)~USB_GUSBCFG_ForceDevMode_Msk;      
 1267              	 .loc 3 457 0
 1268 014a 284B     	 ldr r3,.L88
 1269 014c 1B68     	 ldr r3,[r3]
 1270 014e 274A     	 ldr r2,.L88
 1271 0150 1268     	 ldr r2,[r2]
 1272 0152 D268     	 ldr r2,[r2,#12]
 1273 0154 22F08042 	 bic r2,r2,#1073741824
 1274 0158 DA60     	 str r2,[r3,#12]
 458:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG |=  (uint32_t)USB_GUSBCFG_ForceHstMode_Msk;      
 1275              	 .loc 3 458 0
 1276 015a 244B     	 ldr r3,.L88
 1277 015c 1B68     	 ldr r3,[r3]
 1278 015e 234A     	 ldr r2,.L88
 1279 0160 1268     	 ldr r2,[r2]
 1280 0162 D268     	 ldr r2,[r2,#12]
 1281 0164 42F00052 	 orr r2,r2,#536870912
 1282 0168 DA60     	 str r2,[r3,#12]
 459:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_USBH_osDelay(100U);
 1283              	 .loc 3 459 0
 1284 016a 6420     	 movs r0,#100
 1285 016c FFF7FEFF 	 bl XMC_USBH_osDelay
 1286              	.L85:
 460:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 461:../Libraries/XMCLib/src/xmc_usbh.c **** 
 462:../Libraries/XMCLib/src/xmc_usbh.c ****       /* FS only, even if HS is supported */
 463:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG     |=  (uint32_t)(0x200U | USB_CH_HCFG_FSLSSUP(1));
 1287              	 .loc 3 463 0
 1288 0170 1E4B     	 ldr r3,.L88
 1289 0172 1B68     	 ldr r3,[r3]
 1290 0174 1D4A     	 ldr r2,.L88
 1291 0176 1268     	 ldr r2,[r2]
 1292 0178 D2F80024 	 ldr r2,[r2,#1024]
 1293 017c 42F40172 	 orr r2,r2,#516
 1294 0180 C3F80024 	 str r2,[r3,#1024]
 464:../Libraries/XMCLib/src/xmc_usbh.c **** 
 465:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Rx FIFO setting */
 466:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRXFSIZ   = (RX_FIFO_SIZE/4U);
 1295              	 .loc 3 466 0
 1296 0184 194B     	 ldr r3,.L88
 1297 0186 1B68     	 ldr r3,[r3]
 1298 0188 4FF48D72 	 mov r2,#282
 1299 018c 5A62     	 str r2,[r3,#36]
 467:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Non-periodic Tx FIFO setting */
 468:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GNPTXFSIZ_HOSTMODE = (((uint32_t)(TX_FIFO_SIZE_NON_PERI/4U)
 1300              	 .loc 3 468 0
 1301 018e 174B     	 ldr r3,.L88
 1302 0190 1B68     	 ldr r3,[r3]
 1303 0192 194A     	 ldr r2,.L88+12
 1304 0194 9A62     	 str r2,[r3,#40]
 469:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Periodic Tx FIFO setting */
 470:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPTXFSIZ  = ((uint32_t)(TX_FIFO_SIZE_PERI / 4U) << 16U) | (
 1305              	 .loc 3 470 0
 1306 0196 154B     	 ldr r3,.L88
 1307 0198 1B68     	 ldr r3,[r3]
 1308 019a 184A     	 ldr r2,.L88+16
 1309 019c C3F80021 	 str r2,[r3,#256]
 471:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable channel interrupts */
 472:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HAINTMSK  = ((uint32_t)1U << USBH0_MAX_PIPE_NUM) - 1U;
 1310              	 .loc 3 472 0
 1311 01a0 124B     	 ldr r3,.L88
 1312 01a2 1B68     	 ldr r3,[r3]
 1313 01a4 43F6FF72 	 movw r2,#16383
 1314 01a8 C3F81824 	 str r2,[r3,#1048]
 473:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Unmask interrupts */
 474:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GINTMSK_HOSTMODE   = (
 1315              	 .loc 3 474 0
 1316 01ac 0F4B     	 ldr r3,.L88
 1317 01ae 1B68     	 ldr r3,[r3]
 1318 01b0 134A     	 ldr r2,.L88+20
 1319 01b2 9A61     	 str r2,[r3,#24]
 475:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTSTS_HOSTMODE_DisconnInt_Msk |
 476:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_HChIntMsk_Msk    |
 477:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_PrtIntMsk_Msk   |
 478:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_RxFLvlMsk_Msk |
 479:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_SofMsk_Msk  |
 480:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_WkUpIntMsk_Msk
 481:../Libraries/XMCLib/src/xmc_usbh.c ****                        )   ;
 482:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set powered state */
 483:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state = state;
 1320              	 .loc 3 483 0
 1321 01b4 0D4A     	 ldr r2,.L88
 1322 01b6 FB79     	 ldrb r3,[r7,#7]
 1323 01b8 5374     	 strb r3,[r2,#17]
 484:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable interrupts */
 485:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  |=  (uint32_t)USB_GAHBCFG_GlblIntrMsk_Msk;
 1324              	 .loc 3 485 0
 1325 01ba 0C4B     	 ldr r3,.L88
 1326 01bc 1B68     	 ldr r3,[r3]
 1327 01be 0B4A     	 ldr r2,.L88
 1328 01c0 1268     	 ldr r2,[r2]
 1329 01c2 9268     	 ldr r2,[r2,#8]
 1330 01c4 42F00102 	 orr r2,r2,#1
 1331 01c8 9A60     	 str r2,[r3,#8]
 486:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set highest interrupt priority */
 487:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_SetPriority (USB0_0_IRQn, 0U);
 1332              	 .loc 3 487 0
 1333 01ca 6B20     	 movs r0,#107
 1334 01cc 0021     	 movs r1,#0
 1335 01ce FFF7FEFF 	 bl __NVIC_SetPriority
 488:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_EnableIRQ   (USB0_0_IRQn);
 1336              	 .loc 3 488 0
 1337 01d2 6B20     	 movs r0,#107
 1338 01d4 FFF7FEFF 	 bl __NVIC_EnableIRQ
 489:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1339              	 .loc 3 489 0
 1340 01d8 02E0     	 b .L79
 1341              	.L87:
 490:../Libraries/XMCLib/src/xmc_usbh.c ****     default:
 491:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_UNSUPPORTED;
 1342              	 .loc 3 491 0
 1343 01da 6FF00303 	 mvn r3,#3
 1344 01de FB60     	 str r3,[r7,#12]
 1345              	.L79:
 492:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 493:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1346              	 .loc 3 493 0
 1347 01e0 FB68     	 ldr r3,[r7,#12]
 494:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1348              	 .loc 3 494 0
 1349 01e2 1846     	 mov r0,r3
 1350 01e4 1037     	 adds r7,r7,#16
 1351              	.LCFI61:
 1352              	 .cfi_def_cfa_offset 8
 1353 01e6 BD46     	 mov sp,r7
 1354              	.LCFI62:
 1355              	 .cfi_def_cfa_register 13
 1356              	 
 1357 01e8 80BD     	 pop {r7,pc}
 1358              	.L89:
 1359 01ea 00BF     	 .align 2
 1360              	.L88:
 1361 01ec 00000000 	 .word XMC_USBH0_device
 1362 01f0 80000020 	 .word 536871040
 1363 01f4 00000000 	 .word pipe
 1364 01f8 1A011000 	 .word 1048858
 1365 01fc 2A010001 	 .word 16777514
 1366 0200 180000A3 	 .word -1560281064
 1367              	 .cfi_endproc
 1368              	.LFE192:
 1370              	 .section .text.XMC_USBH_PortVbusOnOff,"ax",%progbits
 1371              	 .align 2
 1372              	 .thumb
 1373              	 .thumb_func
 1375              	XMC_USBH_PortVbusOnOff:
 1376              	.LFB193:
 495:../Libraries/XMCLib/src/xmc_usbh.c **** 
 496:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 497:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 498:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param vbus VBUS state - \n
 499:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b false VBUS off
 500:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b true  VBUS on
 501:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 502:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 503:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 504:../Libraries/XMCLib/src/xmc_usbh.c ****  * Set USB port VBUS on/off.
 505:../Libraries/XMCLib/src/xmc_usbh.c **** */
 506:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortVbusOnOff (uint8_t port, bool vbus) {
 1377              	 .loc 3 506 0
 1378              	 .cfi_startproc
 1379              	 
 1380              	 
 1381 0000 80B5     	 push {r7,lr}
 1382              	.LCFI63:
 1383              	 .cfi_def_cfa_offset 8
 1384              	 .cfi_offset 7,-8
 1385              	 .cfi_offset 14,-4
 1386 0002 84B0     	 sub sp,sp,#16
 1387              	.LCFI64:
 1388              	 .cfi_def_cfa_offset 24
 1389 0004 00AF     	 add r7,sp,#0
 1390              	.LCFI65:
 1391              	 .cfi_def_cfa_register 7
 1392 0006 0346     	 mov r3,r0
 1393 0008 0A46     	 mov r2,r1
 1394 000a FB71     	 strb r3,[r7,#7]
 1395 000c 1346     	 mov r3,r2
 1396 000e BB71     	 strb r3,[r7,#6]
 507:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1397              	 .loc 3 507 0
 1398 0010 0023     	 movs r3,#0
 1399 0012 FB60     	 str r3,[r7,#12]
 508:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1400              	 .loc 3 508 0
 1401 0014 1F4B     	 ldr r3,.L96
 1402 0016 5B7C     	 ldrb r3,[r3,#17]
 1403 0018 002B     	 cmp r3,#0
 1404 001a 03D1     	 bne .L91
 509:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 510:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1405              	 .loc 3 510 0
 1406 001c 4FF0FF33 	 mov r3,#-1
 1407 0020 FB60     	 str r3,[r7,#12]
 1408 0022 32E0     	 b .L92
 1409              	.L91:
 511:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 512:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 513:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 514:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1410              	 .loc 3 514 0
 1411 0024 FB79     	 ldrb r3,[r7,#7]
 1412 0026 002B     	 cmp r3,#0
 1413 0028 03D0     	 beq .L93
 515:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 516:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1414              	 .loc 3 516 0
 1415 002a 6FF00403 	 mvn r3,#4
 1416 002e FB60     	 str r3,[r7,#12]
 1417 0030 2BE0     	 b .L92
 1418              	.L93:
 517:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 518:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 519:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 520:../Libraries/XMCLib/src/xmc_usbh.c ****       if (vbus != 0U) {
 1419              	 .loc 3 520 0
 1420 0032 BB79     	 ldrb r3,[r7,#6]
 1421 0034 002B     	 cmp r3,#0
 1422 0036 14D0     	 beq .L94
 521:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power on */
 522:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT |=  (uint32_t)USB_HPRT_PrtPwr_Msk;
 1423              	 .loc 3 522 0
 1424 0038 164B     	 ldr r3,.L96
 1425 003a 1B68     	 ldr r3,[r3]
 1426 003c 154A     	 ldr r2,.L96
 1427 003e 1268     	 ldr r2,[r2]
 1428 0040 D2F84024 	 ldr r2,[r2,#1088]
 1429 0044 42F48052 	 orr r2,r2,#4096
 1430 0048 C3F84024 	 str r2,[r3,#1088]
 523:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 1431              	 .loc 3 523 0
 1432 004c 124B     	 ldr r3,.L96+4
 1433 004e 1A68     	 ldr r2,[r3]
 1434 0050 124B     	 ldr r3,.L96+8
 1435 0052 1B68     	 ldr r3,[r3]
 1436 0054 DBB2     	 uxtb r3,r3
 1437 0056 1046     	 mov r0,r2
 1438 0058 1946     	 mov r1,r3
 1439 005a 8822     	 movs r2,#136
 1440 005c FFF7FEFF 	 bl XMC_GPIO_SetMode
 1441 0060 13E0     	 b .L92
 1442              	.L94:
 524:../Libraries/XMCLib/src/xmc_usbh.c ****       } else {
 525:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power off */
 526:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT &= (uint32_t)~USB_HPRT_PrtPwr_Msk;
 1443              	 .loc 3 526 0
 1444 0062 0C4B     	 ldr r3,.L96
 1445 0064 1B68     	 ldr r3,[r3]
 1446 0066 0B4A     	 ldr r2,.L96
 1447 0068 1268     	 ldr r2,[r2]
 1448 006a D2F84024 	 ldr r2,[r2,#1088]
 1449 006e 22F48052 	 bic r2,r2,#4096
 1450 0072 C3F84024 	 str r2,[r3,#1088]
 527:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_INPUT_TRISTATE);
 1451              	 .loc 3 527 0
 1452 0076 084B     	 ldr r3,.L96+4
 1453 0078 1A68     	 ldr r2,[r3]
 1454 007a 084B     	 ldr r3,.L96+8
 1455 007c 1B68     	 ldr r3,[r3]
 1456 007e DBB2     	 uxtb r3,r3
 1457 0080 1046     	 mov r0,r2
 1458 0082 1946     	 mov r1,r3
 1459 0084 0022     	 movs r2,#0
 1460 0086 FFF7FEFF 	 bl XMC_GPIO_SetMode
 1461              	.L92:
 528:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 529:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 530:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 531:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1462              	 .loc 3 531 0
 1463 008a FB68     	 ldr r3,[r7,#12]
 532:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1464              	 .loc 3 532 0
 1465 008c 1846     	 mov r0,r3
 1466 008e 1037     	 adds r7,r7,#16
 1467              	.LCFI66:
 1468              	 .cfi_def_cfa_offset 8
 1469 0090 BD46     	 mov sp,r7
 1470              	.LCFI67:
 1471              	 .cfi_def_cfa_register 13
 1472              	 
 1473 0092 80BD     	 pop {r7,pc}
 1474              	.L97:
 1475              	 .align 2
 1476              	.L96:
 1477 0094 00000000 	 .word XMC_USBH0_device
 1478 0098 00000000 	 .word VBUS_port
 1479 009c 00000000 	 .word VBUS_pin
 1480              	 .cfi_endproc
 1481              	.LFE193:
 1483              	 .section .text.XMC_USBH_PortReset,"ax",%progbits
 1484              	 .align 2
 1485              	 .thumb
 1486              	 .thumb_func
 1488              	XMC_USBH_PortReset:
 1489              	.LFB194:
 533:../Libraries/XMCLib/src/xmc_usbh.c **** 
 534:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 535:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 536:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t Execution status. \ref Execution_status
 537:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 538:../Libraries/XMCLib/src/xmc_usbh.c ****  * Do USB port reset. Port reset should honor the requirement of 50ms delay before enabling.
 539:../Libraries/XMCLib/src/xmc_usbh.c ****  * The function depends on implementation of XMC_USBH_osDelay() for 1ms delay to achieve required d
 540:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 541:../Libraries/XMCLib/src/xmc_usbh.c **** */
 542:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortReset (uint8_t port) {
 1490              	 .loc 3 542 0
 1491              	 .cfi_startproc
 1492              	 
 1493              	 
 1494 0000 80B5     	 push {r7,lr}
 1495              	.LCFI68:
 1496              	 .cfi_def_cfa_offset 8
 1497              	 .cfi_offset 7,-8
 1498              	 .cfi_offset 14,-4
 1499 0002 84B0     	 sub sp,sp,#16
 1500              	.LCFI69:
 1501              	 .cfi_def_cfa_offset 24
 1502 0004 00AF     	 add r7,sp,#0
 1503              	.LCFI70:
 1504              	 .cfi_def_cfa_register 7
 1505 0006 0346     	 mov r3,r0
 1506 0008 FB71     	 strb r3,[r7,#7]
 543:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 544:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1507              	 .loc 3 544 0
 1508 000a 0023     	 movs r3,#0
 1509 000c FB60     	 str r3,[r7,#12]
 545:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1510              	 .loc 3 545 0
 1511 000e 254B     	 ldr r3,.L104
 1512 0010 5B7C     	 ldrb r3,[r3,#17]
 1513 0012 002B     	 cmp r3,#0
 1514 0014 03D1     	 bne .L99
 546:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 547:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1515              	 .loc 3 547 0
 1516 0016 4FF0FF33 	 mov r3,#-1
 1517 001a FB60     	 str r3,[r7,#12]
 1518 001c 3CE0     	 b .L100
 1519              	.L99:
 548:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 549:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 550:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 551:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1520              	 .loc 3 551 0
 1521 001e FB79     	 ldrb r3,[r7,#7]
 1522 0020 002B     	 cmp r3,#0
 1523 0022 02D0     	 beq .L101
 552:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 553:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1524              	 .loc 3 553 0
 1525 0024 6FF00403 	 mvn r3,#4
 1526 0028 FB60     	 str r3,[r7,#12]
 1527              	.L101:
 554:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 555:../Libraries/XMCLib/src/xmc_usbh.c **** 
 556:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.port_reset_active = true;
 1528              	 .loc 3 556 0
 1529 002a 1E4B     	 ldr r3,.L104
 1530 002c 0122     	 movs r2,#1
 1531 002e 9A74     	 strb r2,[r3,#18]
 557:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt  =  XMC_USBH0_device.global_register->HPRT;
 1532              	 .loc 3 557 0
 1533 0030 1C4B     	 ldr r3,.L104
 1534 0032 1B68     	 ldr r3,[r3]
 1535 0034 D3F84034 	 ldr r3,[r3,#1088]
 1536 0038 BB60     	 str r3,[r7,#8]
 558:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtEna_Msk;                            /* Disable port */
 1537              	 .loc 3 558 0
 1538 003a BB68     	 ldr r3,[r7,#8]
 1539 003c 23F00403 	 bic r3,r3,#4
 1540 0040 BB60     	 str r3,[r7,#8]
 559:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt |= (uint32_t)USB_HPRT_PrtRst_Msk;                            /* Port reset */
 1541              	 .loc 3 559 0
 1542 0042 BB68     	 ldr r3,[r7,#8]
 1543 0044 43F48073 	 orr r3,r3,#256
 1544 0048 BB60     	 str r3,[r7,#8]
 560:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1545              	 .loc 3 560 0
 1546 004a 164B     	 ldr r3,.L104
 1547 004c 1B68     	 ldr r3,[r3]
 1548 004e BA68     	 ldr r2,[r7,#8]
 1549 0050 C3F84024 	 str r2,[r3,#1088]
 561:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait at least 50ms *
 1550              	 .loc 3 561 0
 1551 0054 3220     	 movs r0,#50
 1552 0056 FFF7FEFF 	 bl XMC_USBH_osDelay
 562:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtRst_Msk;                            /* Clear port reset */
 1553              	 .loc 3 562 0
 1554 005a BB68     	 ldr r3,[r7,#8]
 1555 005c 23F48073 	 bic r3,r3,#256
 1556 0060 BB60     	 str r3,[r7,#8]
 563:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1557              	 .loc 3 563 0
 1558 0062 104B     	 ldr r3,.L104
 1559 0064 1B68     	 ldr r3,[r3]
 1560 0066 BA68     	 ldr r2,[r7,#8]
 1561 0068 C3F84024 	 str r2,[r3,#1088]
 564:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait for ISR */
 1562              	 .loc 3 564 0
 1563 006c 3220     	 movs r0,#50
 1564 006e FFF7FEFF 	 bl XMC_USBH_osDelay
 565:../Libraries/XMCLib/src/xmc_usbh.c **** 
 566:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait for the port to be enabled*/
 567:../Libraries/XMCLib/src/xmc_usbh.c ****     while ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtEna_Msk) == 0U)
 1565              	 .loc 3 567 0
 1566 0072 00BF     	 nop
 1567              	.L102:
 1568              	 .loc 3 567 0 is_stmt 0 discriminator 1
 1569 0074 0B4B     	 ldr r3,.L104
 1570 0076 1B68     	 ldr r3,[r3]
 1571 0078 D3F84034 	 ldr r3,[r3,#1088]
 1572 007c 03F00403 	 and r3,r3,#4
 1573 0080 002B     	 cmp r3,#0
 1574 0082 F7D0     	 beq .L102
 568:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 569:../Libraries/XMCLib/src/xmc_usbh.c ****       /*wait*/
 570:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 571:../Libraries/XMCLib/src/xmc_usbh.c **** 
 572:../Libraries/XMCLib/src/xmc_usbh.c ****     if (XMC_USBH0_device.port_reset_active == true)
 1575              	 .loc 3 572 0 is_stmt 1
 1576 0084 074B     	 ldr r3,.L104
 1577 0086 9B7C     	 ldrb r3,[r3,#18]
 1578 0088 002B     	 cmp r3,#0
 1579 008a 05D0     	 beq .L100
 573:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 574:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active = false;
 1580              	 .loc 3 574 0
 1581 008c 054B     	 ldr r3,.L104
 1582 008e 0022     	 movs r2,#0
 1583 0090 9A74     	 strb r2,[r3,#18]
 575:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR;                               /* reset not confirmed inside I
 1584              	 .loc 3 575 0
 1585 0092 4FF0FF33 	 mov r3,#-1
 1586 0096 FB60     	 str r3,[r7,#12]
 1587              	.L100:
 576:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 577:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 578:../Libraries/XMCLib/src/xmc_usbh.c **** 
 579:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1588              	 .loc 3 579 0
 1589 0098 FB68     	 ldr r3,[r7,#12]
 580:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1590              	 .loc 3 580 0
 1591 009a 1846     	 mov r0,r3
 1592 009c 1037     	 adds r7,r7,#16
 1593              	.LCFI71:
 1594              	 .cfi_def_cfa_offset 8
 1595 009e BD46     	 mov sp,r7
 1596              	.LCFI72:
 1597              	 .cfi_def_cfa_register 13
 1598              	 
 1599 00a0 80BD     	 pop {r7,pc}
 1600              	.L105:
 1601 00a2 00BF     	 .align 2
 1602              	.L104:
 1603 00a4 00000000 	 .word XMC_USBH0_device
 1604              	 .cfi_endproc
 1605              	.LFE194:
 1607              	 .section .text.XMC_USBH_PortSuspend,"ax",%progbits
 1608              	 .align 2
 1609              	 .thumb
 1610              	 .thumb_func
 1612              	XMC_USBH_PortSuspend:
 1613              	.LFB195:
 581:../Libraries/XMCLib/src/xmc_usbh.c **** 
 582:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 583:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 584:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref Execution_status
 585:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 586:../Libraries/XMCLib/src/xmc_usbh.c ****  * Suspend USB Port (stop generating SOFs).\n
 587:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 588:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 589:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortResume() \n
 590:../Libraries/XMCLib/src/xmc_usbh.c **** */
 591:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortSuspend (uint8_t port)
 592:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1614              	 .loc 3 592 0
 1615              	 .cfi_startproc
 1616              	 
 1617              	 
 1618              	 
 1619 0000 80B4     	 push {r7}
 1620              	.LCFI73:
 1621              	 .cfi_def_cfa_offset 4
 1622              	 .cfi_offset 7,-4
 1623 0002 85B0     	 sub sp,sp,#20
 1624              	.LCFI74:
 1625              	 .cfi_def_cfa_offset 24
 1626 0004 00AF     	 add r7,sp,#0
 1627              	.LCFI75:
 1628              	 .cfi_def_cfa_register 7
 1629 0006 0346     	 mov r3,r0
 1630 0008 FB71     	 strb r3,[r7,#7]
 593:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1631              	 .loc 3 593 0
 1632 000a 0023     	 movs r3,#0
 1633 000c FB60     	 str r3,[r7,#12]
 594:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 595:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1634              	 .loc 3 595 0
 1635 000e 194B     	 ldr r3,.L111
 1636 0010 5B7C     	 ldrb r3,[r3,#17]
 1637 0012 002B     	 cmp r3,#0
 1638 0014 03D1     	 bne .L107
 596:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 597:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1639              	 .loc 3 597 0
 1640 0016 4FF0FF33 	 mov r3,#-1
 1641 001a FB60     	 str r3,[r7,#12]
 1642 001c 22E0     	 b .L108
 1643              	.L107:
 598:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 599:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 600:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 601:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1644              	 .loc 3 601 0
 1645 001e FB79     	 ldrb r3,[r7,#7]
 1646 0020 002B     	 cmp r3,#0
 1647 0022 03D0     	 beq .L109
 602:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 603:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1648              	 .loc 3 603 0
 1649 0024 6FF00403 	 mvn r3,#4
 1650 0028 FB60     	 str r3,[r7,#12]
 1651 002a 1BE0     	 b .L108
 1652              	.L109:
 604:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 605:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 606:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 607:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1653              	 .loc 3 607 0
 1654 002c 114B     	 ldr r3,.L111
 1655 002e 1B68     	 ldr r3,[r3]
 1656 0030 D3F84034 	 ldr r3,[r3,#1088]
 1657 0034 BB60     	 str r3,[r7,#8]
 608:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1658              	 .loc 3 608 0
 1659 0036 BB68     	 ldr r3,[r7,#8]
 1660 0038 23F00403 	 bic r3,r3,#4
 1661 003c BB60     	 str r3,[r7,#8]
 609:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtSusp_Msk;
 1662              	 .loc 3 609 0
 1663 003e BB68     	 ldr r3,[r7,#8]
 1664 0040 43F08003 	 orr r3,r3,#128
 1665 0044 BB60     	 str r3,[r7,#8]
 610:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1666              	 .loc 3 610 0
 1667 0046 0B4B     	 ldr r3,.L111
 1668 0048 1B68     	 ldr r3,[r3]
 1669 004a BA68     	 ldr r2,[r7,#8]
 1670 004c C3F84024 	 str r2,[r3,#1088]
 611:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Stop PHY clock after suspending the bus*/
 612:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL |= XMC_USBH_PHY_CLK_STOP;
 1671              	 .loc 3 612 0
 1672 0050 084B     	 ldr r3,.L111
 1673 0052 1B68     	 ldr r3,[r3]
 1674 0054 074A     	 ldr r2,.L111
 1675 0056 1268     	 ldr r2,[r2]
 1676 0058 D2F8002E 	 ldr r2,[r2,#3584]
 1677 005c 42F00302 	 orr r2,r2,#3
 1678 0060 C3F8002E 	 str r2,[r3,#3584]
 1679              	.L108:
 613:../Libraries/XMCLib/src/xmc_usbh.c **** 
 614:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 615:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 616:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1680              	 .loc 3 616 0
 1681 0064 FB68     	 ldr r3,[r7,#12]
 617:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1682              	 .loc 3 617 0
 1683 0066 1846     	 mov r0,r3
 1684 0068 1437     	 adds r7,r7,#20
 1685              	.LCFI76:
 1686              	 .cfi_def_cfa_offset 4
 1687 006a BD46     	 mov sp,r7
 1688              	.LCFI77:
 1689              	 .cfi_def_cfa_register 13
 1690              	 
 1691 006c 5DF8047B 	 ldr r7,[sp],#4
 1692              	.LCFI78:
 1693              	 .cfi_restore 7
 1694              	 .cfi_def_cfa_offset 0
 1695 0070 7047     	 bx lr
 1696              	.L112:
 1697 0072 00BF     	 .align 2
 1698              	.L111:
 1699 0074 00000000 	 .word XMC_USBH0_device
 1700              	 .cfi_endproc
 1701              	.LFE195:
 1703              	 .section .text.XMC_USBH_PortResume,"ax",%progbits
 1704              	 .align 2
 1705              	 .thumb
 1706              	 .thumb_func
 1708              	XMC_USBH_PortResume:
 1709              	.LFB196:
 618:../Libraries/XMCLib/src/xmc_usbh.c **** 
 619:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 620:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 621:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return \ref Execution_status
 622:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 623:../Libraries/XMCLib/src/xmc_usbh.c ****  * Resume suspended USB port (start generating SOFs).\n
 624:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 625:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 626:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortSuspend() \n
 627:../Libraries/XMCLib/src/xmc_usbh.c **** */
 628:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortResume (uint8_t port)
 629:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1710              	 .loc 3 629 0
 1711              	 .cfi_startproc
 1712              	 
 1713              	 
 1714 0000 80B5     	 push {r7,lr}
 1715              	.LCFI79:
 1716              	 .cfi_def_cfa_offset 8
 1717              	 .cfi_offset 7,-8
 1718              	 .cfi_offset 14,-4
 1719 0002 84B0     	 sub sp,sp,#16
 1720              	.LCFI80:
 1721              	 .cfi_def_cfa_offset 24
 1722 0004 00AF     	 add r7,sp,#0
 1723              	.LCFI81:
 1724              	 .cfi_def_cfa_register 7
 1725 0006 0346     	 mov r3,r0
 1726 0008 FB71     	 strb r3,[r7,#7]
 630:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1727              	 .loc 3 630 0
 1728 000a 0023     	 movs r3,#0
 1729 000c FB60     	 str r3,[r7,#12]
 631:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 632:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1730              	 .loc 3 632 0
 1731 000e 204B     	 ldr r3,.L118
 1732 0010 5B7C     	 ldrb r3,[r3,#17]
 1733 0012 002B     	 cmp r3,#0
 1734 0014 03D1     	 bne .L114
 633:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 634:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1735              	 .loc 3 634 0
 1736 0016 4FF0FF33 	 mov r3,#-1
 1737 001a FB60     	 str r3,[r7,#12]
 1738 001c 33E0     	 b .L115
 1739              	.L114:
 635:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 636:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 637:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 638:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1740              	 .loc 3 638 0
 1741 001e FB79     	 ldrb r3,[r7,#7]
 1742 0020 002B     	 cmp r3,#0
 1743 0022 03D0     	 beq .L116
 639:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 640:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1744              	 .loc 3 640 0
 1745 0024 6FF00403 	 mvn r3,#4
 1746 0028 FB60     	 str r3,[r7,#12]
 1747 002a 2CE0     	 b .L115
 1748              	.L116:
 641:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 642:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 643:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 644:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Ungate PHY clock*/
 645:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 1749              	 .loc 3 645 0
 1750 002c 184B     	 ldr r3,.L118
 1751 002e 1B68     	 ldr r3,[r3]
 1752 0030 4FF48072 	 mov r2,#256
 1753 0034 C3F8002E 	 str r2,[r3,#3584]
 646:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Set resume bit*/
 647:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1754              	 .loc 3 647 0
 1755 0038 154B     	 ldr r3,.L118
 1756 003a 1B68     	 ldr r3,[r3]
 1757 003c D3F84034 	 ldr r3,[r3,#1088]
 1758 0040 BB60     	 str r3,[r7,#8]
 648:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1759              	 .loc 3 648 0
 1760 0042 BB68     	 ldr r3,[r7,#8]
 1761 0044 23F00403 	 bic r3,r3,#4
 1762 0048 BB60     	 str r3,[r7,#8]
 649:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtRes_Msk;
 1763              	 .loc 3 649 0
 1764 004a BB68     	 ldr r3,[r7,#8]
 1765 004c 43F04003 	 orr r3,r3,#64
 1766 0050 BB60     	 str r3,[r7,#8]
 650:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1767              	 .loc 3 650 0
 1768 0052 0F4B     	 ldr r3,.L118
 1769 0054 1B68     	 ldr r3,[r3]
 1770 0056 BA68     	 ldr r2,[r7,#8]
 1771 0058 C3F84024 	 str r2,[r3,#1088]
 651:../Libraries/XMCLib/src/xmc_usbh.c **** 
 652:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(20U);
 1772              	 .loc 3 652 0
 1773 005c 1420     	 movs r0,#20
 1774 005e FFF7FEFF 	 bl XMC_USBH_osDelay
 653:../Libraries/XMCLib/src/xmc_usbh.c **** 
 654:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1775              	 .loc 3 654 0
 1776 0062 0B4B     	 ldr r3,.L118
 1777 0064 1B68     	 ldr r3,[r3]
 1778 0066 D3F84034 	 ldr r3,[r3,#1088]
 1779 006a BB60     	 str r3,[r7,#8]
 655:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1780              	 .loc 3 655 0
 1781 006c BB68     	 ldr r3,[r7,#8]
 1782 006e 23F00403 	 bic r3,r3,#4
 1783 0072 BB60     	 str r3,[r7,#8]
 656:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 1784              	 .loc 3 656 0
 1785 0074 BB68     	 ldr r3,[r7,#8]
 1786 0076 23F04003 	 bic r3,r3,#64
 1787 007a BB60     	 str r3,[r7,#8]
 657:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1788              	 .loc 3 657 0
 1789 007c 044B     	 ldr r3,.L118
 1790 007e 1B68     	 ldr r3,[r3]
 1791 0080 BA68     	 ldr r2,[r7,#8]
 1792 0082 C3F84024 	 str r2,[r3,#1088]
 1793              	.L115:
 658:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 659:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 660:../Libraries/XMCLib/src/xmc_usbh.c ****   
 661:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1794              	 .loc 3 661 0
 1795 0086 FB68     	 ldr r3,[r7,#12]
 662:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1796              	 .loc 3 662 0
 1797 0088 1846     	 mov r0,r3
 1798 008a 1037     	 adds r7,r7,#16
 1799              	.LCFI82:
 1800              	 .cfi_def_cfa_offset 8
 1801 008c BD46     	 mov sp,r7
 1802              	.LCFI83:
 1803              	 .cfi_def_cfa_register 13
 1804              	 
 1805 008e 80BD     	 pop {r7,pc}
 1806              	.L119:
 1807              	 .align 2
 1808              	.L118:
 1809 0090 00000000 	 .word XMC_USBH0_device
 1810              	 .cfi_endproc
 1811              	.LFE196:
 1813              	 .section .text.XMC_USBH_PortGetState,"ax",%progbits
 1814              	 .align 2
 1815              	 .thumb
 1816              	 .thumb_func
 1818              	XMC_USBH_PortGetState:
 1819              	.LFB197:
 663:../Libraries/XMCLib/src/xmc_usbh.c **** 
 664:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 665:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 666:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PORT_STATE_t Port State
 667:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 668:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 669:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB port state. The state indicates if the port is connected, port speed
 670:../Libraries/XMCLib/src/xmc_usbh.c ****  * and port overcurrent status.
 671:../Libraries/XMCLib/src/xmc_usbh.c **** */
 672:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PORT_STATE_t XMC_USBH_PortGetState (uint8_t port)
 673:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1820              	 .loc 3 673 0
 1821              	 .cfi_startproc
 1822              	 
 1823              	 
 1824              	 
 1825 0000 80B4     	 push {r7}
 1826              	.LCFI84:
 1827              	 .cfi_def_cfa_offset 4
 1828              	 .cfi_offset 7,-4
 1829 0002 85B0     	 sub sp,sp,#20
 1830              	.LCFI85:
 1831              	 .cfi_def_cfa_offset 24
 1832 0004 00AF     	 add r7,sp,#0
 1833              	.LCFI86:
 1834              	 .cfi_def_cfa_register 7
 1835 0006 0346     	 mov r3,r0
 1836 0008 FB71     	 strb r3,[r7,#7]
 674:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PORT_STATE_t port_state = { 0U, 0U, 0U };
 1837              	 .loc 3 674 0
 1838 000a 3B7A     	 ldrb r3,[r7,#8]
 1839 000c 6FF30003 	 bfc r3,#0,#1
 1840 0010 3B72     	 strb r3,[r7,#8]
 1841 0012 3B7A     	 ldrb r3,[r7,#8]
 1842 0014 6FF34103 	 bfc r3,#1,#1
 1843 0018 3B72     	 strb r3,[r7,#8]
 1844 001a 3B7A     	 ldrb r3,[r7,#8]
 1845 001c 6FF38303 	 bfc r3,#2,#2
 1846 0020 3B72     	 strb r3,[r7,#8]
 675:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 676:../Libraries/XMCLib/src/xmc_usbh.c ****   
 677:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1847              	 .loc 3 677 0
 1848 0022 194B     	 ldr r3,.L127
 1849 0024 5B7C     	 ldrb r3,[r3,#17]
 1850 0026 002B     	 cmp r3,#0
 1851 0028 26D0     	 beq .L121
 678:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 679:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Do not update the port state*/
 680:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 681:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 682:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 683:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1852              	 .loc 3 683 0
 1853 002a FB79     	 ldrb r3,[r7,#7]
 1854 002c 002B     	 cmp r3,#0
 1855 002e 23D1     	 bne .L121
 684:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 685:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Do not update the port state*/
 686:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 687:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 688:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 689:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1856              	 .loc 3 689 0
 1857 0030 154B     	 ldr r3,.L127
 1858 0032 1B68     	 ldr r3,[r3]
 1859 0034 D3F84034 	 ldr r3,[r3,#1088]
 1860 0038 FB60     	 str r3,[r7,#12]
 690:../Libraries/XMCLib/src/xmc_usbh.c ****       if(((hprt & USB_HPRT_PrtConnSts_Msk) != 0U))
 1861              	 .loc 3 690 0
 1862 003a FB68     	 ldr r3,[r7,#12]
 1863 003c 03F00103 	 and r3,r3,#1
 1864 0040 002B     	 cmp r3,#0
 1865 0042 04D0     	 beq .L122
 691:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 692:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 1U;
 1866              	 .loc 3 692 0
 1867 0044 3B7A     	 ldrb r3,[r7,#8]
 1868 0046 43F00103 	 orr r3,r3,#1
 1869 004a 3B72     	 strb r3,[r7,#8]
 1870 004c 03E0     	 b .L123
 1871              	.L122:
 693:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 694:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 695:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 696:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 0U;
 1872              	 .loc 3 696 0
 1873 004e 3B7A     	 ldrb r3,[r7,#8]
 1874 0050 6FF30003 	 bfc r3,#0,#1
 1875 0054 3B72     	 strb r3,[r7,#8]
 1876              	.L123:
 697:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 698:../Libraries/XMCLib/src/xmc_usbh.c ****       port_state.overcurrent = 0U;
 1877              	 .loc 3 698 0
 1878 0056 3B7A     	 ldrb r3,[r7,#8]
 1879 0058 6FF34103 	 bfc r3,#1,#1
 1880 005c 3B72     	 strb r3,[r7,#8]
 699:../Libraries/XMCLib/src/xmc_usbh.c **** 
 700:../Libraries/XMCLib/src/xmc_usbh.c ****       switch ((uint32_t)((uint32_t)(hprt & USB_HPRT_PrtSpd_Msk) >> USB_HPRT_PrtSpd_Pos)) {
 1881              	 .loc 3 700 0
 1882 005e FB68     	 ldr r3,[r7,#12]
 1883 0060 03F4C023 	 and r3,r3,#393216
 1884 0064 5B0C     	 lsrs r3,r3,#17
 1885 0066 012B     	 cmp r3,#1
 1886 0068 00D0     	 beq .L125
 701:../Libraries/XMCLib/src/xmc_usbh.c ****         case 1U: /* Full speed */
 702:../Libraries/XMCLib/src/xmc_usbh.c ****          port_state.speed = XMC_USBH_SPEED_FULL;
 703:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 704:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 705:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 1887              	 .loc 3 705 0
 1888 006a 05E0     	 b .L121
 1889              	.L125:
 702:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 1890              	 .loc 3 702 0
 1891 006c 3B7A     	 ldrb r3,[r7,#8]
 1892 006e 0122     	 movs r2,#1
 1893 0070 62F38303 	 bfi r3,r2,#2,#2
 1894 0074 3B72     	 strb r3,[r7,#8]
 703:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 1895              	 .loc 3 703 0
 1896 0076 00BF     	 nop
 1897              	.L121:
 706:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 707:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 708:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 709:../Libraries/XMCLib/src/xmc_usbh.c ****   return port_state;
 1898              	 .loc 3 709 0
 1899 0078 BB68     	 ldr r3,[r7,#8]
 710:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1900              	 .loc 3 710 0
 1901 007a 1846     	 mov r0,r3
 1902 007c 1437     	 adds r7,r7,#20
 1903              	.LCFI87:
 1904              	 .cfi_def_cfa_offset 4
 1905 007e BD46     	 mov sp,r7
 1906              	.LCFI88:
 1907              	 .cfi_def_cfa_register 13
 1908              	 
 1909 0080 5DF8047B 	 ldr r7,[sp],#4
 1910              	.LCFI89:
 1911              	 .cfi_restore 7
 1912              	 .cfi_def_cfa_offset 0
 1913 0084 7047     	 bx lr
 1914              	.L128:
 1915 0086 00BF     	 .align 2
 1916              	.L127:
 1917 0088 00000000 	 .word XMC_USBH0_device
 1918              	 .cfi_endproc
 1919              	.LFE197:
 1921              	 .section .text.XMC_USBH_PipeCreate,"ax",%progbits
 1922              	 .align 2
 1923              	 .thumb
 1924              	 .thumb_func
 1926              	XMC_USBH_PipeCreate:
 1927              	.LFB198:
 711:../Libraries/XMCLib/src/xmc_usbh.c **** 
 712:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 713:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address
 714:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed
 715:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. This value should be 0 since hub is not supported.
 716:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port  USB port number. Only one port(0) is supported.
 717:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_addr Device endpoint address \n
 718:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.0..3: Address \n
 719:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.7:    Direction\n
 720:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_type Endpoint type (ARM_USB_ENDPOINT_xxx)
 721:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 722:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_interval Endpoint polling interval
 723:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PIPE_HANDLE Pipe handle is a pointer to pipe hardware base address.
 724:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 725:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 726:../Libraries/XMCLib/src/xmc_usbh.c ****  * Create/allocate a pipe configured with input parameters. The function looks for an unused pipe a
 727:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 728:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 729:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 730:../Libraries/XMCLib/src/xmc_usbh.c **** */
 731:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PIPE_HANDLE XMC_USBH_PipeCreate (uint8_t dev_addr, uint8_t dev_speed, uint8_t hub_a
 1928              	 .loc 3 731 0
 1929              	 .cfi_startproc
 1930              	 
 1931              	 
 1932 0000 90B5     	 push {r4,r7,lr}
 1933              	.LCFI90:
 1934              	 .cfi_def_cfa_offset 12
 1935              	 .cfi_offset 4,-12
 1936              	 .cfi_offset 7,-8
 1937              	 .cfi_offset 14,-4
 1938 0002 87B0     	 sub sp,sp,#28
 1939              	.LCFI91:
 1940              	 .cfi_def_cfa_offset 40
 1941 0004 00AF     	 add r7,sp,#0
 1942              	.LCFI92:
 1943              	 .cfi_def_cfa_register 7
 1944 0006 0446     	 mov r4,r0
 1945 0008 0846     	 mov r0,r1
 1946 000a 1146     	 mov r1,r2
 1947 000c 1A46     	 mov r2,r3
 1948 000e 2346     	 mov r3,r4
 1949 0010 FB71     	 strb r3,[r7,#7]
 1950 0012 0346     	 mov r3,r0
 1951 0014 BB71     	 strb r3,[r7,#6]
 1952 0016 0B46     	 mov r3,r1
 1953 0018 7B71     	 strb r3,[r7,#5]
 1954 001a 1346     	 mov r3,r2
 1955 001c 3B71     	 strb r3,[r7,#4]
 732:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 733:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 734:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t         i;
 735:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_val;
 736:../Libraries/XMCLib/src/xmc_usbh.c ****   
 737:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_addr);
 738:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_port);
 739:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(dev_speed);
 740:../Libraries/XMCLib/src/xmc_usbh.c **** 
 741:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1956              	 .loc 3 741 0
 1957 001e 484B     	 ldr r3,.L145
 1958 0020 5B7C     	 ldrb r3,[r3,#17]
 1959 0022 002B     	 cmp r3,#0
 1960 0024 02D1     	 bne .L130
 742:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 743:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)NULL;
 1961              	 .loc 3 743 0
 1962 0026 0023     	 movs r3,#0
 1963 0028 7B61     	 str r3,[r7,#20]
 1964 002a 84E0     	 b .L131
 1965              	.L130:
 744:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 745:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 746:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 747:../Libraries/XMCLib/src/xmc_usbh.c ****    /* get first free pipe available */
 748:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 1966              	 .loc 3 748 0
 1967 002c 444B     	 ldr r3,.L145
 1968 002e 5B68     	 ldr r3,[r3,#4]
 1969 0030 7B61     	 str r3,[r7,#20]
 749:../Libraries/XMCLib/src/xmc_usbh.c **** 
 750:../Libraries/XMCLib/src/xmc_usbh.c ****     for (i = 0U; i < USBH0_MAX_PIPE_NUM; i++) {
 1970              	 .loc 3 750 0
 1971 0032 0023     	 movs r3,#0
 1972 0034 3B61     	 str r3,[r7,#16]
 1973 0036 0CE0     	 b .L132
 1974              	.L135:
 751:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1975              	 .loc 3 751 0
 1976 0038 7B69     	 ldr r3,[r7,#20]
 1977 003a 1B68     	 ldr r3,[r3]
 1978 003c 23F04043 	 bic r3,r3,#-1073741824
 1979 0040 002B     	 cmp r3,#0
 1980 0042 00D1     	 bne .L133
 752:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 753:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1981              	 .loc 3 753 0
 1982 0044 08E0     	 b .L134
 1983              	.L133:
 754:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 755:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch++;
 1984              	 .loc 3 755 0 discriminator 2
 1985 0046 7B69     	 ldr r3,[r7,#20]
 1986 0048 2033     	 adds r3,r3,#32
 1987 004a 7B61     	 str r3,[r7,#20]
 750:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1988              	 .loc 3 750 0 discriminator 2
 1989 004c 3B69     	 ldr r3,[r7,#16]
 1990 004e 0133     	 adds r3,r3,#1
 1991 0050 3B61     	 str r3,[r7,#16]
 1992              	.L132:
 750:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1993              	 .loc 3 750 0 is_stmt 0 discriminator 1
 1994 0052 3B69     	 ldr r3,[r7,#16]
 1995 0054 0D2B     	 cmp r3,#13
 1996 0056 EFD9     	 bls .L135
 1997              	.L134:
 756:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 757:../Libraries/XMCLib/src/xmc_usbh.c ****   
 758:../Libraries/XMCLib/src/xmc_usbh.c ****     /* free pipe found? */
 759:../Libraries/XMCLib/src/xmc_usbh.c ****     if (i == USBH0_MAX_PIPE_NUM)
 1998              	 .loc 3 759 0 is_stmt 1
 1999 0058 3B69     	 ldr r3,[r7,#16]
 2000 005a 0E2B     	 cmp r3,#14
 2001 005c 02D1     	 bne .L136
 760:../Libraries/XMCLib/src/xmc_usbh.c ****     { 
 761:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch = (USB0_CH_TypeDef *)NULL;
 2002              	 .loc 3 761 0
 2003 005e 0023     	 movs r3,#0
 2004 0060 7B61     	 str r3,[r7,#20]
 2005 0062 68E0     	 b .L131
 2006              	.L136:
 762:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 763:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 764:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 765:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2007              	 .loc 3 765 0
 2008 0064 7B69     	 ldr r3,[r7,#20]
 2009 0066 364A     	 ldr r2,.L145
 2010 0068 5268     	 ldr r2,[r2,#4]
 2011 006a 9B1A     	 subs r3,r3,r2
 2012 006c 5B11     	 asrs r3,r3,#5
 2013 006e 5B01     	 lsls r3,r3,#5
 2014 0070 344A     	 ldr r2,.L145+4
 2015 0072 1344     	 add r3,r3,r2
 2016 0074 BB60     	 str r3,[r7,#8]
 766:../Libraries/XMCLib/src/xmc_usbh.c **** 
 767:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));  /* Initialize pipe structure */
 2017              	 .loc 3 767 0
 2018 0076 B868     	 ldr r0,[r7,#8]
 2019 0078 0021     	 movs r1,#0
 2020 007a 2022     	 movs r2,#32
 2021 007c FFF7FEFF 	 bl memset
 768:../Libraries/XMCLib/src/xmc_usbh.c **** 
 769:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Fill in all fields of Endpoint Descriptor */
 770:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Get the end point direction from the MSB of address*/
 771:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_val = 0U;
 2022              	 .loc 3 771 0
 2023 0080 0023     	 movs r3,#0
 2024 0082 FB60     	 str r3,[r7,#12]
 772:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ep_addr >> 7U) & 0x1U) == 0U)
 2025              	 .loc 3 772 0
 2026 0084 97F82830 	 ldrb r3,[r7,#40]
 2027 0088 DB09     	 lsrs r3,r3,#7
 2028 008a DBB2     	 uxtb r3,r3
 2029 008c 03F00103 	 and r3,r3,#1
 2030 0090 002B     	 cmp r3,#0
 2031 0092 01D1     	 bne .L137
 773:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 774:../Libraries/XMCLib/src/xmc_usbh.c ****         loc_val = 1U;
 2032              	 .loc 3 774 0
 2033 0094 0123     	 movs r3,#1
 2034 0096 FB60     	 str r3,[r7,#12]
 2035              	.L137:
 775:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 776:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch->HCCHAR = ((uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size))|
 2036              	 .loc 3 776 0
 2037 0098 3B8E     	 ldrh r3,[r7,#48]
 2038 009a C3F30A02 	 ubfx r2,r3,#0,#11
 777:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2039              	 .loc 3 777 0
 2040 009e 97F82830 	 ldrb r3,[r7,#40]
 2041 00a2 DB02     	 lsls r3,r3,#11
 2042 00a4 03F4F043 	 and r3,r3,#30720
 776:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2043              	 .loc 3 776 0
 2044 00a8 1A43     	 orrs r2,r2,r3
 778:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2045              	 .loc 3 778 0
 2046 00aa FB68     	 ldr r3,[r7,#12]
 2047 00ac DB03     	 lsls r3,r3,#15
 777:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2048              	 .loc 3 777 0
 2049 00ae 1A43     	 orrs r2,r2,r3
 779:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2050              	 .loc 3 779 0
 2051 00b0 97F82C30 	 ldrb r3,[r7,#44]
 2052 00b4 9B04     	 lsls r3,r3,#18
 2053 00b6 03F44023 	 and r3,r3,#786432
 778:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2054              	 .loc 3 778 0
 2055 00ba 1A43     	 orrs r2,r2,r3
 780:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_DEVADDR (dev_addr) ) ;
 2056              	 .loc 3 780 0
 2057 00bc FB79     	 ldrb r3,[r7,#7]
 2058 00be 9B05     	 lsls r3,r3,#22
 2059 00c0 03F0FE53 	 and r3,r3,#532676608
 779:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2060              	 .loc 3 779 0
 2061 00c4 1A43     	 orrs r2,r2,r3
 776:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2062              	 .loc 3 776 0
 2063 00c6 7B69     	 ldr r3,[r7,#20]
 2064 00c8 1A60     	 str r2,[r3]
 781:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Store Pipe settings */
 782:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2065              	 .loc 3 782 0
 2066 00ca BB68     	 ldr r3,[r7,#8]
 2067 00cc 3A8E     	 ldrh r2,[r7,#48]
 2068 00ce 9A82     	 strh r2,[r3,#20]
 783:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_type            = ep_type;
 2069              	 .loc 3 783 0
 2070 00d0 BB68     	 ldr r3,[r7,#8]
 2071 00d2 97F82C20 	 ldrb r2,[r7,#44]
 2072 00d6 9A76     	 strb r2,[r3,#26]
 784:../Libraries/XMCLib/src/xmc_usbh.c ****       switch (ep_type) {
 2073              	 .loc 3 784 0
 2074 00d8 97F82C30 	 ldrb r3,[r7,#44]
 2075 00dc 032B     	 cmp r3,#3
 2076 00de 29D8     	 bhi .L144
 2077 00e0 01A2     	 adr r2,.L140
 2078 00e2 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2079 00e6 00BF     	 .p2align 2
 2080              	.L140:
 2081 00e8 35010000 	 .word .L144+1
 2082 00ec F9000000 	 .word .L141+1
 2083 00f0 35010000 	 .word .L144+1
 2084 00f4 F9000000 	 .word .L141+1
 2085              	 .p2align 1
 2086              	.L141:
 785:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_CONTROL:
 786:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_BULK:
 787:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 788:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 789:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_INTERRUPT:
 790:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ep_interval > 0U) {
 2087              	 .loc 3 790 0
 2088 00f8 97F83430 	 ldrb r3,[r7,#52]
 2089 00fc 002B     	 cmp r3,#0
 2090 00fe 04D0     	 beq .L142
 791:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval_reload = ep_interval;
 2091              	 .loc 3 791 0
 2092 0100 97F83430 	 ldrb r3,[r7,#52]
 2093 0104 9AB2     	 uxth r2,r3
 2094 0106 BB68     	 ldr r3,[r7,#8]
 2095 0108 DA82     	 strh r2,[r3,#22]
 2096              	.L142:
 792:../Libraries/XMCLib/src/xmc_usbh.c ****           }
 793:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval = ptr_pipe->interval_reload;
 2097              	 .loc 3 793 0
 2098 010a BB68     	 ldr r3,[r7,#8]
 2099 010c DA8A     	 ldrh r2,[r3,#22]
 2100 010e BB68     	 ldr r3,[r7,#8]
 2101 0110 1A83     	 strh r2,[r3,#24]
 794:../Libraries/XMCLib/src/xmc_usbh.c ****           loc_val = ((((uint32_t)ep_max_packet_size >> 11U) + 1U) & 3U);
 2102              	 .loc 3 794 0
 2103 0112 3B8E     	 ldrh r3,[r7,#48]
 2104 0114 DB0A     	 lsrs r3,r3,#11
 2105 0116 9BB2     	 uxth r3,r3
 2106 0118 0133     	 adds r3,r3,#1
 2107 011a 03F00303 	 and r3,r3,#3
 2108 011e FB60     	 str r3,[r7,#12]
 795:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHARx_MCEC(loc_val);
 2109              	 .loc 3 795 0
 2110 0120 7B69     	 ldr r3,[r7,#20]
 2111 0122 1A68     	 ldr r2,[r3]
 2112 0124 FB68     	 ldr r3,[r7,#12]
 2113 0126 1B05     	 lsls r3,r3,#20
 2114 0128 03F44013 	 and r3,r3,#3145728
 2115 012c 1A43     	 orrs r2,r2,r3
 2116 012e 7B69     	 ldr r3,[r7,#20]
 2117 0130 1A60     	 str r2,[r3]
 796:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2118              	 .loc 3 796 0
 2119 0132 00E0     	 b .L131
 2120              	.L144:
 797:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 798:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2121              	 .loc 3 798 0
 2122 0134 00BF     	 nop
 2123              	.L131:
 799:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 800:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 801:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 802:../Libraries/XMCLib/src/xmc_usbh.c ****   return ((XMC_USBH_EP_HANDLE)ptr_ch);
 2124              	 .loc 3 802 0
 2125 0136 7B69     	 ldr r3,[r7,#20]
 803:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2126              	 .loc 3 803 0
 2127 0138 1846     	 mov r0,r3
 2128 013a 1C37     	 adds r7,r7,#28
 2129              	.LCFI93:
 2130              	 .cfi_def_cfa_offset 12
 2131 013c BD46     	 mov sp,r7
 2132              	.LCFI94:
 2133              	 .cfi_def_cfa_register 13
 2134              	 
 2135 013e 90BD     	 pop {r4,r7,pc}
 2136              	.L146:
 2137              	 .align 2
 2138              	.L145:
 2139 0140 00000000 	 .word XMC_USBH0_device
 2140 0144 00000000 	 .word pipe
 2141              	 .cfi_endproc
 2142              	.LFE198:
 2144              	 .section .text.XMC_USBH_PipeModify,"ax",%progbits
 2145              	 .align 2
 2146              	 .thumb
 2147              	 .thumb_func
 2149              	XMC_USBH_PipeModify:
 2150              	.LFB199:
 804:../Libraries/XMCLib/src/xmc_usbh.c **** 
 805:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 806:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 807:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address to be configured for the pipe.
 808:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed class.
 809:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. It should be 0 since hub is not supported.
 810:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port USB port number. Only one port(0) is supported.
 811:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 812:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 813:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 814:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 815:../Libraries/XMCLib/src/xmc_usbh.c ****  * Modify an existing pipe with input parameters. It can be used to configure the pipe after receiv
 816:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 817:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 818:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 819:../Libraries/XMCLib/src/xmc_usbh.c **** */
 820:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeModify (XMC_USBH_PIPE_HANDLE pipe_hndl, uint8_t dev_addr, uint8_t dev_s
 2151              	 .loc 3 820 0
 2152              	 .cfi_startproc
 2153              	 
 2154              	 
 2155              	 
 2156 0000 80B4     	 push {r7}
 2157              	.LCFI95:
 2158              	 .cfi_def_cfa_offset 4
 2159              	 .cfi_offset 7,-4
 2160 0002 87B0     	 sub sp,sp,#28
 2161              	.LCFI96:
 2162              	 .cfi_def_cfa_offset 32
 2163 0004 00AF     	 add r7,sp,#0
 2164              	.LCFI97:
 2165              	 .cfi_def_cfa_register 7
 2166 0006 7860     	 str r0,[r7,#4]
 2167 0008 0846     	 mov r0,r1
 2168 000a 1146     	 mov r1,r2
 2169 000c 1A46     	 mov r2,r3
 2170 000e 0346     	 mov r3,r0
 2171 0010 FB70     	 strb r3,[r7,#3]
 2172 0012 0B46     	 mov r3,r1
 2173 0014 BB70     	 strb r3,[r7,#2]
 2174 0016 1346     	 mov r3,r2
 2175 0018 7B70     	 strb r3,[r7,#1]
 821:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 822:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 823:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t   hcchar;
 824:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2176              	 .loc 3 824 0
 2177 001a 0023     	 movs r3,#0
 2178 001c 7B61     	 str r3,[r7,#20]
 825:../Libraries/XMCLib/src/xmc_usbh.c **** 
 826:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_addr);
 827:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_port);
 828:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(dev_speed);
 829:../Libraries/XMCLib/src/xmc_usbh.c **** 
 830:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2179              	 .loc 3 830 0
 2180 001e 204B     	 ldr r3,.L153
 2181 0020 5B7C     	 ldrb r3,[r3,#17]
 2182 0022 002B     	 cmp r3,#0
 2183 0024 03D1     	 bne .L148
 831:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 832:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2184              	 .loc 3 832 0
 2185 0026 4FF0FF33 	 mov r3,#-1
 2186 002a 7B61     	 str r3,[r7,#20]
 2187 002c 31E0     	 b .L149
 2188              	.L148:
 833:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 834:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 835:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 836:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2189              	 .loc 3 836 0
 2190 002e 7B68     	 ldr r3,[r7,#4]
 2191 0030 002B     	 cmp r3,#0
 2192 0032 03D1     	 bne .L150
 837:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 838:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2193              	 .loc 3 838 0
 2194 0034 6FF00403 	 mvn r3,#4
 2195 0038 7B61     	 str r3,[r7,#20]
 2196 003a 2AE0     	 b .L149
 2197              	.L150:
 839:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 840:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 841:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 842:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2198              	 .loc 3 842 0
 2199 003c 7B68     	 ldr r3,[r7,#4]
 2200 003e 3B61     	 str r3,[r7,#16]
 843:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2201              	 .loc 3 843 0
 2202 0040 3B69     	 ldr r3,[r7,#16]
 2203 0042 174A     	 ldr r2,.L153
 2204 0044 5268     	 ldr r2,[r2,#4]
 2205 0046 9B1A     	 subs r3,r3,r2
 2206 0048 5B11     	 asrs r3,r3,#5
 2207 004a 5B01     	 lsls r3,r3,#5
 2208 004c 154A     	 ldr r2,.L153+4
 2209 004e 1344     	 add r3,r3,r2
 2210 0050 FB60     	 str r3,[r7,#12]
 844:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2211              	 .loc 3 844 0
 2212 0052 FB68     	 ldr r3,[r7,#12]
 2213 0054 DB7E     	 ldrb r3,[r3,#27]
 2214 0056 002B     	 cmp r3,#0
 2215 0058 03D0     	 beq .L151
 845:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 846:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2216              	 .loc 3 846 0
 2217 005a 6FF00103 	 mvn r3,#1
 2218 005e 7B61     	 str r3,[r7,#20]
 2219 0060 17E0     	 b .L149
 2220              	.L151:
 847:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 848:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 849:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 850:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Fill in all fields of channel */
 851:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar  =   ptr_ch->HCCHAR;
 2221              	 .loc 3 851 0
 2222 0062 3B69     	 ldr r3,[r7,#16]
 2223 0064 1B68     	 ldr r3,[r3]
 2224 0066 BB60     	 str r3,[r7,#8]
 852:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Clear fields */
 853:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar &= (uint32_t)~(USB_CH_HCCHAR_MPS_Msk | USB_CH_HCCHAR_DevAddr_Msk)  ;
 2225              	 .loc 3 853 0
 2226 0068 BA68     	 ldr r2,[r7,#8]
 2227 006a 0F4B     	 ldr r3,.L153+8
 2228 006c 1340     	 ands r3,r3,r2
 2229 006e BB60     	 str r3,[r7,#8]
 854:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Set fields */
 855:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar |= (uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size) | (USB_CH_HCCHARx_DEVADDR(dev_a
 2230              	 .loc 3 855 0
 2231 0070 BB8C     	 ldrh r3,[r7,#36]
 2232 0072 C3F30A02 	 ubfx r2,r3,#0,#11
 2233 0076 FB78     	 ldrb r3,[r7,#3]
 2234 0078 9B05     	 lsls r3,r3,#22
 2235 007a 03F0FE53 	 and r3,r3,#532676608
 2236 007e 1343     	 orrs r3,r3,r2
 2237 0080 BA68     	 ldr r2,[r7,#8]
 2238 0082 1343     	 orrs r3,r3,r2
 2239 0084 BB60     	 str r3,[r7,#8]
 856:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR = hcchar;
 2240              	 .loc 3 856 0
 2241 0086 3B69     	 ldr r3,[r7,#16]
 2242 0088 BA68     	 ldr r2,[r7,#8]
 2243 008a 1A60     	 str r2,[r3]
 857:../Libraries/XMCLib/src/xmc_usbh.c **** 
 858:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2244              	 .loc 3 858 0
 2245 008c FB68     	 ldr r3,[r7,#12]
 2246 008e BA8C     	 ldrh r2,[r7,#36]
 2247 0090 9A82     	 strh r2,[r3,#20]
 2248              	.L149:
 859:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 860:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 861:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 862:../Libraries/XMCLib/src/xmc_usbh.c ****   
 863:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2249              	 .loc 3 863 0
 2250 0092 7B69     	 ldr r3,[r7,#20]
 864:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2251              	 .loc 3 864 0
 2252 0094 1846     	 mov r0,r3
 2253 0096 1C37     	 adds r7,r7,#28
 2254              	.LCFI98:
 2255              	 .cfi_def_cfa_offset 4
 2256 0098 BD46     	 mov sp,r7
 2257              	.LCFI99:
 2258              	 .cfi_def_cfa_register 13
 2259              	 
 2260 009a 5DF8047B 	 ldr r7,[sp],#4
 2261              	.LCFI100:
 2262              	 .cfi_restore 7
 2263              	 .cfi_def_cfa_offset 0
 2264 009e 7047     	 bx lr
 2265              	.L154:
 2266              	 .align 2
 2267              	.L153:
 2268 00a0 00000000 	 .word XMC_USBH0_device
 2269 00a4 00000000 	 .word pipe
 2270 00a8 00F83FE0 	 .word -532678656
 2271              	 .cfi_endproc
 2272              	.LFE199:
 2274              	 .section .text.XMC_USBH_PipeDelete,"ax",%progbits
 2275              	 .align 2
 2276              	 .thumb
 2277              	 .thumb_func
 2279              	XMC_USBH_PipeDelete:
 2280              	.LFB200:
 865:../Libraries/XMCLib/src/xmc_usbh.c **** 
 866:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 867:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 868:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 869:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 870:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 871:../Libraries/XMCLib/src/xmc_usbh.c ****  * Delete pipe from active pipes list. After it is deleted, it can be assigned to new pipe request.
 872:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 873:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 874:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 875:../Libraries/XMCLib/src/xmc_usbh.c **** */
 876:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeDelete (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2281              	 .loc 3 876 0
 2282              	 .cfi_startproc
 2283              	 
 2284              	 
 2285 0000 80B5     	 push {r7,lr}
 2286              	.LCFI101:
 2287              	 .cfi_def_cfa_offset 8
 2288              	 .cfi_offset 7,-8
 2289              	 .cfi_offset 14,-4
 2290 0002 86B0     	 sub sp,sp,#24
 2291              	.LCFI102:
 2292              	 .cfi_def_cfa_offset 32
 2293 0004 00AF     	 add r7,sp,#0
 2294              	.LCFI103:
 2295              	 .cfi_def_cfa_register 7
 2296 0006 7860     	 str r0,[r7,#4]
 877:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 878:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 879:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2297              	 .loc 3 879 0
 2298 0008 0023     	 movs r3,#0
 2299 000a 7B61     	 str r3,[r7,#20]
 880:../Libraries/XMCLib/src/xmc_usbh.c **** 
 881:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2300              	 .loc 3 881 0
 2301 000c 1B4B     	 ldr r3,.L161
 2302 000e 5B7C     	 ldrb r3,[r3,#17]
 2303 0010 002B     	 cmp r3,#0
 2304 0012 03D1     	 bne .L156
 882:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 883:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2305              	 .loc 3 883 0
 2306 0014 4FF0FF33 	 mov r3,#-1
 2307 0018 7B61     	 str r3,[r7,#20]
 2308 001a 2AE0     	 b .L157
 2309              	.L156:
 884:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 885:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 886:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 887:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl == 0U)
 2310              	 .loc 3 887 0
 2311 001c 7B68     	 ldr r3,[r7,#4]
 2312 001e 002B     	 cmp r3,#0
 2313 0020 03D1     	 bne .L158
 888:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 889:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2314              	 .loc 3 889 0
 2315 0022 6FF00403 	 mvn r3,#4
 2316 0026 7B61     	 str r3,[r7,#20]
 2317 0028 23E0     	 b .L157
 2318              	.L158:
 890:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 891:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 892:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 893:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2319              	 .loc 3 893 0
 2320 002a 7B68     	 ldr r3,[r7,#4]
 2321 002c 3B61     	 str r3,[r7,#16]
 894:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_
 2322              	 .loc 3 894 0
 2323 002e 3B69     	 ldr r3,[r7,#16]
 2324 0030 124A     	 ldr r2,.L161
 2325 0032 5268     	 ldr r2,[r2,#4]
 2326 0034 9B1A     	 subs r3,r3,r2
 2327 0036 5B11     	 asrs r3,r3,#5
 2328 0038 5B01     	 lsls r3,r3,#5
 2329 003a 114A     	 ldr r2,.L161+4
 2330 003c 1344     	 add r3,r3,r2
 2331 003e FB60     	 str r3,[r7,#12]
 895:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2332              	 .loc 3 895 0
 2333 0040 FB68     	 ldr r3,[r7,#12]
 2334 0042 DB7E     	 ldrb r3,[r3,#27]
 2335 0044 002B     	 cmp r3,#0
 2336 0046 03D0     	 beq .L159
 896:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 897:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2337              	 .loc 3 897 0
 2338 0048 6FF00103 	 mvn r3,#1
 2339 004c 7B61     	 str r3,[r7,#20]
 2340 004e 10E0     	 b .L157
 2341              	.L159:
 898:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 899:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 900:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 901:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR            = 0U;
 2342              	 .loc 3 901 0
 2343 0050 3B69     	 ldr r3,[r7,#16]
 2344 0052 0022     	 movs r2,#0
 2345 0054 1A60     	 str r2,[r3]
 902:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT             = 0U;
 2346              	 .loc 3 902 0
 2347 0056 3B69     	 ldr r3,[r7,#16]
 2348 0058 0022     	 movs r2,#0
 2349 005a 9A60     	 str r2,[r3,#8]
 903:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK          = 0U;
 2350              	 .loc 3 903 0
 2351 005c 3B69     	 ldr r3,[r7,#16]
 2352 005e 0022     	 movs r2,#0
 2353 0060 DA60     	 str r2,[r3,#12]
 904:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE = 0U;
 2354              	 .loc 3 904 0
 2355 0062 3B69     	 ldr r3,[r7,#16]
 2356 0064 0022     	 movs r2,#0
 2357 0066 1A61     	 str r2,[r3,#16]
 905:../Libraries/XMCLib/src/xmc_usbh.c **** 
 906:../Libraries/XMCLib/src/xmc_usbh.c ****         memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));
 2358              	 .loc 3 906 0
 2359 0068 F868     	 ldr r0,[r7,#12]
 2360 006a 0021     	 movs r1,#0
 2361 006c 2022     	 movs r2,#32
 2362 006e FFF7FEFF 	 bl memset
 2363              	.L157:
 907:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 908:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 909:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 910:../Libraries/XMCLib/src/xmc_usbh.c **** 
 911:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2364              	 .loc 3 911 0
 2365 0072 7B69     	 ldr r3,[r7,#20]
 912:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2366              	 .loc 3 912 0
 2367 0074 1846     	 mov r0,r3
 2368 0076 1837     	 adds r7,r7,#24
 2369              	.LCFI104:
 2370              	 .cfi_def_cfa_offset 8
 2371 0078 BD46     	 mov sp,r7
 2372              	.LCFI105:
 2373              	 .cfi_def_cfa_register 13
 2374              	 
 2375 007a 80BD     	 pop {r7,pc}
 2376              	.L162:
 2377              	 .align 2
 2378              	.L161:
 2379 007c 00000000 	 .word XMC_USBH0_device
 2380 0080 00000000 	 .word pipe
 2381              	 .cfi_endproc
 2382              	.LFE200:
 2384              	 .section .text.XMC_USBH_PipeReset,"ax",%progbits
 2385              	 .align 2
 2386              	 .thumb
 2387              	 .thumb_func
 2389              	XMC_USBH_PipeReset:
 2390              	.LFB201:
 913:../Libraries/XMCLib/src/xmc_usbh.c **** 
 914:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 915:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 916:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 917:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 918:../Libraries/XMCLib/src/xmc_usbh.c ****  * Reset pipe by clearing the interrupt mask and resetting the transfer control register.\n
 919:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 920:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 921:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
 922:../Libraries/XMCLib/src/xmc_usbh.c **** */
 923:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeReset (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2391              	 .loc 3 923 0
 2392              	 .cfi_startproc
 2393              	 
 2394              	 
 2395              	 
 2396 0000 80B4     	 push {r7}
 2397              	.LCFI106:
 2398              	 .cfi_def_cfa_offset 4
 2399              	 .cfi_offset 7,-4
 2400 0002 87B0     	 sub sp,sp,#28
 2401              	.LCFI107:
 2402              	 .cfi_def_cfa_offset 32
 2403 0004 00AF     	 add r7,sp,#0
 2404              	.LCFI108:
 2405              	 .cfi_def_cfa_register 7
 2406 0006 7860     	 str r0,[r7,#4]
 924:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 925:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 926:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2407              	 .loc 3 926 0
 2408 0008 0023     	 movs r3,#0
 2409 000a 7B61     	 str r3,[r7,#20]
 927:../Libraries/XMCLib/src/xmc_usbh.c **** 
 928:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2410              	 .loc 3 928 0
 2411 000c 184B     	 ldr r3,.L169
 2412 000e 5B7C     	 ldrb r3,[r3,#17]
 2413 0010 002B     	 cmp r3,#0
 2414 0012 03D1     	 bne .L164
 929:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 930:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2415              	 .loc 3 930 0
 2416 0014 4FF0FF33 	 mov r3,#-1
 2417 0018 7B61     	 str r3,[r7,#20]
 2418 001a 22E0     	 b .L165
 2419              	.L164:
 931:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 932:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 933:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 934:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2420              	 .loc 3 934 0
 2421 001c 7B68     	 ldr r3,[r7,#4]
 2422 001e 002B     	 cmp r3,#0
 2423 0020 03D1     	 bne .L166
 935:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 936:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2424              	 .loc 3 936 0
 2425 0022 6FF00403 	 mvn r3,#4
 2426 0026 7B61     	 str r3,[r7,#20]
 2427 0028 1BE0     	 b .L165
 2428              	.L166:
 937:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 938:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 939:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 940:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2429              	 .loc 3 940 0
 2430 002a 7B68     	 ldr r3,[r7,#4]
 2431 002c 3B61     	 str r3,[r7,#16]
 941:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_
 2432              	 .loc 3 941 0
 2433 002e 3B69     	 ldr r3,[r7,#16]
 2434 0030 0F4A     	 ldr r2,.L169
 2435 0032 5268     	 ldr r2,[r2,#4]
 2436 0034 9B1A     	 subs r3,r3,r2
 2437 0036 5B11     	 asrs r3,r3,#5
 2438 0038 5B01     	 lsls r3,r3,#5
 2439 003a 0E4A     	 ldr r2,.L169+4
 2440 003c 1344     	 add r3,r3,r2
 2441 003e FB60     	 str r3,[r7,#12]
 942:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2442              	 .loc 3 942 0
 2443 0040 FB68     	 ldr r3,[r7,#12]
 2444 0042 DB7E     	 ldrb r3,[r3,#27]
 2445 0044 002B     	 cmp r3,#0
 2446 0046 03D0     	 beq .L167
 943:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 944:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2447              	 .loc 3 944 0
 2448 0048 6FF00103 	 mvn r3,#1
 2449 004c 7B61     	 str r3,[r7,#20]
 2450 004e 08E0     	 b .L165
 2451              	.L167:
 945:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 946:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 947:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 948:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT    = 0U;
 2452              	 .loc 3 948 0
 2453 0050 3B69     	 ldr r3,[r7,#16]
 2454 0052 0022     	 movs r2,#0
 2455 0054 9A60     	 str r2,[r3,#8]
 949:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK = 0U;
 2456              	 .loc 3 949 0
 2457 0056 3B69     	 ldr r3,[r7,#16]
 2458 0058 0022     	 movs r2,#0
 2459 005a DA60     	 str r2,[r3,#12]
 950:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE   = 0U;
 2460              	 .loc 3 950 0
 2461 005c 3B69     	 ldr r3,[r7,#16]
 2462 005e 0022     	 movs r2,#0
 2463 0060 1A61     	 str r2,[r3,#16]
 2464              	.L165:
 951:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 952:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 953:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 954:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2465              	 .loc 3 954 0
 2466 0062 7B69     	 ldr r3,[r7,#20]
 955:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2467              	 .loc 3 955 0
 2468 0064 1846     	 mov r0,r3
 2469 0066 1C37     	 adds r7,r7,#28
 2470              	.LCFI109:
 2471              	 .cfi_def_cfa_offset 4
 2472 0068 BD46     	 mov sp,r7
 2473              	.LCFI110:
 2474              	 .cfi_def_cfa_register 13
 2475              	 
 2476 006a 5DF8047B 	 ldr r7,[sp],#4
 2477              	.LCFI111:
 2478              	 .cfi_restore 7
 2479              	 .cfi_def_cfa_offset 0
 2480 006e 7047     	 bx lr
 2481              	.L170:
 2482              	 .align 2
 2483              	.L169:
 2484 0070 00000000 	 .word XMC_USBH0_device
 2485 0074 00000000 	 .word pipe
 2486              	 .cfi_endproc
 2487              	.LFE201:
 2489              	 .section .text.XMC_USBH_PipeTransfer,"ax",%progbits
 2490              	 .align 2
 2491              	 .thumb
 2492              	 .thumb_func
 2494              	XMC_USBH_PipeTransfer:
 2495              	.LFB202:
 956:../Libraries/XMCLib/src/xmc_usbh.c **** 
 957:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 958:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 959:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param packet Packet information with bit masks to represent packet data toggle information and 
 960:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_DATA0 / \ref XMC_USBH_PACKET_DATA1, \ref XMC_USBH_PACKET_SETU
 961:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_OUT / \ref XMC_USBH_PACKET_IN
 962:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param data Pointer to buffer with data to send or for received data to be stored.
 963:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param num Number of data bytes to transfer
 964:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 965:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 966:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
 967:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Transfer packets through USB Pipe. Handles transfer of multiple packets using the pipe transfer
 968:../Libraries/XMCLib/src/xmc_usbh.c ****  *  The pipe event callback function will be called when the transfer is completed.\n
 969:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 970:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 971:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset() \n
 972:../Libraries/XMCLib/src/xmc_usbh.c **** */
 973:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransfer (XMC_USBH_PIPE_HANDLE pipe_hndl, uint32_t packet, uint8_t *dat
 2496              	 .loc 3 973 0
 2497              	 .cfi_startproc
 2498              	 
 2499              	 
 2500 0000 80B5     	 push {r7,lr}
 2501              	.LCFI112:
 2502              	 .cfi_def_cfa_offset 8
 2503              	 .cfi_offset 7,-8
 2504              	 .cfi_offset 14,-4
 2505 0002 86B0     	 sub sp,sp,#24
 2506              	.LCFI113:
 2507              	 .cfi_def_cfa_offset 32
 2508 0004 00AF     	 add r7,sp,#0
 2509              	.LCFI114:
 2510              	 .cfi_def_cfa_register 7
 2511 0006 F860     	 str r0,[r7,#12]
 2512 0008 B960     	 str r1,[r7,#8]
 2513 000a 7A60     	 str r2,[r7,#4]
 2514 000c 3B60     	 str r3,[r7]
 974:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
 975:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2515              	 .loc 3 975 0
 2516 000e 0023     	 movs r3,#0
 2517 0010 7B61     	 str r3,[r7,#20]
 976:../Libraries/XMCLib/src/xmc_usbh.c **** 
 977:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2518              	 .loc 3 977 0
 2519 0012 3F4B     	 ldr r3,.L180
 2520 0014 5B7C     	 ldrb r3,[r3,#17]
 2521 0016 002B     	 cmp r3,#0
 2522 0018 03D1     	 bne .L172
 978:../Libraries/XMCLib/src/xmc_usbh.c ****   { 
 979:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2523              	 .loc 3 979 0
 2524 001a 4FF0FF33 	 mov r3,#-1
 2525 001e 7B61     	 str r3,[r7,#20]
 2526 0020 71E0     	 b .L173
 2527              	.L172:
 980:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 981:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 982:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 983:../Libraries/XMCLib/src/xmc_usbh.c **** 
 984:../Libraries/XMCLib/src/xmc_usbh.c ****     if(!(((((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_OUT) ||
 2528              	 .loc 3 984 0
 2529 0022 BB68     	 ldr r3,[r7,#8]
 2530 0024 03F00F03 	 and r3,r3,#15
 2531 0028 022B     	 cmp r3,#2
 2532 002a 0DD0     	 beq .L174
 985:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2533              	 .loc 3 985 0 discriminator 1
 2534 002c BB68     	 ldr r3,[r7,#8]
 2535 002e 03F00F03 	 and r3,r3,#15
 984:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2536              	 .loc 3 984 0 discriminator 1
 2537 0032 032B     	 cmp r3,#3
 2538 0034 08D0     	 beq .L174
 986:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_SETUP )))
 2539              	 .loc 3 986 0 discriminator 2
 2540 0036 BB68     	 ldr r3,[r7,#8]
 2541 0038 03F00F03 	 and r3,r3,#15
 984:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2542              	 .loc 3 984 0 discriminator 2
 2543 003c 012B     	 cmp r3,#1
 2544 003e 03D0     	 beq .L174
 987:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 988:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2545              	 .loc 3 988 0
 2546 0040 6FF00403 	 mvn r3,#4
 2547 0044 7B61     	 str r3,[r7,#20]
 2548 0046 5EE0     	 b .L173
 2549              	.L174:
 989:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 990:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 991:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 992:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pipe_hndl  == 0U)
 2550              	 .loc 3 992 0
 2551 0048 FB68     	 ldr r3,[r7,#12]
 2552 004a 002B     	 cmp r3,#0
 2553 004c 03D1     	 bne .L175
 993:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 994:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2554              	 .loc 3 994 0
 2555 004e 6FF00403 	 mvn r3,#4
 2556 0052 7B61     	 str r3,[r7,#20]
 2557 0054 57E0     	 b .L173
 2558              	.L175:
 995:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 996:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 997:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 998:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk) == 0U)
 2559              	 .loc 3 998 0
 2560 0056 2E4B     	 ldr r3,.L180
 2561 0058 1B68     	 ldr r3,[r3]
 2562 005a D3F84034 	 ldr r3,[r3,#1088]
 2563 005e 03F00103 	 and r3,r3,#1
 2564 0062 002B     	 cmp r3,#0
 2565 0064 03D1     	 bne .L176
 999:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1000:../Libraries/XMCLib/src/xmc_usbh.c ****           status = XMC_USBH_DRIVER_ERROR;
 2566              	 .loc 3 1000 0
 2567 0066 4FF0FF33 	 mov r3,#-1
 2568 006a 7B61     	 str r3,[r7,#20]
 2569 006c 4BE0     	 b .L173
 2570              	.L176:
1001:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1002:../Libraries/XMCLib/src/xmc_usbh.c ****         else
1003:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1004:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)
 2571              	 .loc 3 1004 0
 2572 006e FB68     	 ldr r3,[r7,#12]
 2573 0070 274A     	 ldr r2,.L180
 2574 0072 5268     	 ldr r2,[r2,#4]
 2575 0074 9B1A     	 subs r3,r3,r2
 2576 0076 5B11     	 asrs r3,r3,#5
 2577 0078 5B01     	 lsls r3,r3,#5
 2578 007a 264A     	 ldr r2,.L180+4
 2579 007c 1344     	 add r3,r3,r2
 2580 007e 3B61     	 str r3,[r7,#16]
1005:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->in_use != 0U)
 2581              	 .loc 3 1005 0
 2582 0080 3B69     	 ldr r3,[r7,#16]
 2583 0082 DB7E     	 ldrb r3,[r3,#27]
 2584 0084 002B     	 cmp r3,#0
 2585 0086 03D0     	 beq .L177
1006:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1007:../Libraries/XMCLib/src/xmc_usbh.c ****             status = XMC_USBH_DRIVER_ERROR_BUSY;
 2586              	 .loc 3 1007 0
 2587 0088 6FF00103 	 mvn r3,#1
 2588 008c 7B61     	 str r3,[r7,#20]
 2589 008e 3AE0     	 b .L173
 2590              	.L177:
1008:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1009:../Libraries/XMCLib/src/xmc_usbh.c ****           else
1010:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1011:../Libraries/XMCLib/src/xmc_usbh.c ****             /* Prepare transfer information */
1012:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet                = packet;
 2591              	 .loc 3 1012 0
 2592 0090 3B69     	 ldr r3,[r7,#16]
 2593 0092 BA68     	 ldr r2,[r7,#8]
 2594 0094 1A60     	 str r2,[r3]
1013:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->data                  = data;
 2595              	 .loc 3 1013 0
 2596 0096 3B69     	 ldr r3,[r7,#16]
 2597 0098 7A68     	 ldr r2,[r7,#4]
 2598 009a 5A60     	 str r2,[r3,#4]
1014:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num                   = num;
 2599              	 .loc 3 1014 0
 2600 009c 3B69     	 ldr r3,[r7,#16]
 2601 009e 3A68     	 ldr r2,[r7]
 2602 00a0 9A60     	 str r2,[r3,#8]
1015:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total = 0U;
 2603              	 .loc 3 1015 0
 2604 00a2 3B69     	 ldr r3,[r7,#16]
 2605 00a4 0022     	 movs r2,#0
 2606 00a6 DA60     	 str r2,[r3,#12]
1016:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring      = 0U;
 2607              	 .loc 3 1016 0
 2608 00a8 3B69     	 ldr r3,[r7,#16]
 2609 00aa 0022     	 movs r2,#0
 2610 00ac 1A61     	 str r2,[r3,#16]
1017:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use                = 0U;
 2611              	 .loc 3 1017 0
 2612 00ae 3B69     	 ldr r3,[r7,#16]
 2613 00b0 0022     	 movs r2,#0
 2614 00b2 DA76     	 strb r2,[r3,#27]
1018:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active       = 0U;
 2615              	 .loc 3 1018 0
 2616 00b4 3B69     	 ldr r3,[r7,#16]
 2617 00b6 0022     	 movs r2,#0
 2618 00b8 1A77     	 strb r2,[r3,#28]
1019:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered   = 0U;
 2619              	 .loc 3 1019 0
 2620 00ba 3B69     	 ldr r3,[r7,#16]
 2621 00bc 0022     	 movs r2,#0
 2622 00be 5A77     	 strb r2,[r3,#29]
1020:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event                 = 0U;
 2623              	 .loc 3 1020 0
 2624 00c0 3B69     	 ldr r3,[r7,#16]
 2625 00c2 0022     	 movs r2,#0
 2626 00c4 9A77     	 strb r2,[r3,#30]
1021:../Libraries/XMCLib/src/xmc_usbh.c **** 
1022:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->interval 
 2627              	 .loc 3 1022 0
 2628 00c6 3B69     	 ldr r3,[r7,#16]
 2629 00c8 9B7E     	 ldrb r3,[r3,#26]
 2630 00ca 032B     	 cmp r3,#3
 2631 00cc 07D1     	 bne .L178
 2632              	 .loc 3 1022 0 is_stmt 0 discriminator 1
 2633 00ce 3B69     	 ldr r3,[r7,#16]
 2634 00d0 1B8B     	 ldrh r3,[r3,#24]
 2635 00d2 002B     	 cmp r3,#0
 2636 00d4 03D0     	 beq .L178
1023:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U; /* transfer will be started inside interrupt (SOF
 2637              	 .loc 3 1023 0 is_stmt 1
 2638 00d6 3B69     	 ldr r3,[r7,#16]
 2639 00d8 0122     	 movs r2,#1
 2640 00da DA76     	 strb r2,[r3,#27]
 2641 00dc 13E0     	 b .L173
 2642              	.L178:
1024:../Libraries/XMCLib/src/xmc_usbh.c ****             } else {
1025:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->transfer_active     = 1U;
 2643              	 .loc 3 1025 0
 2644 00de 3B69     	 ldr r3,[r7,#16]
 2645 00e0 0122     	 movs r2,#1
 2646 00e2 1A77     	 strb r2,[r3,#28]
1026:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U;
 2647              	 .loc 3 1026 0
 2648 00e4 3B69     	 ldr r3,[r7,#16]
 2649 00e6 0122     	 movs r2,#1
 2650 00e8 DA76     	 strb r2,[r3,#27]
1027:../Libraries/XMCLib/src/xmc_usbh.c ****               if(XMC_lStartTransfer (ptr_pipe, (USB0_CH_TypeDef *)pipe_hndl) == false)
 2651              	 .loc 3 1027 0
 2652 00ea FB68     	 ldr r3,[r7,#12]
 2653 00ec 3869     	 ldr r0,[r7,#16]
 2654 00ee 1946     	 mov r1,r3
 2655 00f0 FFF7FEFF 	 bl XMC_lStartTransfer
 2656 00f4 0346     	 mov r3,r0
 2657 00f6 83F00103 	 eor r3,r3,#1
 2658 00fa DBB2     	 uxtb r3,r3
 2659 00fc 002B     	 cmp r3,#0
 2660 00fe 02D0     	 beq .L173
1028:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1029:../Libraries/XMCLib/src/xmc_usbh.c ****                 status = XMC_USBH_DRIVER_ERROR;
 2661              	 .loc 3 1029 0
 2662 0100 4FF0FF33 	 mov r3,#-1
 2663 0104 7B61     	 str r3,[r7,#20]
 2664              	.L173:
1030:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1031:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1032:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1033:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1034:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1035:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1036:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1037:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2665              	 .loc 3 1037 0
 2666 0106 7B69     	 ldr r3,[r7,#20]
1038:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2667              	 .loc 3 1038 0
 2668 0108 1846     	 mov r0,r3
 2669 010a 1837     	 adds r7,r7,#24
 2670              	.LCFI115:
 2671              	 .cfi_def_cfa_offset 8
 2672 010c BD46     	 mov sp,r7
 2673              	.LCFI116:
 2674              	 .cfi_def_cfa_register 13
 2675              	 
 2676 010e 80BD     	 pop {r7,pc}
 2677              	.L181:
 2678              	 .align 2
 2679              	.L180:
 2680 0110 00000000 	 .word XMC_USBH0_device
 2681 0114 00000000 	 .word pipe
 2682              	 .cfi_endproc
 2683              	.LFE202:
 2685              	 .section .text.XMC_USBH_PipeTransferGetResult,"ax",%progbits
 2686              	 .align 2
 2687              	 .thumb
 2688              	 .thumb_func
 2690              	XMC_USBH_PipeTransferGetResult:
 2691              	.LFB203:
1039:../Libraries/XMCLib/src/xmc_usbh.c **** 
1040:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1041:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1042:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return uint32_t Number of successfully transferred data bytes
1043:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1044:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
1045:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Get result of USB Pipe transfer.
1046:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1047:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1048:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1049:../Libraries/XMCLib/src/xmc_usbh.c **** */
1050:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2692              	 .loc 3 1050 0
 2693              	 .cfi_startproc
 2694              	 
 2695              	 
 2696              	 
 2697 0000 80B4     	 push {r7}
 2698              	.LCFI117:
 2699              	 .cfi_def_cfa_offset 4
 2700              	 .cfi_offset 7,-4
 2701 0002 85B0     	 sub sp,sp,#20
 2702              	.LCFI118:
 2703              	 .cfi_def_cfa_offset 24
 2704 0004 00AF     	 add r7,sp,#0
 2705              	.LCFI119:
 2706              	 .cfi_def_cfa_register 7
 2707 0006 7860     	 str r0,[r7,#4]
1051:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t status;
1052:../Libraries/XMCLib/src/xmc_usbh.c ****   if (pipe_hndl == 0U)
 2708              	 .loc 3 1052 0
 2709 0008 7B68     	 ldr r3,[r7,#4]
 2710 000a 002B     	 cmp r3,#0
 2711 000c 02D1     	 bne .L183
1053:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1054:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2712              	 .loc 3 1054 0
 2713 000e 0023     	 movs r3,#0
 2714 0010 FB60     	 str r3,[r7,#12]
 2715 0012 0AE0     	 b .L184
 2716              	.L183:
1055:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1056:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1057:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1058:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channe
 2717              	 .loc 3 1058 0
 2718 0014 7B68     	 ldr r3,[r7,#4]
 2719 0016 084A     	 ldr r2,.L186
 2720 0018 5268     	 ldr r2,[r2,#4]
 2721 001a 9B1A     	 subs r3,r3,r2
 2722 001c 5B11     	 asrs r3,r3,#5
 2723 001e 074A     	 ldr r2,.L186+4
 2724 0020 5B01     	 lsls r3,r3,#5
 2725 0022 1344     	 add r3,r3,r2
 2726 0024 0833     	 adds r3,r3,#8
 2727 0026 5B68     	 ldr r3,[r3,#4]
 2728 0028 FB60     	 str r3,[r7,#12]
 2729              	.L184:
1059:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1060:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2730              	 .loc 3 1060 0
 2731 002a FB68     	 ldr r3,[r7,#12]
1061:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2732              	 .loc 3 1061 0
 2733 002c 1846     	 mov r0,r3
 2734 002e 1437     	 adds r7,r7,#20
 2735              	.LCFI120:
 2736              	 .cfi_def_cfa_offset 4
 2737 0030 BD46     	 mov sp,r7
 2738              	.LCFI121:
 2739              	 .cfi_def_cfa_register 13
 2740              	 
 2741 0032 5DF8047B 	 ldr r7,[sp],#4
 2742              	.LCFI122:
 2743              	 .cfi_restore 7
 2744              	 .cfi_def_cfa_offset 0
 2745 0036 7047     	 bx lr
 2746              	.L187:
 2747              	 .align 2
 2748              	.L186:
 2749 0038 00000000 	 .word XMC_USBH0_device
 2750 003c 00000000 	 .word pipe
 2751              	 .cfi_endproc
 2752              	.LFE203:
 2754              	 .section .text.XMC_USBH_PipeTransferAbort,"ax",%progbits
 2755              	 .align 2
 2756              	 .thumb
 2757              	 .thumb_func
 2759              	XMC_USBH_PipeTransferAbort:
 2760              	.LFB204:
1062:../Libraries/XMCLib/src/xmc_usbh.c **** 
1063:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1064:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1065:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
1066:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1067:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1068:../Libraries/XMCLib/src/xmc_usbh.c ****  * Abort current USB Pipe transfer.\n
1069:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1070:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1071:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1072:../Libraries/XMCLib/src/xmc_usbh.c **** */
1073:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransferAbort (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2761              	 .loc 3 1073 0
 2762              	 .cfi_startproc
 2763              	 
 2764              	 
 2765 0000 80B5     	 push {r7,lr}
 2766              	.LCFI123:
 2767              	 .cfi_def_cfa_offset 8
 2768              	 .cfi_offset 7,-8
 2769              	 .cfi_offset 14,-4
 2770 0002 86B0     	 sub sp,sp,#24
 2771              	.LCFI124:
 2772              	 .cfi_def_cfa_offset 32
 2773 0004 00AF     	 add r7,sp,#0
 2774              	.LCFI125:
 2775              	 .cfi_def_cfa_register 7
 2776 0006 7860     	 str r0,[r7,#4]
1074:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1075:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1076:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t timeout;
1077:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_ERROR;
 2777              	 .loc 3 1077 0
 2778 0008 4FF0FF33 	 mov r3,#-1
 2779 000c 3B61     	 str r3,[r7,#16]
1078:../Libraries/XMCLib/src/xmc_usbh.c ****   
1079:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch = (USB0_CH_TypeDef *) pipe_hndl;
 2780              	 .loc 3 1079 0
 2781 000e 7B68     	 ldr r3,[r7,#4]
 2782 0010 FB60     	 str r3,[r7,#12]
1080:../Libraries/XMCLib/src/xmc_usbh.c ****   
1081:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2783              	 .loc 3 1081 0
 2784 0012 2F4B     	 ldr r3,.L196
 2785 0014 5B7C     	 ldrb r3,[r3,#17]
 2786 0016 002B     	 cmp r3,#0
 2787 0018 54D0     	 beq .L189
1082:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1083:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Error in power state*/
1084:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1085:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1086:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1087:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2788              	 .loc 3 1087 0
 2789 001a 7B68     	 ldr r3,[r7,#4]
 2790 001c 002B     	 cmp r3,#0
 2791 001e 03D1     	 bne .L190
1088:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1089:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2792              	 .loc 3 1089 0
 2793 0020 6FF00403 	 mvn r3,#4
 2794 0024 3B61     	 str r3,[r7,#16]
 2795 0026 4DE0     	 b .L189
 2796              	.L190:
1090:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1091:../Libraries/XMCLib/src/xmc_usbh.c ****     else
1092:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1093:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2797              	 .loc 3 1093 0
 2798 0028 FB68     	 ldr r3,[r7,#12]
 2799 002a 294A     	 ldr r2,.L196
 2800 002c 5268     	 ldr r2,[r2,#4]
 2801 002e 9B1A     	 subs r3,r3,r2
 2802 0030 5B11     	 asrs r3,r3,#5
 2803 0032 5B01     	 lsls r3,r3,#5
 2804 0034 274A     	 ldr r2,.L196+4
 2805 0036 1344     	 add r3,r3,r2
 2806 0038 BB60     	 str r3,[r7,#8]
1094:../Libraries/XMCLib/src/xmc_usbh.c **** 
1095:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U) {
 2807              	 .loc 3 1095 0
 2808 003a BB68     	 ldr r3,[r7,#8]
 2809 003c DB7E     	 ldrb r3,[r3,#27]
 2810 003e 002B     	 cmp r3,#0
 2811 0040 40D0     	 beq .L189
1096:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->in_use = 0U;
 2812              	 .loc 3 1096 0
 2813 0042 BB68     	 ldr r3,[r7,#8]
 2814 0044 0022     	 movs r2,#0
 2815 0046 DA76     	 strb r2,[r3,#27]
1097:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Disable channel if not yet halted */
1098:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) == 0U)
 2816              	 .loc 3 1098 0
 2817 0048 FB68     	 ldr r3,[r7,#12]
 2818 004a 9B68     	 ldr r3,[r3,#8]
 2819 004c 03F00203 	 and r3,r3,#2
 2820 0050 002B     	 cmp r3,#0
 2821 0052 37D1     	 bne .L189
1099:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1100:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_ch->HCCHAR & USB_CH_HCCHAR_ChEna_Msk)
 2822              	 .loc 3 1100 0
 2823 0054 FB68     	 ldr r3,[r7,#12]
 2824 0056 1B68     	 ldr r3,[r3]
 2825 0058 002B     	 cmp r3,#0
 2826 005a 33DA     	 bge .L189
1101:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1102:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;
 2827              	 .loc 3 1102 0
 2828 005c FB68     	 ldr r3,[r7,#12]
 2829 005e 0022     	 movs r2,#0
 2830 0060 DA60     	 str r2,[r3,#12]
1103:../Libraries/XMCLib/src/xmc_usbh.c ****             (void)XMC_USBH_osDelay(1U);
 2831              	 .loc 3 1103 0
 2832 0062 0120     	 movs r0,#1
 2833 0064 FFF7FEFF 	 bl XMC_USBH_osDelay
1104:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_ch->HCINT & USB_CH_HCINT_NAK_Msk) {
 2834              	 .loc 3 1104 0
 2835 0068 FB68     	 ldr r3,[r7,#12]
 2836 006a 9B68     	 ldr r3,[r3,#8]
 2837 006c 03F01003 	 and r3,r3,#16
 2838 0070 002B     	 cmp r3,#0
 2839 0072 06D0     	 beq .L191
1105:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;    /* Clear all interrupts */
 2840              	 .loc 3 1105 0
 2841 0074 FB68     	 ldr r3,[r7,#12]
 2842 0076 40F2BB72 	 movw r2,#1979
 2843 007a 9A60     	 str r2,[r3,#8]
1106:../Libraries/XMCLib/src/xmc_usbh.c ****               status = XMC_USBH_DRIVER_OK;
 2844              	 .loc 3 1106 0
 2845 007c 0023     	 movs r3,#0
 2846 007e 3B61     	 str r3,[r7,#16]
 2847 0080 20E0     	 b .L189
 2848              	.L191:
1107:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1108:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1109:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1110:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;      /* Clear all interrupts */
 2849              	 .loc 3 1110 0
 2850 0082 FB68     	 ldr r3,[r7,#12]
 2851 0084 40F2BB72 	 movw r2,#1979
 2852 0088 9A60     	 str r2,[r3,#8]
1111:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR =  (uint32_t)(ptr_ch->HCCHAR | USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR
 2853              	 .loc 3 1111 0
 2854 008a FB68     	 ldr r3,[r7,#12]
 2855 008c 1B68     	 ldr r3,[r3]
 2856 008e 43F04042 	 orr r2,r3,#-1073741824
 2857 0092 FB68     	 ldr r3,[r7,#12]
 2858 0094 1A60     	 str r2,[r3]
1112:../Libraries/XMCLib/src/xmc_usbh.c **** 
1113:../Libraries/XMCLib/src/xmc_usbh.c ****               /* wait until channel is halted */
1114:../Libraries/XMCLib/src/xmc_usbh.c ****               for (timeout = 0U; timeout < 5000U; timeout++) {
 2859              	 .loc 3 1114 0
 2860 0096 0023     	 movs r3,#0
 2861 0098 7B61     	 str r3,[r7,#20]
 2862 009a 0EE0     	 b .L192
 2863              	.L194:
1115:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2864              	 .loc 3 1115 0
 2865 009c FB68     	 ldr r3,[r7,#12]
 2866 009e 9B68     	 ldr r3,[r3,#8]
 2867 00a0 03F00203 	 and r3,r3,#2
 2868 00a4 002B     	 cmp r3,#0
 2869 00a6 05D0     	 beq .L193
1116:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_ch->HCINT = USB_CH_HCINTx_ALL;
 2870              	 .loc 3 1116 0
 2871 00a8 FB68     	 ldr r3,[r7,#12]
 2872 00aa 40F2BB72 	 movw r2,#1979
 2873 00ae 9A60     	 str r2,[r3,#8]
1117:../Libraries/XMCLib/src/xmc_usbh.c ****                   status = XMC_USBH_DRIVER_OK;
 2874              	 .loc 3 1117 0
 2875 00b0 0023     	 movs r3,#0
 2876 00b2 3B61     	 str r3,[r7,#16]
 2877              	.L193:
1114:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2878              	 .loc 3 1114 0 discriminator 2
 2879 00b4 7B69     	 ldr r3,[r7,#20]
 2880 00b6 0133     	 adds r3,r3,#1
 2881 00b8 7B61     	 str r3,[r7,#20]
 2882              	.L192:
1114:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2883              	 .loc 3 1114 0 is_stmt 0 discriminator 1
 2884 00ba 7B69     	 ldr r3,[r7,#20]
 2885 00bc 41F28732 	 movw r2,#4999
 2886 00c0 9342     	 cmp r3,r2
 2887 00c2 EBD9     	 bls .L194
 2888              	.L189:
1118:../Libraries/XMCLib/src/xmc_usbh.c ****                 }
1119:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1120:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1121:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1122:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1123:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1124:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1125:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1126:../Libraries/XMCLib/src/xmc_usbh.c **** 
1127:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2889              	 .loc 3 1127 0 is_stmt 1
 2890 00c4 3B69     	 ldr r3,[r7,#16]
1128:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2891              	 .loc 3 1128 0
 2892 00c6 1846     	 mov r0,r3
 2893 00c8 1837     	 adds r7,r7,#24
 2894              	.LCFI126:
 2895              	 .cfi_def_cfa_offset 8
 2896 00ca BD46     	 mov sp,r7
 2897              	.LCFI127:
 2898              	 .cfi_def_cfa_register 13
 2899              	 
 2900 00cc 80BD     	 pop {r7,pc}
 2901              	.L197:
 2902 00ce 00BF     	 .align 2
 2903              	.L196:
 2904 00d0 00000000 	 .word XMC_USBH0_device
 2905 00d4 00000000 	 .word pipe
 2906              	 .cfi_endproc
 2907              	.LFE204:
 2909              	 .section .text.XMC_USBH_GetFrameNumber,"ax",%progbits
 2910              	 .align 2
 2911              	 .thumb
 2912              	 .thumb_func
 2914              	XMC_USBH_GetFrameNumber:
 2915              	.LFB205:
1129:../Libraries/XMCLib/src/xmc_usbh.c **** 
1130:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1131:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Frame number.
1132:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1133:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1134:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB Frame Number.
1135:../Libraries/XMCLib/src/xmc_usbh.c **** */
1136:../Libraries/XMCLib/src/xmc_usbh.c **** static uint16_t XMC_USBH_GetFrameNumber (void)
1137:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2916              	 .loc 3 1137 0
 2917              	 .cfi_startproc
 2918              	 
 2919              	 
 2920              	 
 2921 0000 80B4     	 push {r7}
 2922              	.LCFI128:
 2923              	 .cfi_def_cfa_offset 4
 2924              	 .cfi_offset 7,-4
 2925 0002 83B0     	 sub sp,sp,#12
 2926              	.LCFI129:
 2927              	 .cfi_def_cfa_offset 16
 2928 0004 00AF     	 add r7,sp,#0
 2929              	.LCFI130:
 2930              	 .cfi_def_cfa_register 7
1138:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t status;
1139:../Libraries/XMCLib/src/xmc_usbh.c ****   
1140:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2931              	 .loc 3 1140 0
 2932 0006 0B4B     	 ldr r3,.L202
 2933 0008 5B7C     	 ldrb r3,[r3,#17]
 2934 000a 002B     	 cmp r3,#0
 2935 000c 02D1     	 bne .L199
1141:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1142:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2936              	 .loc 3 1142 0
 2937 000e 0023     	 movs r3,#0
 2938 0010 FB80     	 strh r3,[r7,#6]
 2939 0012 07E0     	 b .L200
 2940              	.L199:
1143:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1144:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1145:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1146:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (uint16_t)((XMC_USBH0_device.global_register->HFNUM) & 0xFFFU);
 2941              	 .loc 3 1146 0
 2942 0014 074B     	 ldr r3,.L202
 2943 0016 1B68     	 ldr r3,[r3]
 2944 0018 D3F80834 	 ldr r3,[r3,#1032]
 2945 001c 9BB2     	 uxth r3,r3
 2946 001e C3F30B03 	 ubfx r3,r3,#0,#12
 2947 0022 FB80     	 strh r3,[r7,#6]
 2948              	.L200:
1147:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1148:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2949              	 .loc 3 1148 0
 2950 0024 FB88     	 ldrh r3,[r7,#6]
1149:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2951              	 .loc 3 1149 0
 2952 0026 1846     	 mov r0,r3
 2953 0028 0C37     	 adds r7,r7,#12
 2954              	.LCFI131:
 2955              	 .cfi_def_cfa_offset 4
 2956 002a BD46     	 mov sp,r7
 2957              	.LCFI132:
 2958              	 .cfi_def_cfa_register 13
 2959              	 
 2960 002c 5DF8047B 	 ldr r7,[sp],#4
 2961              	.LCFI133:
 2962              	 .cfi_restore 7
 2963              	 .cfi_def_cfa_offset 0
 2964 0030 7047     	 bx lr
 2965              	.L203:
 2966 0032 00BF     	 .align 2
 2967              	.L202:
 2968 0034 00000000 	 .word XMC_USBH0_device
 2969              	 .cfi_endproc
 2970              	.LFE205:
 2972              	 .section .text.XMC_USBH_HandleIrq,"ax",%progbits
 2973              	 .align 2
 2974              	 .global XMC_USBH_HandleIrq
 2975              	 .thumb
 2976              	 .thumb_func
 2978              	XMC_USBH_HandleIrq:
 2979              	.LFB206:
1150:../Libraries/XMCLib/src/xmc_usbh.c **** 
1151:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1152:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param gintsts USB port interrupt status flag.
1153:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1154:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1155:../Libraries/XMCLib/src/xmc_usbh.c ****  * USB host interrupt handler. It updates port and pipe state information based on different events
1156:../Libraries/XMCLib/src/xmc_usbh.c ****  * generated by the peripheral. It propagates the port events to the callback function registered b
1157:../Libraries/XMCLib/src/xmc_usbh.c ****  * during initialization. When a pipe transfer complete event is detected, it checks if any further
1158:../Libraries/XMCLib/src/xmc_usbh.c ****  * to be transmitted on the same pipe and continues transmission until data is available. A pipe ev
1159:../Libraries/XMCLib/src/xmc_usbh.c ****  * to the user provided pipe event callback function. A transfer complete event will be propagated 
1160:../Libraries/XMCLib/src/xmc_usbh.c ****  * is transmitted for an OUT transaction.
1161:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1162:../Libraries/XMCLib/src/xmc_usbh.c **** */
1163:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_HandleIrq (uint32_t gintsts) {
 2980              	 .loc 3 1163 0
 2981              	 .cfi_startproc
 2982              	 
 2983              	 
 2984 0000 80B5     	 push {r7,lr}
 2985              	.LCFI134:
 2986              	 .cfi_def_cfa_offset 8
 2987              	 .cfi_offset 7,-8
 2988              	 .cfi_offset 14,-4
 2989 0002 92B0     	 sub sp,sp,#72
 2990              	.LCFI135:
 2991              	 .cfi_def_cfa_offset 80
 2992 0004 00AF     	 add r7,sp,#0
 2993              	.LCFI136:
 2994              	 .cfi_def_cfa_register 7
 2995 0006 7860     	 str r0,[r7,#4]
1164:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1165:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1166:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt, haint, hcint, pktcnt, mpsiz;
1167:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t ch;
1168:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t *ptr_data;
1169:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t *dfifo;
1170:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t grxsts, bcnt, dat, len, len_rest;
1171:../Libraries/XMCLib/src/xmc_usbh.c ****   
1172:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Host port interrupt */
1173:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_PrtInt_Msk) != 0U) {
 2996              	 .loc 3 1173 0
 2997 0008 7B68     	 ldr r3,[r7,#4]
 2998 000a 03F08073 	 and r3,r3,#16777216
 2999 000e 002B     	 cmp r3,#0
 3000 0010 38D0     	 beq .L205
1174:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt = XMC_USBH0_device.global_register->HPRT;
 3001              	 .loc 3 1174 0
 3002 0012 874B     	 ldr r3,.L255
 3003 0014 1B68     	 ldr r3,[r3]
 3004 0016 D3F84034 	 ldr r3,[r3,#1088]
 3005 001a 3B62     	 str r3,[r7,#32]
1175:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Clear port enable */
1176:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt & (uint32_t)(~USB_HPRT_PrtEna_Msk);
 3006              	 .loc 3 1176 0
 3007 001c 844B     	 ldr r3,.L255
 3008 001e 1B68     	 ldr r3,[r3]
 3009 0020 3A6A     	 ldr r2,[r7,#32]
 3010 0022 22F00402 	 bic r2,r2,#4
 3011 0026 C3F84024 	 str r2,[r3,#1088]
1177:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtConnDet_Msk) != 0U) {
 3012              	 .loc 3 1177 0
 3013 002a 3B6A     	 ldr r3,[r7,#32]
 3014 002c 03F00203 	 and r3,r3,#2
 3015 0030 002B     	 cmp r3,#0
 3016 0032 11D0     	 beq .L206
1178:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG =  (0x200U | (USB_CH_HCFG_FSLSPCS(1) |
 3017              	 .loc 3 1178 0
 3018 0034 7E4B     	 ldr r3,.L255
 3019 0036 1B68     	 ldr r3,[r3]
 3020 0038 40F20522 	 movw r2,#517
 3021 003c C3F80024 	 str r2,[r3,#1024]
1179:../Libraries/XMCLib/src/xmc_usbh.c ****                                                     USB_CH_HCFG_FSLSSUP(1)));
1180:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Ignore connect under reset */
1181:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.port_reset_active == false) {
 3022              	 .loc 3 1181 0
 3023 0040 7B4B     	 ldr r3,.L255
 3024 0042 9B7C     	 ldrb r3,[r3,#18]
 3025 0044 83F00103 	 eor r3,r3,#1
 3026 0048 DBB2     	 uxtb r3,r3
 3027 004a 002B     	 cmp r3,#0
 3028 004c 04D0     	 beq .L206
1182:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_CONNECT);
 3029              	 .loc 3 1182 0
 3030 004e 784B     	 ldr r3,.L255
 3031 0050 9B68     	 ldr r3,[r3,#8]
 3032 0052 0020     	 movs r0,#0
 3033 0054 0121     	 movs r1,#1
 3034 0056 9847     	 blx r3
 3035              	.L206:
1183:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1184:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1185:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtEnChng_Msk) != 0U) { /* If port enable changed */
 3036              	 .loc 3 1185 0
 3037 0058 3B6A     	 ldr r3,[r7,#32]
 3038 005a 03F00803 	 and r3,r3,#8
 3039 005e 002B     	 cmp r3,#0
 3040 0060 10D0     	 beq .L205
1186:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((hprt & USB_HPRT_PrtEna_Msk) != 0U) {  /* If device connected */
 3041              	 .loc 3 1186 0
 3042 0062 3B6A     	 ldr r3,[r7,#32]
 3043 0064 03F00403 	 and r3,r3,#4
 3044 0068 002B     	 cmp r3,#0
 3045 006a 0BD0     	 beq .L205
1187:../Libraries/XMCLib/src/xmc_usbh.c ****         if (XMC_USBH0_device.port_reset_active == true) {
 3046              	 .loc 3 1187 0
 3047 006c 704B     	 ldr r3,.L255
 3048 006e 9B7C     	 ldrb r3,[r3,#18]
 3049 0070 002B     	 cmp r3,#0
 3050 0072 07D0     	 beq .L205
1188:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.port_reset_active = false;
 3051              	 .loc 3 1188 0
 3052 0074 6E4B     	 ldr r3,.L255
 3053 0076 0022     	 movs r2,#0
 3054 0078 9A74     	 strb r2,[r3,#18]
1189:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_RESET);
 3055              	 .loc 3 1189 0
 3056 007a 6D4B     	 ldr r3,.L255
 3057 007c 9B68     	 ldr r3,[r3,#8]
 3058 007e 0020     	 movs r0,#0
 3059 0080 0821     	 movs r1,#8
 3060 0082 9847     	 blx r3
 3061              	.L205:
1190:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1191:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1192:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1193:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1194:../Libraries/XMCLib/src/xmc_usbh.c ****   
1195:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Disconnect interrupt */
1196:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_DisconnInt_Msk) != 0U) {
 3062              	 .loc 3 1196 0
 3063 0084 7B68     	 ldr r3,[r7,#4]
 3064 0086 03F00053 	 and r3,r3,#536870912
 3065 008a 002B     	 cmp r3,#0
 3066 008c 3ED0     	 beq .L207
1197:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE = USB_GINTSTS_HOSTMODE_DisconnInt_Msk; /* Cl
 3067              	 .loc 3 1197 0
 3068 008e 684B     	 ldr r3,.L255
 3069 0090 1B68     	 ldr r3,[r3]
 3070 0092 4FF00052 	 mov r2,#536870912
 3071 0096 5A61     	 str r2,[r3,#20]
1198:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Ignore disconnect under reset */
1199:../Libraries/XMCLib/src/xmc_usbh.c ****     if ( XMC_USBH0_device.port_reset_active == false) {
 3072              	 .loc 3 1199 0
 3073 0098 654B     	 ldr r3,.L255
 3074 009a 9B7C     	 ldrb r3,[r3,#18]
 3075 009c 83F00103 	 eor r3,r3,#1
 3076 00a0 DBB2     	 uxtb r3,r3
 3077 00a2 002B     	 cmp r3,#0
 3078 00a4 32D0     	 beq .L207
1200:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 3079              	 .loc 3 1200 0
 3080 00a6 624B     	 ldr r3,.L255
 3081 00a8 5B68     	 ldr r3,[r3,#4]
 3082 00aa 3B64     	 str r3,[r7,#64]
1201:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(pipe);
 3083              	 .loc 3 1201 0
 3084 00ac 614B     	 ldr r3,.L255+4
 3085 00ae 7B64     	 str r3,[r7,#68]
1202:../Libraries/XMCLib/src/xmc_usbh.c ****       for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3086              	 .loc 3 1202 0
 3087 00b0 0023     	 movs r3,#0
 3088 00b2 7B63     	 str r3,[r7,#52]
 3089 00b4 22E0     	 b .L208
 3090              	.L210:
1203:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3091              	 .loc 3 1203 0
 3092 00b6 7B6C     	 ldr r3,[r7,#68]
 3093 00b8 DB7E     	 ldrb r3,[r3,#27]
 3094 00ba 002B     	 cmp r3,#0
 3095 00bc 15D0     	 beq .L209
1204:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;
 3096              	 .loc 3 1204 0
 3097 00be 7B6C     	 ldr r3,[r7,#68]
 3098 00c0 0022     	 movs r2,#0
 3099 00c2 DA76     	 strb r2,[r3,#27]
1205:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                            /* Clear
 3100              	 .loc 3 1205 0
 3101 00c4 3B6C     	 ldr r3,[r7,#64]
 3102 00c6 40F2BB72 	 movw r2,#1979
 3103 00ca 9A60     	 str r2,[r3,#8]
1206:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk;                           /* Enable halt inte
 3104              	 .loc 3 1206 0
 3105 00cc 3B6C     	 ldr r3,[r7,#64]
 3106 00ce 0222     	 movs r2,#2
 3107 00d0 DA60     	 str r2,[r3,#12]
1207:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk); /* Acti
 3108              	 .loc 3 1207 0
 3109 00d2 3B6C     	 ldr r3,[r7,#64]
 3110 00d4 1B68     	 ldr r3,[r3]
 3111 00d6 43F04042 	 orr r2,r3,#-1073741824
 3112 00da 3B6C     	 ldr r3,[r7,#64]
 3113 00dc 1A60     	 str r2,[r3]
1208:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, XMC_USBH_EVENT_BUS_ERROR)
 3114              	 .loc 3 1208 0
 3115 00de 544B     	 ldr r3,.L255
 3116 00e0 DB68     	 ldr r3,[r3,#12]
 3117 00e2 3A6C     	 ldr r2,[r7,#64]
 3118 00e4 1046     	 mov r0,r2
 3119 00e6 4021     	 movs r1,#64
 3120 00e8 9847     	 blx r3
 3121              	.L209:
1209:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1210:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch++;
 3122              	 .loc 3 1210 0 discriminator 2
 3123 00ea 3B6C     	 ldr r3,[r7,#64]
 3124 00ec 2033     	 adds r3,r3,#32
 3125 00ee 3B64     	 str r3,[r7,#64]
1211:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe++;
 3126              	 .loc 3 1211 0 discriminator 2
 3127 00f0 7B6C     	 ldr r3,[r7,#68]
 3128 00f2 2033     	 adds r3,r3,#32
 3129 00f4 7B64     	 str r3,[r7,#68]
1202:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3130              	 .loc 3 1202 0 discriminator 2
 3131 00f6 7B6B     	 ldr r3,[r7,#52]
 3132 00f8 0133     	 adds r3,r3,#1
 3133 00fa 7B63     	 str r3,[r7,#52]
 3134              	.L208:
1202:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3135              	 .loc 3 1202 0 is_stmt 0 discriminator 1
 3136 00fc 7B6B     	 ldr r3,[r7,#52]
 3137 00fe 0D2B     	 cmp r3,#13
 3138 0100 D9D9     	 bls .L210
1212:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1213:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_DISCONNECT);
 3139              	 .loc 3 1213 0 is_stmt 1
 3140 0102 4B4B     	 ldr r3,.L255
 3141 0104 9B68     	 ldr r3,[r3,#8]
 3142 0106 0020     	 movs r0,#0
 3143 0108 0221     	 movs r1,#2
 3144 010a 9847     	 blx r3
 3145              	.L207:
1214:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1215:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1216:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle receive fifo not-empty interrupt */
1217:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_RxFLvl_Msk) != 0U) {
 3146              	 .loc 3 1217 0
 3147 010c 7B68     	 ldr r3,[r7,#4]
 3148 010e 03F01003 	 and r3,r3,#16
 3149 0112 002B     	 cmp r3,#0
 3150 0114 7DD0     	 beq .L211
1218:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE &= (uint32_t)~USB_GINTMSK_HOSTMODE_RxFLvlMsk
 3151              	 .loc 3 1218 0
 3152 0116 464B     	 ldr r3,.L255
 3153 0118 1B68     	 ldr r3,[r3]
 3154 011a 454A     	 ldr r2,.L255
 3155 011c 1268     	 ldr r2,[r2]
 3156 011e 9269     	 ldr r2,[r2,#24]
 3157 0120 22F01002 	 bic r2,r2,#16
 3158 0124 9A61     	 str r2,[r3,#24]
1219:../Libraries/XMCLib/src/xmc_usbh.c ****     grxsts     = (XMC_USBH0_device.global_register->GRXSTSP_HOSTMODE);    
 3159              	 .loc 3 1219 0
 3160 0126 424B     	 ldr r3,.L255
 3161 0128 1B68     	 ldr r3,[r3]
 3162 012a 1B6A     	 ldr r3,[r3,#32]
 3163 012c FB61     	 str r3,[r7,#28]
1220:../Libraries/XMCLib/src/xmc_usbh.c ****     /* IN Data Packet received ? */
1221:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)((grxsts >> 17U) & 0x0FU) == (uint32_t)USB_GRXSTSR_HOSTMODE_PktSts_IN_DATA_PKT) {
 3164              	 .loc 3 1221 0
 3165 012e FB69     	 ldr r3,[r7,#28]
 3166 0130 5B0C     	 lsrs r3,r3,#17
 3167 0132 03F00F03 	 and r3,r3,#15
 3168 0136 022B     	 cmp r3,#2
 3169 0138 63D1     	 bne .L212
1222:../Libraries/XMCLib/src/xmc_usbh.c ****       ch         = (uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_EPNum_Msk);
 3170              	 .loc 3 1222 0
 3171 013a FB69     	 ldr r3,[r7,#28]
 3172 013c 03F00F03 	 and r3,r3,#15
 3173 0140 7B63     	 str r3,[r7,#52]
1223:../Libraries/XMCLib/src/xmc_usbh.c ****       bcnt       = ((uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_BCnt_Msk) >> USB_GRXSTSR_DEVICEMODE_
 3174              	 .loc 3 1223 0
 3175 0142 FA69     	 ldr r2,[r7,#28]
 3176 0144 47F6F073 	 movw r3,#32752
 3177 0148 1340     	 ands r3,r3,r2
 3178 014a 1B09     	 lsrs r3,r3,#4
 3179 014c BB61     	 str r3,[r7,#24]
1224:../Libraries/XMCLib/src/xmc_usbh.c ****       dfifo      = (uint32_t *)XMC_USBH0_dfifo_ptr[ch];
 3180              	 .loc 3 1224 0
 3181 014e 3A4A     	 ldr r2,.L255+8
 3182 0150 7B6B     	 ldr r3,[r7,#52]
 3183 0152 52F82330 	 ldr r3,[r2,r3,lsl#2]
 3184 0156 7B61     	 str r3,[r7,#20]
1225:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_data   =  pipe[ch].data + pipe[ch].num_transferred_total;
 3185              	 .loc 3 1225 0
 3186 0158 364A     	 ldr r2,.L255+4
 3187 015a 7B6B     	 ldr r3,[r7,#52]
 3188 015c 5B01     	 lsls r3,r3,#5
 3189 015e 1344     	 add r3,r3,r2
 3190 0160 5A68     	 ldr r2,[r3,#4]
 3191 0162 3449     	 ldr r1,.L255+4
 3192 0164 7B6B     	 ldr r3,[r7,#52]
 3193 0166 5B01     	 lsls r3,r3,#5
 3194 0168 0B44     	 add r3,r3,r1
 3195 016a 0833     	 adds r3,r3,#8
 3196 016c 5B68     	 ldr r3,[r3,#4]
 3197 016e 1344     	 add r3,r3,r2
 3198 0170 3B63     	 str r3,[r7,#48]
1226:../Libraries/XMCLib/src/xmc_usbh.c ****       len        =  bcnt / 4U; /* Received number of 32-bit data */
 3199              	 .loc 3 1226 0
 3200 0172 BB69     	 ldr r3,[r7,#24]
 3201 0174 9B08     	 lsrs r3,r3,#2
 3202 0176 BB62     	 str r3,[r7,#40]
1227:../Libraries/XMCLib/src/xmc_usbh.c ****       len_rest   =  bcnt & 3U; /* Number of bytes left */
 3203              	 .loc 3 1227 0
 3204 0178 BB69     	 ldr r3,[r7,#24]
 3205 017a 03F00303 	 and r3,r3,#3
 3206 017e 7B62     	 str r3,[r7,#36]
1228:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read data from fifo */
1229:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 32 bit sized  data */
1230:../Libraries/XMCLib/src/xmc_usbh.c ****       while (len != 0U) {
 3207              	 .loc 3 1230 0
 3208 0180 09E0     	 b .L213
 3209              	.L214:
1231:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1232:../Libraries/XMCLib/src/xmc_usbh.c ****         *((__unaligned uint32_t *)ptr_data) = *dfifo;
1233:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1234:../Libraries/XMCLib/src/xmc_usbh.c ****         *((__packed uint32_t *)ptr_data) = *dfifo;
 3210              	 .loc 3 1234 0
 3211 0182 7B69     	 ldr r3,[r7,#20]
 3212 0184 1A68     	 ldr r2,[r3]
 3213 0186 3B6B     	 ldr r3,[r7,#48]
 3214 0188 1A60     	 str r2,[r3]
1235:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1236:../Libraries/XMCLib/src/xmc_usbh.c **** 
1237:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_data += 4U;
 3215              	 .loc 3 1237 0
 3216 018a 3B6B     	 ldr r3,[r7,#48]
 3217 018c 0433     	 adds r3,r3,#4
 3218 018e 3B63     	 str r3,[r7,#48]
1238:../Libraries/XMCLib/src/xmc_usbh.c ****         len--;
 3219              	 .loc 3 1238 0
 3220 0190 BB6A     	 ldr r3,[r7,#40]
 3221 0192 013B     	 subs r3,r3,#1
 3222 0194 BB62     	 str r3,[r7,#40]
 3223              	.L213:
1230:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 3224              	 .loc 3 1230 0
 3225 0196 BB6A     	 ldr r3,[r7,#40]
 3226 0198 002B     	 cmp r3,#0
 3227 019a F2D1     	 bne .L214
1239:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1240:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 8 bit sized data */
1241:../Libraries/XMCLib/src/xmc_usbh.c ****       if (len_rest != 0U) {
 3228              	 .loc 3 1241 0
 3229 019c 7B6A     	 ldr r3,[r7,#36]
 3230 019e 002B     	 cmp r3,#0
 3231 01a0 13D0     	 beq .L215
1242:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1243:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((__unaligned uint32_t *)dfifo);
1244:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1245:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((__packed uint32_t *)dfifo);
 3232              	 .loc 3 1245 0
 3233 01a2 7B69     	 ldr r3,[r7,#20]
 3234 01a4 1B68     	 ldr r3,[r3]
 3235 01a6 FB62     	 str r3,[r7,#44]
1246:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1247:../Libraries/XMCLib/src/xmc_usbh.c ****         while (len_rest != 0U) {
 3236              	 .loc 3 1247 0
 3237 01a8 0CE0     	 b .L216
 3238              	.L217:
1248:../Libraries/XMCLib/src/xmc_usbh.c ****           *ptr_data = (uint8_t)dat;
 3239              	 .loc 3 1248 0
 3240 01aa FB6A     	 ldr r3,[r7,#44]
 3241 01ac DAB2     	 uxtb r2,r3
 3242 01ae 3B6B     	 ldr r3,[r7,#48]
 3243 01b0 1A70     	 strb r2,[r3]
1249:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_data++;
 3244              	 .loc 3 1249 0
 3245 01b2 3B6B     	 ldr r3,[r7,#48]
 3246 01b4 0133     	 adds r3,r3,#1
 3247 01b6 3B63     	 str r3,[r7,#48]
1250:../Libraries/XMCLib/src/xmc_usbh.c ****           dat >>= 8;
 3248              	 .loc 3 1250 0
 3249 01b8 FB6A     	 ldr r3,[r7,#44]
 3250 01ba 1B0A     	 lsrs r3,r3,#8
 3251 01bc FB62     	 str r3,[r7,#44]
1251:../Libraries/XMCLib/src/xmc_usbh.c ****           len_rest--;
 3252              	 .loc 3 1251 0
 3253 01be 7B6A     	 ldr r3,[r7,#36]
 3254 01c0 013B     	 subs r3,r3,#1
 3255 01c2 7B62     	 str r3,[r7,#36]
 3256              	.L216:
1247:../Libraries/XMCLib/src/xmc_usbh.c ****           *ptr_data = (uint8_t)dat;
 3257              	 .loc 3 1247 0
 3258 01c4 7B6A     	 ldr r3,[r7,#36]
 3259 01c6 002B     	 cmp r3,#0
 3260 01c8 EFD1     	 bne .L217
 3261              	.L215:
1252:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1253:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1254:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferring      += bcnt;
 3262              	 .loc 3 1254 0
 3263 01ca 1A4A     	 ldr r2,.L255+4
 3264 01cc 7B6B     	 ldr r3,[r7,#52]
 3265 01ce 5B01     	 lsls r3,r3,#5
 3266 01d0 1344     	 add r3,r3,r2
 3267 01d2 1033     	 adds r3,r3,#16
 3268 01d4 1A68     	 ldr r2,[r3]
 3269 01d6 BB69     	 ldr r3,[r7,#24]
 3270 01d8 1A44     	 add r2,r2,r3
 3271 01da 1649     	 ldr r1,.L255+4
 3272 01dc 7B6B     	 ldr r3,[r7,#52]
 3273 01de 5B01     	 lsls r3,r3,#5
 3274 01e0 0B44     	 add r3,r3,r1
 3275 01e2 1033     	 adds r3,r3,#16
 3276 01e4 1A60     	 str r2,[r3]
1255:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferred_total += bcnt;
 3277              	 .loc 3 1255 0
 3278 01e6 134A     	 ldr r2,.L255+4
 3279 01e8 7B6B     	 ldr r3,[r7,#52]
 3280 01ea 5B01     	 lsls r3,r3,#5
 3281 01ec 1344     	 add r3,r3,r2
 3282 01ee 0833     	 adds r3,r3,#8
 3283 01f0 5A68     	 ldr r2,[r3,#4]
 3284 01f2 BB69     	 ldr r3,[r7,#24]
 3285 01f4 1A44     	 add r2,r2,r3
 3286 01f6 0F49     	 ldr r1,.L255+4
 3287 01f8 7B6B     	 ldr r3,[r7,#52]
 3288 01fa 5B01     	 lsls r3,r3,#5
 3289 01fc 0B44     	 add r3,r3,r1
 3290 01fe 0833     	 adds r3,r3,#8
 3291 0200 5A60     	 str r2,[r3,#4]
 3292              	.L212:
1256:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1257:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE |= (uint32_t)USB_GINTMSK_HOSTMODE_RxFLvlMsk_
 3293              	 .loc 3 1257 0
 3294 0202 0B4B     	 ldr r3,.L255
 3295 0204 1B68     	 ldr r3,[r3]
 3296 0206 0A4A     	 ldr r2,.L255
 3297 0208 1268     	 ldr r2,[r2]
 3298 020a 9269     	 ldr r2,[r2,#24]
 3299 020c 42F01002 	 orr r2,r2,#16
 3300 0210 9A61     	 str r2,[r3,#24]
 3301              	.L211:
1258:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1259:../Libraries/XMCLib/src/xmc_usbh.c **** 
1260:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle sof interrupt */
1261:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_Sof_Msk) != 0U) { /* If start of frame interrupt */
 3302              	 .loc 3 1261 0
 3303 0212 7B68     	 ldr r3,[r7,#4]
 3304 0214 03F00803 	 and r3,r3,#8
 3305 0218 002B     	 cmp r3,#0
 3306 021a 35D0     	 beq .L218
1262:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_Sof_Msk; /* Clear SO
 3307              	 .loc 3 1262 0
 3308 021c 044B     	 ldr r3,.L255
 3309 021e 1B68     	 ldr r3,[r3]
 3310 0220 0822     	 movs r2,#8
 3311 0222 5A61     	 str r2,[r3,#20]
1263:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3312              	 .loc 3 1263 0
 3313 0224 034B     	 ldr r3,.L255+4
 3314 0226 7B64     	 str r3,[r7,#68]
1264:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3315              	 .loc 3 1264 0
 3316 0228 0023     	 movs r3,#0
 3317 022a 7B63     	 str r3,[r7,#52]
 3318 022c 29E0     	 b .L219
 3319              	.L256:
 3320 022e 00BF     	 .align 2
 3321              	.L255:
 3322 0230 00000000 	 .word XMC_USBH0_device
 3323 0234 00000000 	 .word pipe
 3324 0238 00000000 	 .word XMC_USBH0_dfifo_ptr
 3325              	.L221:
1265:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
1266:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->in_use == 1U)) 
 3326              	 .loc 3 1266 0
 3327 023c 7B6C     	 ldr r3,[r7,#68]
 3328 023e 9B7E     	 ldrb r3,[r3,#26]
 3329 0240 032B     	 cmp r3,#3
 3330 0242 18D1     	 bne .L220
 3331              	 .loc 3 1266 0 is_stmt 0 discriminator 1
 3332 0244 7B6C     	 ldr r3,[r7,#68]
 3333 0246 DB7E     	 ldrb r3,[r3,#27]
 3334 0248 012B     	 cmp r3,#1
 3335 024a 14D1     	 bne .L220
1267:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->interval != 0U)
 3336              	 .loc 3 1267 0 is_stmt 1
 3337 024c 7B6C     	 ldr r3,[r7,#68]
 3338 024e 1B8B     	 ldrh r3,[r3,#24]
 3339 0250 002B     	 cmp r3,#0
 3340 0252 10D0     	 beq .L220
1268:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1269:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval--;
 3341              	 .loc 3 1269 0
 3342 0254 7B6C     	 ldr r3,[r7,#68]
 3343 0256 1B8B     	 ldrh r3,[r3,#24]
 3344 0258 013B     	 subs r3,r3,#1
 3345 025a 9AB2     	 uxth r2,r3
 3346 025c 7B6C     	 ldr r3,[r7,#68]
 3347 025e 1A83     	 strh r2,[r3,#24]
1270:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->interval == 0U)
 3348              	 .loc 3 1270 0
 3349 0260 7B6C     	 ldr r3,[r7,#68]
 3350 0262 1B8B     	 ldrh r3,[r3,#24]
 3351 0264 002B     	 cmp r3,#0
 3352 0266 06D1     	 bne .L220
1271:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1272:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval = ptr_pipe->interval_reload;
 3353              	 .loc 3 1272 0
 3354 0268 7B6C     	 ldr r3,[r7,#68]
 3355 026a DA8A     	 ldrh r2,[r3,#22]
 3356 026c 7B6C     	 ldr r3,[r7,#68]
 3357 026e 1A83     	 strh r2,[r3,#24]
1273:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered = 1U;
 3358              	 .loc 3 1273 0
 3359 0270 7B6C     	 ldr r3,[r7,#68]
 3360 0272 0122     	 movs r2,#1
 3361 0274 5A77     	 strb r2,[r3,#29]
 3362              	.L220:
1274:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1275:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1276:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1277:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe++;
 3363              	 .loc 3 1277 0 discriminator 2
 3364 0276 7B6C     	 ldr r3,[r7,#68]
 3365 0278 2033     	 adds r3,r3,#32
 3366 027a 7B64     	 str r3,[r7,#68]
1264:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
 3367              	 .loc 3 1264 0 discriminator 2
 3368 027c 7B6B     	 ldr r3,[r7,#52]
 3369 027e 0133     	 adds r3,r3,#1
 3370 0280 7B63     	 str r3,[r7,#52]
 3371              	.L219:
1264:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
 3372              	 .loc 3 1264 0 is_stmt 0 discriminator 1
 3373 0282 7B6B     	 ldr r3,[r7,#52]
 3374 0284 0D2B     	 cmp r3,#13
 3375 0286 D9D9     	 bls .L221
 3376              	.L218:
1278:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1279:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1280:../Libraries/XMCLib/src/xmc_usbh.c ****   
1281:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle host ctrl interrupt */
1282:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_HChInt_Msk) != 0U) {
 3377              	 .loc 3 1282 0 is_stmt 1
 3378 0288 7B68     	 ldr r3,[r7,#4]
 3379 028a 03F00073 	 and r3,r3,#33554432
 3380 028e 002B     	 cmp r3,#0
 3381 0290 00F06481 	 beq .L222
1283:../Libraries/XMCLib/src/xmc_usbh.c ****     haint = XMC_USBH0_device.global_register->HAINT;
 3382              	 .loc 3 1283 0
 3383 0294 824B     	 ldr r3,.L257
 3384 0296 1B68     	 ldr r3,[r3]
 3385 0298 D3F81434 	 ldr r3,[r3,#1044]
 3386 029c FB63     	 str r3,[r7,#60]
1284:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3387              	 .loc 3 1284 0
 3388 029e 0023     	 movs r3,#0
 3389 02a0 7B63     	 str r3,[r7,#52]
 3390 02a2 57E1     	 b .L223
 3391              	.L242:
1285:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
1286:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((haint & (uint32_t)((uint32_t)1U << ch)) != 0U) {
 3392              	 .loc 3 1286 0
 3393 02a4 7B6B     	 ldr r3,[r7,#52]
 3394 02a6 FA6B     	 ldr r2,[r7,#60]
 3395 02a8 22FA03F3 	 lsr r3,r2,r3
 3396 02ac 03F00103 	 and r3,r3,#1
 3397 02b0 002B     	 cmp r3,#0
 3398 02b2 00F04C81 	 beq .L224
1287:../Libraries/XMCLib/src/xmc_usbh.c ****         haint     &= (uint32_t)~((uint32_t)1U << ch);
 3399              	 .loc 3 1287 0
 3400 02b6 7B6B     	 ldr r3,[r7,#52]
 3401 02b8 0122     	 movs r2,#1
 3402 02ba 02FA03F3 	 lsl r3,r2,r3
 3403 02be DB43     	 mvns r3,r3
 3404 02c0 FA6B     	 ldr r2,[r7,#60]
 3405 02c2 1340     	 ands r3,r3,r2
 3406 02c4 FB63     	 str r3,[r7,#60]
1288:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch     =  (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers) + ch;
 3407              	 .loc 3 1288 0
 3408 02c6 764B     	 ldr r3,.L257
 3409 02c8 5A68     	 ldr r2,[r3,#4]
 3410 02ca 7B6B     	 ldr r3,[r7,#52]
 3411 02cc 5B01     	 lsls r3,r3,#5
 3412 02ce 1344     	 add r3,r3,r2
 3413 02d0 3B64     	 str r3,[r7,#64]
1289:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe   =  (XMC_USBH0_pipe_t    *)(&pipe[ch]);
 3414              	 .loc 3 1289 0
 3415 02d2 7B6B     	 ldr r3,[r7,#52]
 3416 02d4 5B01     	 lsls r3,r3,#5
 3417 02d6 734A     	 ldr r2,.L257+4
 3418 02d8 1344     	 add r3,r3,r2
 3419 02da 7B64     	 str r3,[r7,#68]
1290:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Local variable for HCINT*/
1291:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCINT;
 3420              	 .loc 3 1291 0
 3421 02dc 3B6C     	 ldr r3,[r7,#64]
 3422 02de 9B68     	 ldr r3,[r3,#8]
 3423 02e0 FB62     	 str r3,[r7,#44]
1292:../Libraries/XMCLib/src/xmc_usbh.c ****         hcint      =  (uint32_t)(dat & ptr_ch->HCINTMSK);
 3424              	 .loc 3 1292 0
 3425 02e2 3B6C     	 ldr r3,[r7,#64]
 3426 02e4 DA68     	 ldr r2,[r3,#12]
 3427 02e6 FB6A     	 ldr r3,[r7,#44]
 3428 02e8 1340     	 ands r3,r3,r2
 3429 02ea BB63     	 str r3,[r7,#56]
1293:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_ChHltd_Msk) != 0U) {                                  /* channel 
 3430              	 .loc 3 1293 0
 3431 02ec BB6B     	 ldr r3,[r7,#56]
 3432 02ee 03F00203 	 and r3,r3,#2
 3433 02f2 002B     	 cmp r3,#0
 3434 02f4 0BD0     	 beq .L225
1294:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = 0U;                                                        /*  disable
 3435              	 .loc 3 1294 0
 3436 02f6 3B6C     	 ldr r3,[r7,#64]
 3437 02f8 0022     	 movs r2,#0
 3438 02fa DA60     	 str r2,[r3,#12]
1295:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                                    
 3439              	 .loc 3 1295 0
 3440 02fc 3B6C     	 ldr r3,[r7,#64]
 3441 02fe 40F2BB72 	 movw r2,#1979
 3442 0302 9A60     	 str r2,[r3,#8]
1296:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->transfer_active = 0U;                                               /*  set sta
 3443              	 .loc 3 1296 0
 3444 0304 7B6C     	 ldr r3,[r7,#68]
 3445 0306 0022     	 movs r2,#0
 3446 0308 1A77     	 strb r2,[r3,#28]
1297:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3447              	 .loc 3 1297 0
 3448 030a 0023     	 movs r3,#0
 3449 030c BB63     	 str r3,[r7,#56]
 3450              	.L225:
1298:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1299:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_XferCompl_Msk) != 0U) {                               /* data tra
 3451              	 .loc 3 1299 0
 3452 030e BB6B     	 ldr r3,[r7,#56]
 3453 0310 03F00103 	 and r3,r3,#1
 3454 0314 002B     	 cmp r3,#0
 3455 0316 36D0     	 beq .L226
1300:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT   = USB_CH_HCINTx_ALL;                                                     
 3456              	 .loc 3 1300 0
 3457 0318 3B6C     	 ldr r3,[r7,#64]
 3458 031a 40F2BB72 	 movw r2,#1979
 3459 031e 9A60     	 str r2,[r3,#8]
1301:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) == 0U) {                       /*  endpoin
 3460              	 .loc 3 1301 0
 3461 0320 3B6C     	 ldr r3,[r7,#64]
 3462 0322 1B68     	 ldr r3,[r3]
 3463 0324 03F40043 	 and r3,r3,#32768
 3464 0328 002B     	 cmp r3,#0
 3465 032a 1DD1     	 bne .L227
1302:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;                                                      /*   disabl
 3466              	 .loc 3 1302 0
 3467 032c 3B6C     	 ldr r3,[r7,#64]
 3468 032e 0022     	 movs r2,#0
 3469 0330 DA60     	 str r2,[r3,#12]
1303:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active = 0U;                                             /*   transf
 3470              	 .loc 3 1303 0
 3471 0332 7B6C     	 ldr r3,[r7,#68]
 3472 0334 0022     	 movs r2,#0
 3473 0336 1A77     	 strb r2,[r3,#28]
1304:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total += ptr_pipe->num_transferring;              /*   admin 
 3474              	 .loc 3 1304 0
 3475 0338 7B6C     	 ldr r3,[r7,#68]
 3476 033a DA68     	 ldr r2,[r3,#12]
 3477 033c 7B6C     	 ldr r3,[r7,#68]
 3478 033e 1B69     	 ldr r3,[r3,#16]
 3479 0340 1A44     	 add r2,r2,r3
 3480 0342 7B6C     	 ldr r3,[r7,#68]
 3481 0344 DA60     	 str r2,[r3,#12]
1305:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring       = 0U;                                      /*   admin 
 3482              	 .loc 3 1305 0
 3483 0346 7B6C     	 ldr r3,[r7,#68]
 3484 0348 0022     	 movs r2,#0
 3485 034a 1A61     	 str r2,[r3,#16]
1306:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_pipe->num_transferred_total == ptr_pipe->num) {                     /*   all by
 3486              	 .loc 3 1306 0
 3487 034c 7B6C     	 ldr r3,[r7,#68]
 3488 034e DA68     	 ldr r2,[r3,#12]
 3489 0350 7B6C     	 ldr r3,[r7,#68]
 3490 0352 9B68     	 ldr r3,[r3,#8]
 3491 0354 9A42     	 cmp r2,r3
 3492 0356 05D1     	 bne .L228
1307:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use = 0U;                                                    /*    relea
 3493              	 .loc 3 1307 0
 3494 0358 7B6C     	 ldr r3,[r7,#68]
 3495 035a 0022     	 movs r2,#0
 3496 035c DA76     	 strb r2,[r3,#27]
1308:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                       /*
 3497              	 .loc 3 1308 0
 3498 035e 7B6C     	 ldr r3,[r7,#68]
 3499 0360 0122     	 movs r2,#1
 3500 0362 9A77     	 strb r2,[r3,#30]
 3501              	.L228:
1309:../Libraries/XMCLib/src/xmc_usbh.c ****             }                                                                           
1310:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;                                                                 
 3502              	 .loc 3 1310 0
 3503 0364 0023     	 movs r3,#0
 3504 0366 BB63     	 str r3,[r7,#56]
 3505              	.L227:
1311:../Libraries/XMCLib/src/xmc_usbh.c ****           }                                                                             
1312:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                       /*  endpoin
 3506              	 .loc 3 1312 0
 3507 0368 3B6C     	 ldr r3,[r7,#64]
 3508 036a 1B68     	 ldr r3,[r3]
 3509 036c 03F40043 	 and r3,r3,#32768
 3510 0370 002B     	 cmp r3,#0
 3511 0372 08D0     	 beq .L226
1313:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                      /*   releas
 3512              	 .loc 3 1313 0
 3513 0374 7B6C     	 ldr r3,[r7,#68]
 3514 0376 0022     	 movs r2,#0
 3515 0378 DA76     	 strb r2,[r3,#27]
1314:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                         /*
 3516              	 .loc 3 1314 0
 3517 037a 7B6C     	 ldr r3,[r7,#68]
 3518 037c 0122     	 movs r2,#1
 3519 037e 9A77     	 strb r2,[r3,#30]
1315:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                            /*   trigge
 3520              	 .loc 3 1315 0
 3521 0380 386C     	 ldr r0,[r7,#64]
 3522 0382 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3523              	.L226:
1316:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1317:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1318:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_AckMsk_Msk) != 0U) {                                /* ACK rec
 3524              	 .loc 3 1318 0
 3525 0386 BB6B     	 ldr r3,[r7,#56]
 3526 0388 03F02003 	 and r3,r3,#32
 3527 038c 002B     	 cmp r3,#0
 3528 038e 2ED0     	 beq .L229
1319:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTMSK_AckMsk_Msk;                                    /*  clear 
 3529              	 .loc 3 1319 0
 3530 0390 3B6C     	 ldr r3,[r7,#64]
 3531 0392 2022     	 movs r2,#32
 3532 0394 9A60     	 str r2,[r3,#8]
1320:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = false;
 3533              	 .loc 3 1320 0
 3534 0396 444A     	 ldr r2,.L257+8
 3535 0398 7B6B     	 ldr r3,[r7,#52]
 3536 039a 1344     	 add r3,r3,r2
 3537 039c 0022     	 movs r2,#0
 3538 039e 1A70     	 strb r2,[r3]
1321:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                        /*  endpoi
 3539              	 .loc 3 1321 0
 3540 03a0 3B6C     	 ldr r3,[r7,#64]
 3541 03a2 1B68     	 ldr r3,[r3]
 3542 03a4 03F40043 	 and r3,r3,#32768
 3543 03a8 002B     	 cmp r3,#0
 3544 03aa 1BD0     	 beq .L230
1322:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num != ptr_pipe->num_transferred_total) &&                    /*   if al
 3545              	 .loc 3 1322 0
 3546 03ac 7B6C     	 ldr r3,[r7,#68]
 3547 03ae 9A68     	 ldr r2,[r3,#8]
 3548 03b0 7B6C     	 ldr r3,[r7,#68]
 3549 03b2 DB68     	 ldr r3,[r3,#12]
 3550 03b4 9A42     	 cmp r2,r3
 3551 03b6 18D0     	 beq .L232
1323:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3552              	 .loc 3 1323 0 discriminator 1
 3553 03b8 7B6C     	 ldr r3,[r7,#68]
 3554 03ba 1B69     	 ldr r3,[r3,#16]
1322:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num != ptr_pipe->num_transferred_total) &&                    /*   if al
 3555              	 .loc 3 1322 0 discriminator 1
 3556 03bc 002B     	 cmp r3,#0
 3557 03be 14D0     	 beq .L232
1324:../Libraries/XMCLib/src/xmc_usbh.c ****                ((ptr_pipe->num_transferred_total%ptr_pipe->ep_max_packet_size) == 0U)){  /*   if sh
 3558              	 .loc 3 1324 0
 3559 03c0 7B6C     	 ldr r3,[r7,#68]
 3560 03c2 DB68     	 ldr r3,[r3,#12]
 3561 03c4 7A6C     	 ldr r2,[r7,#68]
 3562 03c6 928A     	 ldrh r2,[r2,#20]
 3563 03c8 B3FBF2F1 	 udiv r1,r3,r2
 3564 03cc 02FB01F2 	 mul r2,r2,r1
 3565 03d0 9B1A     	 subs r3,r3,r2
1323:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3566              	 .loc 3 1323 0
 3567 03d2 002B     	 cmp r3,#0
 3568 03d4 09D1     	 bne .L232
1325:../Libraries/XMCLib/src/xmc_usbh.c ****                ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                                
 3569              	 .loc 3 1325 0
 3570 03d6 3B6C     	 ldr r3,[r7,#64]
 3571 03d8 1B68     	 ldr r3,[r3]
 3572 03da 43F00042 	 orr r2,r3,#-2147483648
 3573 03de 3B6C     	 ldr r3,[r7,#64]
 3574 03e0 1A60     	 str r2,[r3]
 3575 03e2 02E0     	 b .L232
 3576              	.L230:
1326:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1327:../Libraries/XMCLib/src/xmc_usbh.c ****           } else {                                                                        /* endpoi
1328:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                              /*  trigg
 3577              	 .loc 3 1328 0
 3578 03e4 386C     	 ldr r0,[r7,#64]
 3579 03e6 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3580              	.L232:
1329:../Libraries/XMCLib/src/xmc_usbh.c ****           } 
1330:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3581              	 .loc 3 1330 0
 3582 03ea 0023     	 movs r3,#0
 3583 03ec BB63     	 str r3,[r7,#56]
 3584              	.L229:
1331:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1332:../Libraries/XMCLib/src/xmc_usbh.c ****         /*local variable for HCCHAR*/
1333:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCCHAR;
 3585              	 .loc 3 1333 0
 3586 03ee 3B6C     	 ldr r3,[r7,#64]
 3587 03f0 1B68     	 ldr r3,[r3]
 3588 03f2 FB62     	 str r3,[r7,#44]
1334:../Libraries/XMCLib/src/xmc_usbh.c ****         if (((hcint & (USB_CH_HCINTMSK_StallMsk_Msk |                                    /* STALL *
 3589              	 .loc 3 1334 0
 3590 03f4 BB6B     	 ldr r3,[r7,#56]
 3591 03f6 03F4F363 	 and r3,r3,#1944
 3592 03fa 002B     	 cmp r3,#0
 3593 03fc 26D0     	 beq .L233
1335:../Libraries/XMCLib/src/xmc_usbh.c ****                       USB_CH_HCINTMSK_NakMsk_Msk   |                                     /* or NAK 
1336:../Libraries/XMCLib/src/xmc_usbh.c ****                       USB_CH_HCINTx_ERRORS )) != 0U) &&                                  /* or tran
1337:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3594              	 .loc 3 1337 0
 3595 03fe FB6A     	 ldr r3,[r7,#44]
 3596 0400 03F40043 	 and r3,r3,#32768
1336:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3597              	 .loc 3 1336 0
 3598 0404 002B     	 cmp r3,#0
 3599 0406 21D1     	 bne .L233
1338:../Libraries/XMCLib/src/xmc_usbh.c ****         {                        /* and endpoint OUT */
1339:../Libraries/XMCLib/src/xmc_usbh.c **** 
1340:../Libraries/XMCLib/src/xmc_usbh.c ****             pktcnt = (uint32_t)((ptr_ch->HCTSIZ_BUFFERMODE & USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Msk)  
 3600              	 .loc 3 1340 0
 3601 0408 3B6C     	 ldr r3,[r7,#64]
 3602 040a 1A69     	 ldr r2,[r3,#16]
 3603 040c 274B     	 ldr r3,.L257+12
 3604 040e 1340     	 ands r3,r3,r2
 3605 0410 DB0C     	 lsrs r3,r3,#19
 3606 0412 3B61     	 str r3,[r7,#16]
1341:../Libraries/XMCLib/src/xmc_usbh.c ****                       >> USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos);   
1342:../Libraries/XMCLib/src/xmc_usbh.c ****             mpsiz  = (ptr_ch->HCCHAR      ) & 0x000007FFU;
 3607              	 .loc 3 1342 0
 3608 0414 3B6C     	 ldr r3,[r7,#64]
 3609 0416 1B68     	 ldr r3,[r3]
 3610 0418 C3F30A03 	 ubfx r3,r3,#0,#11
 3611 041c FB60     	 str r3,[r7,#12]
1343:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num_transferring >= mpsiz) && (pktcnt > 0U)) {
 3612              	 .loc 3 1343 0
 3613 041e 7B6C     	 ldr r3,[r7,#68]
 3614 0420 1A69     	 ldr r2,[r3,#16]
 3615 0422 FB68     	 ldr r3,[r7,#12]
 3616 0424 9A42     	 cmp r2,r3
 3617 0426 0ED3     	 bcc .L234
 3618              	 .loc 3 1343 0 is_stmt 0 discriminator 1
 3619 0428 3B69     	 ldr r3,[r7,#16]
 3620 042a 002B     	 cmp r3,#0
 3621 042c 0BD0     	 beq .L234
1344:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->num_transferred_total += (uint32_t)(ptr_pipe->num_transferring - (mpsiz * p
 3622              	 .loc 3 1344 0 is_stmt 1
 3623 042e 7B6C     	 ldr r3,[r7,#68]
 3624 0430 DA68     	 ldr r2,[r3,#12]
 3625 0432 7B6C     	 ldr r3,[r7,#68]
 3626 0434 1969     	 ldr r1,[r3,#16]
 3627 0436 FB68     	 ldr r3,[r7,#12]
 3628 0438 3869     	 ldr r0,[r7,#16]
 3629 043a 00FB03F3 	 mul r3,r0,r3
 3630 043e CB1A     	 subs r3,r1,r3
 3631 0440 1A44     	 add r2,r2,r3
 3632 0442 7B6C     	 ldr r3,[r7,#68]
 3633 0444 DA60     	 str r2,[r3,#12]
 3634              	.L234:
1345:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1346:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring = 0U;
 3635              	 .loc 3 1346 0
 3636 0446 7B6C     	 ldr r3,[r7,#68]
 3637 0448 0022     	 movs r2,#0
 3638 044a 1A61     	 str r2,[r3,#16]
 3639              	.L233:
1347:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1348:../Libraries/XMCLib/src/xmc_usbh.c **** 
1349:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_NakMsk_Msk)!=0U) {                                /* if NAK */
 3640              	 .loc 3 1349 0
 3641 044c BB6B     	 ldr r3,[r7,#56]
 3642 044e 03F01003 	 and r3,r3,#16
 3643 0452 002B     	 cmp r3,#0
 3644 0454 31D0     	 beq .L235
1350:../Libraries/XMCLib/src/xmc_usbh.c ****             is_nack[ch] = true;
 3645              	 .loc 3 1350 0
 3646 0456 144A     	 ldr r2,.L257+8
 3647 0458 7B6B     	 ldr r3,[r7,#52]
 3648 045a 1344     	 add r3,r3,r2
 3649 045c 0122     	 movs r2,#1
 3650 045e 1A70     	 strb r2,[r3]
1351:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event |= (uint8_t)XMC_USBH_EVENT_HANDSHAKE_NAK;
 3651              	 .loc 3 1351 0
 3652 0460 7B6C     	 ldr r3,[r7,#68]
 3653 0462 9B7F     	 ldrb r3,[r3,#30]
 3654 0464 43F00203 	 orr r3,r3,#2
 3655 0468 DAB2     	 uxtb r2,r3
 3656 046a 7B6C     	 ldr r3,[r7,#68]
 3657 046c 9A77     	 strb r2,[r3,#30]
1352:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT = USB_CH_HCINTMSK_NakMsk_Msk;                                /*    clear 
 3658              	 .loc 3 1352 0
 3659 046e 3B6C     	 ldr r3,[r7,#64]
 3660 0470 1022     	 movs r2,#16
 3661 0472 9A60     	 str r2,[r3,#8]
1353:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                    /*    endpoi
 3662              	 .loc 3 1353 0
 3663 0474 3B6C     	 ldr r3,[r7,#64]
 3664 0476 1B68     	 ldr r3,[r3]
 3665 0478 03F40043 	 and r3,r3,#32768
 3666 047c 002B     	 cmp r3,#0
 3667 047e 17D0     	 beq .L236
1354:../Libraries/XMCLib/src/xmc_usbh.c ****               if (ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) {                   /*
 3668              	 .loc 3 1354 0
 3669 0480 7B6C     	 ldr r3,[r7,#68]
 3670 0482 9B7E     	 ldrb r3,[r3,#26]
 3671 0484 032B     	 cmp r3,#3
 3672 0486 03D1     	 bne .L237
1355:../Libraries/XMCLib/src/xmc_usbh.c ****                 XMC_lTriggerHaltChannel(ptr_ch);                                       /*      trig
 3673              	 .loc 3 1355 0
 3674 0488 386C     	 ldr r0,[r7,#64]
 3675 048a FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3676 048e 12E0     	 b .L239
 3677              	.L237:
1356:../Libraries/XMCLib/src/xmc_usbh.c ****               } else {                                                                 /*     is en
1357:../Libraries/XMCLib/src/xmc_usbh.c ****                 ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                             /*
 3678              	 .loc 3 1357 0
 3679 0490 3B6C     	 ldr r3,[r7,#64]
 3680 0492 1B68     	 ldr r3,[r3]
 3681 0494 43F00042 	 orr r2,r3,#-2147483648
 3682 0498 3B6C     	 ldr r3,[r7,#64]
 3683 049a 1A60     	 str r2,[r3]
 3684 049c 0BE0     	 b .L239
 3685              	.L258:
 3686 049e 00BF     	 .align 2
 3687              	.L257:
 3688 04a0 00000000 	 .word XMC_USBH0_device
 3689 04a4 00000000 	 .word pipe
 3690 04a8 00000000 	 .word is_nack
 3691 04ac 0000F81F 	 .word 536346624
 3692              	.L236:
1358:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1359:../Libraries/XMCLib/src/xmc_usbh.c ****             } else { /* If endpoint OUT */                                             /*    endpoi
1360:../Libraries/XMCLib/src/xmc_usbh.c ****               XMC_lTriggerHaltChannel(ptr_ch);                                         /*     trigg
 3693              	 .loc 3 1360 0
 3694 04b0 386C     	 ldr r0,[r7,#64]
 3695 04b2 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3696              	.L239:
1361:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1362:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3697              	 .loc 3 1362 0
 3698 04b6 0023     	 movs r3,#0
 3699 04b8 BB63     	 str r3,[r7,#56]
 3700              	.L235:
1363:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1364:../Libraries/XMCLib/src/xmc_usbh.c **** 
1365:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_StallMsk_Msk) != 0U) {                              /* if STAL
 3701              	 .loc 3 1365 0
 3702 04ba BB6B     	 ldr r3,[r7,#56]
 3703 04bc 03F00803 	 and r3,r3,#8
 3704 04c0 002B     	 cmp r3,#0
 3705 04c2 19D0     	 beq .L240
1366:../Libraries/XMCLib/src/xmc_usbh.c ****             /*Reset the packet data toggle*/
1367:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT   = USB_CH_HCINTMSK_StallMsk_Msk;                              /*  clear 
 3706              	 .loc 3 1367 0
 3707 04c4 3B6C     	 ldr r3,[r7,#64]
 3708 04c6 0822     	 movs r2,#8
 3709 04c8 9A60     	 str r2,[r3,#8]
1368:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                       /*  releas
 3710              	 .loc 3 1368 0
 3711 04ca 7B6C     	 ldr r3,[r7,#68]
 3712 04cc 0022     	 movs r2,#0
 3713 04ce DA76     	 strb r2,[r3,#27]
1369:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet &= (uint32_t)(~XMC_USBH_PACKET_DATA_Msk);
 3714              	 .loc 3 1369 0
 3715 04d0 7B6C     	 ldr r3,[r7,#68]
 3716 04d2 1B68     	 ldr r3,[r3]
 3717 04d4 23F0F002 	 bic r2,r3,#240
 3718 04d8 7B6C     	 ldr r3,[r7,#68]
 3719 04da 1A60     	 str r2,[r3]
1370:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet   |=  (uint32_t)XMC_USBH_PACKET_DATA0;
 3720              	 .loc 3 1370 0
 3721 04dc 7B6C     	 ldr r3,[r7,#68]
 3722 04de 1B68     	 ldr r3,[r3]
 3723 04e0 43F01002 	 orr r2,r3,#16
 3724 04e4 7B6C     	 ldr r3,[r7,#68]
 3725 04e6 1A60     	 str r2,[r3]
1371:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_HANDSHAKE_STALL;                            /
 3726              	 .loc 3 1371 0
 3727 04e8 7B6C     	 ldr r3,[r7,#68]
 3728 04ea 1022     	 movs r2,#16
 3729 04ec 9A77     	 strb r2,[r3,#30]
1372:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigge
 3730              	 .loc 3 1372 0
 3731 04ee 386C     	 ldr r0,[r7,#64]
 3732 04f0 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1373:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3733              	 .loc 3 1373 0
 3734 04f4 0023     	 movs r3,#0
 3735 04f6 BB63     	 str r3,[r7,#56]
 3736              	.L240:
1374:../Libraries/XMCLib/src/xmc_usbh.c ****         } 
1375:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTx_ERRORS) != 0U) {                                      /* if tran
 3737              	 .loc 3 1375 0
 3738 04f8 BB6B     	 ldr r3,[r7,#56]
 3739 04fa 03F4F063 	 and r3,r3,#1920
 3740 04fe 002B     	 cmp r3,#0
 3741 0500 0ED0     	 beq .L241
1376:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT = USB_CH_HCINTx_ERRORS;                                        /*  clear 
 3742              	 .loc 3 1376 0
 3743 0502 3B6C     	 ldr r3,[r7,#64]
 3744 0504 4FF4F062 	 mov r2,#1920
 3745 0508 9A60     	 str r2,[r3,#8]
1377:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                       /*  releas
 3746              	 .loc 3 1377 0
 3747 050a 7B6C     	 ldr r3,[r7,#68]
 3748 050c 0022     	 movs r2,#0
 3749 050e DA76     	 strb r2,[r3,#27]
1378:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_BUS_ERROR;                                  /
 3750              	 .loc 3 1378 0
 3751 0510 7B6C     	 ldr r3,[r7,#68]
 3752 0512 4022     	 movs r2,#64
 3753 0514 9A77     	 strb r2,[r3,#30]
1379:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigge
 3754              	 .loc 3 1379 0
 3755 0516 386C     	 ldr r0,[r7,#64]
 3756 0518 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1380:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3757              	 .loc 3 1380 0
 3758 051c 0023     	 movs r3,#0
 3759 051e BB63     	 str r3,[r7,#56]
 3760              	.L241:
1381:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1382:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_pipe->transfer_active == 0U) && (ptr_pipe->in_use == 0U) && (ptr_pipe->event != 0U
 3761              	 .loc 3 1382 0
 3762 0520 7B6C     	 ldr r3,[r7,#68]
 3763 0522 1B7F     	 ldrb r3,[r3,#28]
 3764 0524 002B     	 cmp r3,#0
 3765 0526 12D1     	 bne .L224
 3766              	 .loc 3 1382 0 is_stmt 0 discriminator 1
 3767 0528 7B6C     	 ldr r3,[r7,#68]
 3768 052a DB7E     	 ldrb r3,[r3,#27]
 3769 052c 002B     	 cmp r3,#0
 3770 052e 0ED1     	 bne .L224
 3771              	 .loc 3 1382 0 discriminator 2
 3772 0530 7B6C     	 ldr r3,[r7,#68]
 3773 0532 9B7F     	 ldrb r3,[r3,#30]
 3774 0534 002B     	 cmp r3,#0
 3775 0536 0AD0     	 beq .L224
1383:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, (uint32_t)ptr_pipe->event
 3776              	 .loc 3 1383 0 is_stmt 1
 3777 0538 474B     	 ldr r3,.L259
 3778 053a DB68     	 ldr r3,[r3,#12]
 3779 053c 396C     	 ldr r1,[r7,#64]
 3780 053e 7A6C     	 ldr r2,[r7,#68]
 3781 0540 927F     	 ldrb r2,[r2,#30]
 3782 0542 0846     	 mov r0,r1
 3783 0544 1146     	 mov r1,r2
 3784 0546 9847     	 blx r3
1384:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event  = 0U;
 3785              	 .loc 3 1384 0
 3786 0548 7B6C     	 ldr r3,[r7,#68]
 3787 054a 0022     	 movs r2,#0
 3788 054c 9A77     	 strb r2,[r3,#30]
 3789              	.L224:
1284:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
 3790              	 .loc 3 1284 0 discriminator 2
 3791 054e 7B6B     	 ldr r3,[r7,#52]
 3792 0550 0133     	 adds r3,r3,#1
 3793 0552 7B63     	 str r3,[r7,#52]
 3794              	.L223:
1284:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
 3795              	 .loc 3 1284 0 is_stmt 0 discriminator 1
 3796 0554 7B6B     	 ldr r3,[r7,#52]
 3797 0556 0D2B     	 cmp r3,#13
 3798 0558 7FF6A4AE 	 bls .L242
 3799              	.L222:
1385:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1386:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1387:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1388:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1389:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Check if remote wakeup event detected*/
1390:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_WkUpInt_Msk) != 0U)
 3800              	 .loc 3 1390 0 is_stmt 1
 3801 055c 7B68     	 ldr r3,[r7,#4]
 3802 055e 002B     	 cmp r3,#0
 3803 0560 0FDA     	 bge .L243
1391:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1392:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_WkUpInt_Msk; /* Clea
 3804              	 .loc 3 1392 0
 3805 0562 3D4B     	 ldr r3,.L259
 3806 0564 1B68     	 ldr r3,[r3]
 3807 0566 4FF00042 	 mov r2,#-2147483648
 3808 056a 5A61     	 str r2,[r3,#20]
1393:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Recover PHY clock*/
1394:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 3809              	 .loc 3 1394 0
 3810 056c 3A4B     	 ldr r3,.L259
 3811 056e 1B68     	 ldr r3,[r3]
 3812 0570 4FF48072 	 mov r2,#256
 3813 0574 C3F8002E 	 str r2,[r3,#3584]
1395:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Callback function execution*/
1396:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_REMOTE_WAKEUP);
 3814              	 .loc 3 1396 0
 3815 0578 374B     	 ldr r3,.L259
 3816 057a 9B68     	 ldr r3,[r3,#8]
 3817 057c 0020     	 movs r0,#0
 3818 057e 4021     	 movs r1,#64
 3819 0580 9847     	 blx r3
 3820              	.L243:
1397:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1398:../Libraries/XMCLib/src/xmc_usbh.c **** 
1399:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle restarts of unfinished transfers (due to NAK or ACK) */
1400:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3821              	 .loc 3 1400 0
 3822 0582 364B     	 ldr r3,.L259+4
 3823 0584 7B64     	 str r3,[r7,#68]
1401:../Libraries/XMCLib/src/xmc_usbh.c ****   for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3824              	 .loc 3 1401 0
 3825 0586 0023     	 movs r3,#0
 3826 0588 7B63     	 str r3,[r7,#52]
 3827 058a 5EE0     	 b .L244
 3828              	.L254:
1402:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3829              	 .loc 3 1402 0
 3830 058c 7B6C     	 ldr r3,[r7,#68]
 3831 058e DB7E     	 ldrb r3,[r3,#27]
 3832 0590 012B     	 cmp r3,#1
 3833 0592 54D1     	 bne .L245
 3834              	 .loc 3 1402 0 is_stmt 0 discriminator 1
 3835 0594 7B6C     	 ldr r3,[r7,#68]
 3836 0596 1B7F     	 ldrb r3,[r3,#28]
 3837 0598 002B     	 cmp r3,#0
 3838 059a 50D1     	 bne .L245
1403:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Restart periodic transfer if not in progress and interval expired */
1404:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) 
 3839              	 .loc 3 1404 0 is_stmt 1
 3840 059c 7B6C     	 ldr r3,[r7,#68]
 3841 059e 9B7E     	 ldrb r3,[r3,#26]
 3842 05a0 032B     	 cmp r3,#3
 3843 05a2 31D0     	 beq .L246
1405:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1406:../Libraries/XMCLib/src/xmc_usbh.c ****             /*Data toggle if NACK not received*/
1407:../Libraries/XMCLib/src/xmc_usbh.c ****             if (!is_nack[ch])
 3844              	 .loc 3 1407 0
 3845 05a4 2E4A     	 ldr r2,.L259+8
 3846 05a6 7B6B     	 ldr r3,[r7,#52]
 3847 05a8 1344     	 add r3,r3,r2
 3848 05aa 1B78     	 ldrb r3,[r3]
 3849 05ac 83F00103 	 eor r3,r3,#1
 3850 05b0 DBB2     	 uxtb r3,r3
 3851 05b2 002B     	 cmp r3,#0
 3852 05b4 23D0     	 beq .L247
1408:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1409:../Libraries/XMCLib/src/xmc_usbh.c ****               switch (ptr_pipe->packet & (uint32_t)XMC_USBH_PACKET_DATA_Msk)
 3853              	 .loc 3 1409 0
 3854 05b6 7B6C     	 ldr r3,[r7,#68]
 3855 05b8 1B68     	 ldr r3,[r3]
 3856 05ba 03F0F003 	 and r3,r3,#240
 3857 05be 102B     	 cmp r3,#16
 3858 05c0 02D0     	 beq .L249
 3859 05c2 202B     	 cmp r3,#32
 3860 05c4 0DD0     	 beq .L250
1410:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1411:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA0:
1412:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1413:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
1414:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
1415:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA1:
1416:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1417:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
1418:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
1419:../Libraries/XMCLib/src/xmc_usbh.c ****                 default:
1420:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3861              	 .loc 3 1420 0
 3862 05c6 19E0     	 b .L251
 3863              	.L249:
1412:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
 3864              	 .loc 3 1412 0
 3865 05c8 7B6C     	 ldr r3,[r7,#68]
 3866 05ca 1B68     	 ldr r3,[r3]
 3867 05cc 23F0F002 	 bic r2,r3,#240
 3868 05d0 7B6C     	 ldr r3,[r7,#68]
 3869 05d2 1A60     	 str r2,[r3]
1413:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3870              	 .loc 3 1413 0
 3871 05d4 7B6C     	 ldr r3,[r7,#68]
 3872 05d6 1B68     	 ldr r3,[r3]
 3873 05d8 43F02002 	 orr r2,r3,#32
 3874 05dc 7B6C     	 ldr r3,[r7,#68]
 3875 05de 1A60     	 str r2,[r3]
1414:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA1:
 3876              	 .loc 3 1414 0
 3877 05e0 0CE0     	 b .L251
 3878              	.L250:
1416:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
 3879              	 .loc 3 1416 0
 3880 05e2 7B6C     	 ldr r3,[r7,#68]
 3881 05e4 1B68     	 ldr r3,[r3]
 3882 05e6 23F0F002 	 bic r2,r3,#240
 3883 05ea 7B6C     	 ldr r3,[r7,#68]
 3884 05ec 1A60     	 str r2,[r3]
1417:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3885              	 .loc 3 1417 0
 3886 05ee 7B6C     	 ldr r3,[r7,#68]
 3887 05f0 1B68     	 ldr r3,[r3]
 3888 05f2 43F01002 	 orr r2,r3,#16
 3889 05f6 7B6C     	 ldr r3,[r7,#68]
 3890 05f8 1A60     	 str r2,[r3]
1418:../Libraries/XMCLib/src/xmc_usbh.c ****                 default:
 3891              	 .loc 3 1418 0
 3892 05fa 00BF     	 nop
 3893              	.L251:
 3894 05fc 04E0     	 b .L246
 3895              	.L247:
1421:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1422:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1423:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1424:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1425:../Libraries/XMCLib/src/xmc_usbh.c ****               is_nack[ch] = false;
 3896              	 .loc 3 1425 0
 3897 05fe 184A     	 ldr r2,.L259+8
 3898 0600 7B6B     	 ldr r3,[r7,#52]
 3899 0602 1344     	 add r3,r3,r2
 3900 0604 0022     	 movs r2,#0
 3901 0606 1A70     	 strb r2,[r3]
 3902              	.L246:
1426:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1427:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1428:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT)&&(ptr_pipe->interrupt_trigge
 3903              	 .loc 3 1428 0
 3904 0608 7B6C     	 ldr r3,[r7,#68]
 3905 060a 9B7E     	 ldrb r3,[r3,#26]
 3906 060c 032B     	 cmp r3,#3
 3907 060e 03D1     	 bne .L252
 3908              	 .loc 3 1428 0 is_stmt 0 discriminator 1
 3909 0610 7B6C     	 ldr r3,[r7,#68]
 3910 0612 5B7F     	 ldrb r3,[r3,#29]
 3911 0614 012B     	 cmp r3,#1
 3912 0616 03D0     	 beq .L253
 3913              	.L252:
1429:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 3914              	 .loc 3 1429 0 is_stmt 1 discriminator 3
 3915 0618 7B6C     	 ldr r3,[r7,#68]
 3916 061a 9B7E     	 ldrb r3,[r3,#26]
1428:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 3917              	 .loc 3 1428 0 discriminator 3
 3918 061c 032B     	 cmp r3,#3
 3919 061e 0ED0     	 beq .L245
 3920              	.L253:
1430:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1431:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->interrupt_triggered = 0U;
 3921              	 .loc 3 1431 0
 3922 0620 7B6C     	 ldr r3,[r7,#68]
 3923 0622 0022     	 movs r2,#0
 3924 0624 5A77     	 strb r2,[r3,#29]
1432:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->transfer_active = 1U;
 3925              	 .loc 3 1432 0
 3926 0626 7B6C     	 ldr r3,[r7,#68]
 3927 0628 0122     	 movs r2,#1
 3928 062a 1A77     	 strb r2,[r3,#28]
1433:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_lStartTransfer (ptr_pipe, (((USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_reg
 3929              	 .loc 3 1433 0
 3930 062c 0A4B     	 ldr r3,.L259
 3931 062e 5A68     	 ldr r2,[r3,#4]
 3932 0630 7B6B     	 ldr r3,[r7,#52]
 3933 0632 5B01     	 lsls r3,r3,#5
 3934 0634 1344     	 add r3,r3,r2
 3935 0636 786C     	 ldr r0,[r7,#68]
 3936 0638 1946     	 mov r1,r3
 3937 063a FFF7FEFF 	 bl XMC_lStartTransfer
 3938              	.L245:
1434:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1435:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1436:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe++;
 3939              	 .loc 3 1436 0 discriminator 2
 3940 063e 7B6C     	 ldr r3,[r7,#68]
 3941 0640 2033     	 adds r3,r3,#32
 3942 0642 7B64     	 str r3,[r7,#68]
1401:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3943              	 .loc 3 1401 0 discriminator 2
 3944 0644 7B6B     	 ldr r3,[r7,#52]
 3945 0646 0133     	 adds r3,r3,#1
 3946 0648 7B63     	 str r3,[r7,#52]
 3947              	.L244:
1401:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3948              	 .loc 3 1401 0 is_stmt 0 discriminator 1
 3949 064a 7B6B     	 ldr r3,[r7,#52]
 3950 064c 0D2B     	 cmp r3,#13
 3951 064e 9DD9     	 bls .L254
1437:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1438:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3952              	 .loc 3 1438 0 is_stmt 1
 3953 0650 4837     	 adds r7,r7,#72
 3954              	.LCFI137:
 3955              	 .cfi_def_cfa_offset 8
 3956 0652 BD46     	 mov sp,r7
 3957              	.LCFI138:
 3958              	 .cfi_def_cfa_register 13
 3959              	 
 3960 0654 80BD     	 pop {r7,pc}
 3961              	.L260:
 3962 0656 00BF     	 .align 2
 3963              	.L259:
 3964 0658 00000000 	 .word XMC_USBH0_device
 3965 065c 00000000 	 .word pipe
 3966 0660 00000000 	 .word is_nack
 3967              	 .cfi_endproc
 3968              	.LFE206:
 3970              	 .section .text.XMC_USBH_GetInterruptStatus,"ax",%progbits
 3971              	 .align 2
 3972              	 .global XMC_USBH_GetInterruptStatus
 3973              	 .thumb
 3974              	 .thumb_func
 3976              	XMC_USBH_GetInterruptStatus:
 3977              	.LFB207:
1439:../Libraries/XMCLib/src/xmc_usbh.c **** 
1440:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides host mode interrupt status*/
1441:../Libraries/XMCLib/src/xmc_usbh.c **** uint32_t XMC_USBH_GetInterruptStatus(void)
1442:../Libraries/XMCLib/src/xmc_usbh.c **** {
 3978              	 .loc 3 1442 0
 3979              	 .cfi_startproc
 3980              	 
 3981              	 
 3982              	 
 3983 0000 80B4     	 push {r7}
 3984              	.LCFI139:
 3985              	 .cfi_def_cfa_offset 4
 3986              	 .cfi_offset 7,-4
 3987 0002 00AF     	 add r7,sp,#0
 3988              	.LCFI140:
 3989              	 .cfi_def_cfa_register 7
1443:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH0_device.global_register->GINTSTS_HOSTMODE;
 3990              	 .loc 3 1443 0
 3991 0004 034B     	 ldr r3,.L263
 3992 0006 1B68     	 ldr r3,[r3]
 3993 0008 5B69     	 ldr r3,[r3,#20]
1444:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3994              	 .loc 3 1444 0
 3995 000a 1846     	 mov r0,r3
 3996 000c BD46     	 mov sp,r7
 3997              	.LCFI141:
 3998              	 .cfi_def_cfa_register 13
 3999              	 
 4000 000e 5DF8047B 	 ldr r7,[sp],#4
 4001              	.LCFI142:
 4002              	 .cfi_restore 7
 4003              	 .cfi_def_cfa_offset 0
 4004 0012 7047     	 bx lr
 4005              	.L264:
 4006              	 .align 2
 4007              	.L263:
 4008 0014 00000000 	 .word XMC_USBH0_device
 4009              	 .cfi_endproc
 4010              	.LFE207:
 4012              	 .section .text.XMC_USBH_Select_VBUS,"ax",%progbits
 4013              	 .align 2
 4014              	 .global XMC_USBH_Select_VBUS
 4015              	 .thumb
 4016              	 .thumb_func
 4018              	XMC_USBH_Select_VBUS:
 4019              	.LFB208:
1445:../Libraries/XMCLib/src/xmc_usbh.c **** 
1446:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function selects the port pin used as DRIVEVBUS*/
1447:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_Select_VBUS(XMC_GPIO_PORT_t* port, uint32_t pin)
1448:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4020              	 .loc 3 1448 0
 4021              	 .cfi_startproc
 4022              	 
 4023              	 
 4024 0000 80B5     	 push {r7,lr}
 4025              	.LCFI143:
 4026              	 .cfi_def_cfa_offset 8
 4027              	 .cfi_offset 7,-8
 4028              	 .cfi_offset 14,-4
 4029 0002 82B0     	 sub sp,sp,#8
 4030              	.LCFI144:
 4031              	 .cfi_def_cfa_offset 16
 4032 0004 00AF     	 add r7,sp,#0
 4033              	.LCFI145:
 4034              	 .cfi_def_cfa_register 7
 4035 0006 7860     	 str r0,[r7,#4]
 4036 0008 3960     	 str r1,[r7]
1449:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_port = port;
 4037              	 .loc 3 1449 0
 4038 000a 094A     	 ldr r2,.L266
 4039 000c 7B68     	 ldr r3,[r7,#4]
 4040 000e 1360     	 str r3,[r2]
1450:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_pin = pin;
 4041              	 .loc 3 1450 0
 4042 0010 084A     	 ldr r2,.L266+4
 4043 0012 3B68     	 ldr r3,[r7]
 4044 0014 1360     	 str r3,[r2]
1451:../Libraries/XMCLib/src/xmc_usbh.c **** 
1452:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Configure the port pin alternate function*/
1453:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 4045              	 .loc 3 1453 0
 4046 0016 064B     	 ldr r3,.L266
 4047 0018 1A68     	 ldr r2,[r3]
 4048 001a 064B     	 ldr r3,.L266+4
 4049 001c 1B68     	 ldr r3,[r3]
 4050 001e DBB2     	 uxtb r3,r3
 4051 0020 1046     	 mov r0,r2
 4052 0022 1946     	 mov r1,r3
 4053 0024 8822     	 movs r2,#136
 4054 0026 FFF7FEFF 	 bl XMC_GPIO_SetMode
1454:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4055              	 .loc 3 1454 0
 4056 002a 0837     	 adds r7,r7,#8
 4057              	.LCFI146:
 4058              	 .cfi_def_cfa_offset 8
 4059 002c BD46     	 mov sp,r7
 4060              	.LCFI147:
 4061              	 .cfi_def_cfa_register 13
 4062              	 
 4063 002e 80BD     	 pop {r7,pc}
 4064              	.L267:
 4065              	 .align 2
 4066              	.L266:
 4067 0030 00000000 	 .word VBUS_port
 4068 0034 00000000 	 .word VBUS_pin
 4069              	 .cfi_endproc
 4070              	.LFE208:
 4072              	 .section .text.XMC_USBH_TurnOffResumeBit,"ax",%progbits
 4073              	 .align 2
 4074              	 .global XMC_USBH_TurnOffResumeBit
 4075              	 .thumb
 4076              	 .thumb_func
 4078              	XMC_USBH_TurnOffResumeBit:
 4079              	.LFB209:
1455:../Libraries/XMCLib/src/xmc_usbh.c **** 
1456:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function asserts the remote wakeup request by device by clearing the resume bit*/
1457:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_TurnOffResumeBit(void)
1458:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4080              	 .loc 3 1458 0
 4081              	 .cfi_startproc
 4082              	 
 4083              	 
 4084              	 
 4085 0000 80B4     	 push {r7}
 4086              	.LCFI148:
 4087              	 .cfi_def_cfa_offset 4
 4088              	 .cfi_offset 7,-4
 4089 0002 83B0     	 sub sp,sp,#12
 4090              	.LCFI149:
 4091              	 .cfi_def_cfa_offset 16
 4092 0004 00AF     	 add r7,sp,#0
 4093              	.LCFI150:
 4094              	 .cfi_def_cfa_register 7
1459:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
1460:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Clear resume bit*/
1461:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt = XMC_USBH0_device.global_register->HPRT;
 4095              	 .loc 3 1461 0
 4096 0006 0B4B     	 ldr r3,.L269
 4097 0008 1B68     	 ldr r3,[r3]
 4098 000a D3F84034 	 ldr r3,[r3,#1088]
 4099 000e 7B60     	 str r3,[r7,#4]
1462:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 4100              	 .loc 3 1462 0
 4101 0010 7B68     	 ldr r3,[r7,#4]
 4102 0012 23F00403 	 bic r3,r3,#4
 4103 0016 7B60     	 str r3,[r7,#4]
1463:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 4104              	 .loc 3 1463 0
 4105 0018 7B68     	 ldr r3,[r7,#4]
 4106 001a 23F04003 	 bic r3,r3,#64
 4107 001e 7B60     	 str r3,[r7,#4]
1464:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.global_register->HPRT = hprt;
 4108              	 .loc 3 1464 0
 4109 0020 044B     	 ldr r3,.L269
 4110 0022 1B68     	 ldr r3,[r3]
 4111 0024 7A68     	 ldr r2,[r7,#4]
 4112 0026 C3F84024 	 str r2,[r3,#1088]
1465:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4113              	 .loc 3 1465 0
 4114 002a 0C37     	 adds r7,r7,#12
 4115              	.LCFI151:
 4116              	 .cfi_def_cfa_offset 4
 4117 002c BD46     	 mov sp,r7
 4118              	.LCFI152:
 4119              	 .cfi_def_cfa_register 13
 4120              	 
 4121 002e 5DF8047B 	 ldr r7,[sp],#4
 4122              	.LCFI153:
 4123              	 .cfi_restore 7
 4124              	 .cfi_def_cfa_offset 0
 4125 0032 7047     	 bx lr
 4126              	.L270:
 4127              	 .align 2
 4128              	.L269:
 4129 0034 00000000 	 .word XMC_USBH0_device
 4130              	 .cfi_endproc
 4131              	.LFE209:
 4133              	 .global Driver_USBH0
 4134              	 .section .rodata.Driver_USBH0,"a",%progbits
 4135              	 .align 2
 4138              	Driver_USBH0:
 4139 0000 00000000 	 .word XMC_USBH_GetVersion
 4140 0004 00000000 	 .word XMC_USBH_GetCapabilities
 4141 0008 00000000 	 .word XMC_USBH_Initialize
 4142 000c 00000000 	 .word XMC_USBH_Uninitialize
 4143 0010 00000000 	 .word XMC_USBH_PowerControl
 4144 0014 00000000 	 .word XMC_USBH_PortVbusOnOff
 4145 0018 00000000 	 .word XMC_USBH_PortReset
 4146 001c 00000000 	 .word XMC_USBH_PortSuspend
 4147 0020 00000000 	 .word XMC_USBH_PortResume
 4148 0024 00000000 	 .word XMC_USBH_PortGetState
 4149 0028 00000000 	 .word XMC_USBH_PipeCreate
 4150 002c 00000000 	 .word XMC_USBH_PipeModify
 4151 0030 00000000 	 .word XMC_USBH_PipeDelete
 4152 0034 00000000 	 .word XMC_USBH_PipeReset
 4153 0038 00000000 	 .word XMC_USBH_PipeTransfer
 4154 003c 00000000 	 .word XMC_USBH_PipeTransferGetResult
 4155 0040 00000000 	 .word XMC_USBH_PipeTransferAbort
 4156 0044 00000000 	 .word XMC_USBH_GetFrameNumber
 4157              	 .section .text.XMC_USBH_osDelay,"ax",%progbits
 4158              	 .align 2
 4159              	 .weak XMC_USBH_osDelay
 4160              	 .thumb
 4161              	 .thumb_func
 4163              	XMC_USBH_osDelay:
 4164              	.LFB210:
1466:../Libraries/XMCLib/src/xmc_usbh.c **** 
1467:../Libraries/XMCLib/src/xmc_usbh.c **** 
1468:../Libraries/XMCLib/src/xmc_usbh.c **** 
1469:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host driver assembling all the implementation into a single CMSIS compliant structure type*/
1470:../Libraries/XMCLib/src/xmc_usbh.c **** XMC_USBH_DRIVER_t Driver_USBH0 = {
1471:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetVersion,
1472:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetCapabilities,
1473:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Initialize,
1474:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Uninitialize,
1475:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PowerControl,
1476:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortVbusOnOff,
1477:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortReset,
1478:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortSuspend,
1479:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortResume,
1480:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortGetState,
1481:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeCreate,
1482:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeModify,
1483:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeDelete,
1484:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeReset,
1485:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransfer,
1486:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferGetResult,
1487:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferAbort,
1488:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetFrameNumber
1489:../Libraries/XMCLib/src/xmc_usbh.c **** };
1490:../Libraries/XMCLib/src/xmc_usbh.c **** 
1491:../Libraries/XMCLib/src/xmc_usbh.c **** 
1492:../Libraries/XMCLib/src/xmc_usbh.c **** /*Weak definition of delay function*/
1493:../Libraries/XMCLib/src/xmc_usbh.c **** __WEAK uint8_t XMC_USBH_osDelay(uint32_t MS)
1494:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4165              	 .loc 3 1494 0
 4166              	 .cfi_startproc
 4167              	 
 4168              	 
 4169              	 
 4170 0000 80B4     	 push {r7}
 4171              	.LCFI154:
 4172              	 .cfi_def_cfa_offset 4
 4173              	 .cfi_offset 7,-4
 4174 0002 83B0     	 sub sp,sp,#12
 4175              	.LCFI155:
 4176              	 .cfi_def_cfa_offset 16
 4177 0004 00AF     	 add r7,sp,#0
 4178              	.LCFI156:
 4179              	 .cfi_def_cfa_register 7
 4180 0006 7860     	 str r0,[r7,#4]
 4181              	.L272:
1495:../Libraries/XMCLib/src/xmc_usbh.c ****   (void)MS;
1496:../Libraries/XMCLib/src/xmc_usbh.c ****   /*A precise time delay implementation for this function has to be provided*/
1497:../Libraries/XMCLib/src/xmc_usbh.c ****   while (1)
1498:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1499:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait*/
1500:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 4182              	 .loc 3 1500 0 discriminator 1
 4183 0008 FEE7     	 b .L272
 4184              	 .cfi_endproc
 4185              	.LFE210:
 4187 000a 00BF     	 .text
 4188              	.Letext0:
 4189              	 .file 4 "c:\\dave\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 4190              	 .file 5 "c:\\dave\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 4191              	 .file 6 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 4192              	 .file 7 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/XMCLib/inc/xmc4_scu.h"
 4193              	 .file 8 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/XMCLib/inc/xmc4_gpio.h"
 4194              	 .file 9 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/XMCLib/inc/xmc_usbh.h"
 4195              	 .file 10 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_07_25_VCU_jr20_Source/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_usbh.c
    {standard input}:20     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:76     .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:81     .text.__NVIC_DisableIRQ:00000000 $t
    {standard input}:85     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
    {standard input}:154    .text.__NVIC_DisableIRQ:00000040 $d
    {standard input}:159    .text.__NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:163    .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
    {standard input}:213    .text.__NVIC_ClearPendingIRQ:00000038 $d
    {standard input}:218    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:222    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:285    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:291    .rodata.xmc_usbh_driver_version:00000000 $d
    {standard input}:294    .rodata.xmc_usbh_driver_version:00000000 xmc_usbh_driver_version
    {standard input}:302    .data.VBUS_port:00000000 VBUS_port
    {standard input}:299    .data.VBUS_port:00000000 $d
    {standard input}:309    .data.VBUS_pin:00000000 VBUS_pin
    {standard input}:306    .data.VBUS_pin:00000000 $d
                            *COM*:0000000e is_nack
    {standard input}:313    .rodata.xmc_usbh_driver_capabilities:00000000 $d
    {standard input}:316    .rodata.xmc_usbh_driver_capabilities:00000000 xmc_usbh_driver_capabilities
    {standard input}:322    .data.XMC_USBH0_device:00000000 $d
    {standard input}:325    .data.XMC_USBH0_device:00000000 XMC_USBH0_device
                            *COM*:000001c0 pipe
    {standard input}:336    .bss.XMC_USBH0_dfifo_ptr:00000000 $d
    {standard input}:339    .bss.XMC_USBH0_dfifo_ptr:00000000 XMC_USBH0_dfifo_ptr
    {standard input}:342    .text.XMC_lClockGating:00000000 $t
    {standard input}:346    .text.XMC_lClockGating:00000000 XMC_lClockGating
    {standard input}:385    .text.XMC_lTriggerHaltChannel:00000000 $t
    {standard input}:389    .text.XMC_lTriggerHaltChannel:00000000 XMC_lTriggerHaltChannel
    {standard input}:436    .text.XMC_lStartTransfer:00000000 $t
    {standard input}:440    .text.XMC_lStartTransfer:00000000 XMC_lStartTransfer
    {standard input}:605    .text.XMC_lStartTransfer:000000fc $d
    {standard input}:609    .text.XMC_lStartTransfer:0000010c $t
    {standard input}:832    .text.XMC_lStartTransfer:00000260 $d
    {standard input}:838    .text.XMC_USBH_GetVersion:00000000 $t
    {standard input}:842    .text.XMC_USBH_GetVersion:00000000 XMC_USBH_GetVersion
    {standard input}:884    .text.XMC_USBH_GetVersion:00000028 $d
    {standard input}:889    .text.XMC_USBH_GetCapabilities:00000000 $t
    {standard input}:893    .text.XMC_USBH_GetCapabilities:00000000 XMC_USBH_GetCapabilities
    {standard input}:928    .text.XMC_USBH_Initialize:00000000 $t
    {standard input}:932    .text.XMC_USBH_Initialize:00000000 XMC_USBH_Initialize
    {standard input}:1020   .text.XMC_USBH_Initialize:0000006c $d
    {standard input}:1028   .text.XMC_USBH_Uninitialize:00000000 $t
    {standard input}:1032   .text.XMC_USBH_Uninitialize:00000000 XMC_USBH_Uninitialize
    {standard input}:1070   .text.XMC_USBH_PowerControl:00000000 XMC_USBH_PowerControl
    {standard input}:1061   .text.XMC_USBH_Uninitialize:00000018 $d
    {standard input}:1066   .text.XMC_USBH_PowerControl:00000000 $t
    {standard input}:4163   .text.XMC_USBH_osDelay:00000000 XMC_USBH_osDelay
    {standard input}:1361   .text.XMC_USBH_PowerControl:000001ec $d
    {standard input}:1371   .text.XMC_USBH_PortVbusOnOff:00000000 $t
    {standard input}:1375   .text.XMC_USBH_PortVbusOnOff:00000000 XMC_USBH_PortVbusOnOff
    {standard input}:1477   .text.XMC_USBH_PortVbusOnOff:00000094 $d
    {standard input}:1484   .text.XMC_USBH_PortReset:00000000 $t
    {standard input}:1488   .text.XMC_USBH_PortReset:00000000 XMC_USBH_PortReset
    {standard input}:1603   .text.XMC_USBH_PortReset:000000a4 $d
    {standard input}:1608   .text.XMC_USBH_PortSuspend:00000000 $t
    {standard input}:1612   .text.XMC_USBH_PortSuspend:00000000 XMC_USBH_PortSuspend
    {standard input}:1699   .text.XMC_USBH_PortSuspend:00000074 $d
    {standard input}:1704   .text.XMC_USBH_PortResume:00000000 $t
    {standard input}:1708   .text.XMC_USBH_PortResume:00000000 XMC_USBH_PortResume
    {standard input}:1809   .text.XMC_USBH_PortResume:00000090 $d
    {standard input}:1814   .text.XMC_USBH_PortGetState:00000000 $t
    {standard input}:1818   .text.XMC_USBH_PortGetState:00000000 XMC_USBH_PortGetState
    {standard input}:1917   .text.XMC_USBH_PortGetState:00000088 $d
    {standard input}:1922   .text.XMC_USBH_PipeCreate:00000000 $t
    {standard input}:1926   .text.XMC_USBH_PipeCreate:00000000 XMC_USBH_PipeCreate
    {standard input}:2081   .text.XMC_USBH_PipeCreate:000000e8 $d
    {standard input}:2085   .text.XMC_USBH_PipeCreate:000000f8 $t
    {standard input}:2139   .text.XMC_USBH_PipeCreate:00000140 $d
    {standard input}:2145   .text.XMC_USBH_PipeModify:00000000 $t
    {standard input}:2149   .text.XMC_USBH_PipeModify:00000000 XMC_USBH_PipeModify
    {standard input}:2268   .text.XMC_USBH_PipeModify:000000a0 $d
    {standard input}:2275   .text.XMC_USBH_PipeDelete:00000000 $t
    {standard input}:2279   .text.XMC_USBH_PipeDelete:00000000 XMC_USBH_PipeDelete
    {standard input}:2379   .text.XMC_USBH_PipeDelete:0000007c $d
    {standard input}:2385   .text.XMC_USBH_PipeReset:00000000 $t
    {standard input}:2389   .text.XMC_USBH_PipeReset:00000000 XMC_USBH_PipeReset
    {standard input}:2484   .text.XMC_USBH_PipeReset:00000070 $d
    {standard input}:2490   .text.XMC_USBH_PipeTransfer:00000000 $t
    {standard input}:2494   .text.XMC_USBH_PipeTransfer:00000000 XMC_USBH_PipeTransfer
    {standard input}:2680   .text.XMC_USBH_PipeTransfer:00000110 $d
    {standard input}:2686   .text.XMC_USBH_PipeTransferGetResult:00000000 $t
    {standard input}:2690   .text.XMC_USBH_PipeTransferGetResult:00000000 XMC_USBH_PipeTransferGetResult
    {standard input}:2749   .text.XMC_USBH_PipeTransferGetResult:00000038 $d
    {standard input}:2755   .text.XMC_USBH_PipeTransferAbort:00000000 $t
    {standard input}:2759   .text.XMC_USBH_PipeTransferAbort:00000000 XMC_USBH_PipeTransferAbort
    {standard input}:2904   .text.XMC_USBH_PipeTransferAbort:000000d0 $d
    {standard input}:2910   .text.XMC_USBH_GetFrameNumber:00000000 $t
    {standard input}:2914   .text.XMC_USBH_GetFrameNumber:00000000 XMC_USBH_GetFrameNumber
    {standard input}:2968   .text.XMC_USBH_GetFrameNumber:00000034 $d
    {standard input}:2973   .text.XMC_USBH_HandleIrq:00000000 $t
    {standard input}:2978   .text.XMC_USBH_HandleIrq:00000000 XMC_USBH_HandleIrq
    {standard input}:3322   .text.XMC_USBH_HandleIrq:00000230 $d
    {standard input}:3327   .text.XMC_USBH_HandleIrq:0000023c $t
    {standard input}:3688   .text.XMC_USBH_HandleIrq:000004a0 $d
    {standard input}:3694   .text.XMC_USBH_HandleIrq:000004b0 $t
    {standard input}:3964   .text.XMC_USBH_HandleIrq:00000658 $d
    {standard input}:3971   .text.XMC_USBH_GetInterruptStatus:00000000 $t
    {standard input}:3976   .text.XMC_USBH_GetInterruptStatus:00000000 XMC_USBH_GetInterruptStatus
    {standard input}:4008   .text.XMC_USBH_GetInterruptStatus:00000014 $d
    {standard input}:4013   .text.XMC_USBH_Select_VBUS:00000000 $t
    {standard input}:4018   .text.XMC_USBH_Select_VBUS:00000000 XMC_USBH_Select_VBUS
    {standard input}:4067   .text.XMC_USBH_Select_VBUS:00000030 $d
    {standard input}:4073   .text.XMC_USBH_TurnOffResumeBit:00000000 $t
    {standard input}:4078   .text.XMC_USBH_TurnOffResumeBit:00000000 XMC_USBH_TurnOffResumeBit
    {standard input}:4129   .text.XMC_USBH_TurnOffResumeBit:00000034 $d
    {standard input}:4138   .rodata.Driver_USBH0:00000000 Driver_USBH0
    {standard input}:4135   .rodata.Driver_USBH0:00000000 $d
    {standard input}:4158   .text.XMC_USBH_osDelay:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_GPIO_SetMode
XMC_SCU_POWER_DisableUsb
XMC_SCU_RESET_AssertPeripheralReset
memset
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_POWER_EnableUsb
