-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BGD_computeOutputGradient_float_16u_16u_s is
port (
    p_n : IN STD_LOGIC_VECTOR (31 downto 0);
    p_k : IN STD_LOGIC_VECTOR (31 downto 0);
    p_results_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    p_results_ce0 : OUT STD_LOGIC;
    p_results_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_results_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_results_we0 : OUT STD_LOGIC;
    p_results_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    p_results_ce1 : OUT STD_LOGIC;
    p_results_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_results_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_results_we1 : OUT STD_LOGIC;
    p_results_offset : IN STD_LOGIC_VECTOR (14 downto 0);
    p_classes_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_classes_ce0 : OUT STD_LOGIC;
    p_classes_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_classes_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_classes_we0 : OUT STD_LOGIC;
    p_classes_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_classes_ce1 : OUT STD_LOGIC;
    p_classes_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_classes_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_classes_we1 : OUT STD_LOGIC;
    p_classes_offset : IN STD_LOGIC_VECTOR (8 downto 0);
    p_outputPrevLayer_offset : IN STD_LOGIC_VECTOR (14 downto 0);
    p_weightGradientAvg_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_weightGradientAvg_ce0 : OUT STD_LOGIC;
    p_weightGradientAvg_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_weightGradientAvg_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_weightGradientAvg_we0 : OUT STD_LOGIC;
    p_weightGradientAvg_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_weightGradientAvg_ce1 : OUT STD_LOGIC;
    p_weightGradientAvg_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_weightGradientAvg_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_weightGradientAvg_we1 : OUT STD_LOGIC;
    p_weightGradientAvg_offset : IN STD_LOGIC_VECTOR (13 downto 0);
    p_biasGradientAvg_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_biasGradientAvg_ce0 : OUT STD_LOGIC;
    p_biasGradientAvg_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_biasGradientAvg_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_biasGradientAvg_we0 : OUT STD_LOGIC;
    p_biasGradientAvg_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_biasGradientAvg_ce1 : OUT STD_LOGIC;
    p_biasGradientAvg_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_biasGradientAvg_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_biasGradientAvg_we1 : OUT STD_LOGIC;
    p_biasGradientAvg_offset : IN STD_LOGIC_VECTOR (6 downto 0);
    p_error_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_error_ce0 : OUT STD_LOGIC;
    p_error_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_error_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_error_we0 : OUT STD_LOGIC;
    p_error_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_error_ce1 : OUT STD_LOGIC;
    p_error_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_error_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_error_we1 : OUT STD_LOGIC;
    p_initZero : IN STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_n_ap_vld : IN STD_LOGIC;
    p_k_ap_vld : IN STD_LOGIC;
    p_results_offset_ap_vld : IN STD_LOGIC;
    p_classes_offset_ap_vld : IN STD_LOGIC;
    p_outputPrevLayer_offset_ap_vld : IN STD_LOGIC;
    p_weightGradientAvg_offset_ap_vld : IN STD_LOGIC;
    p_biasGradientAvg_offset_ap_vld : IN STD_LOGIC;
    p_initZero_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of BGD_computeOutputGradient_float_16u_16u_s is 
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal computeOutputGradient_float_16u_16u_entry52_U0_ap_start : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_start_full_n : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_ap_done : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_ap_continue : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_ap_idle : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_ap_ready : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_start_out : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_start_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_initZero : STD_LOGIC_VECTOR (0 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_n_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_n_out_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_n_out1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_n_out1_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_n_out2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_n_out2_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_k_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_k_out_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_k_out3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_k_out3_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_k_out4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_k_out4_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_results_offset_out_din : STD_LOGIC_VECTOR (14 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_results_offset_out_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_classes_offset_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_classes_offset_out_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_outputPrevLayer_offset_out_din : STD_LOGIC_VECTOR (14 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_outputPrevLayer_offset_out_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_weightGradientAvg_offset_out_din : STD_LOGIC_VECTOR (13 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_weightGradientAvg_offset_out_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_biasGradientAvg_offset_out_din : STD_LOGIC_VECTOR (6 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_biasGradientAvg_offset_out_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out_din : STD_LOGIC_VECTOR (0 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out5_din : STD_LOGIC_VECTOR (0 downto 0);
    signal computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out5_write : STD_LOGIC;
    signal computeOutputError_float_1u_U0_ap_start : STD_LOGIC;
    signal computeOutputError_float_1u_U0_ap_done : STD_LOGIC;
    signal computeOutputError_float_1u_U0_ap_continue : STD_LOGIC;
    signal computeOutputError_float_1u_U0_ap_idle : STD_LOGIC;
    signal computeOutputError_float_1u_U0_ap_ready : STD_LOGIC;
    signal computeOutputError_float_1u_U0_p_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputError_float_1u_U0_p_out_write : STD_LOGIC;
    signal computeOutputError_float_1u_U0_p_n_read : STD_LOGIC;
    signal computeOutputError_float_1u_U0_p_results_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal computeOutputError_float_1u_U0_p_results_ce0 : STD_LOGIC;
    signal computeOutputError_float_1u_U0_p_results_offset_read : STD_LOGIC;
    signal computeOutputError_float_1u_U0_p_classes_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal computeOutputError_float_1u_U0_p_classes_ce0 : STD_LOGIC;
    signal computeOutputError_float_1u_U0_p_classes_offset_read : STD_LOGIC;
    signal computeOutputError_float_1u_U0_p_n_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputError_float_1u_U0_p_n_out_write : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_ap_start : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_ap_done : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_ap_continue : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_ap_idle : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_ap_ready : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_p_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal vec2GemStream_float_16u_133_U0_p_out_write : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_p_m_read : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_p_n_read : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_p_in_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal vec2GemStream_float_16u_133_U0_p_in_ce1 : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_p_in_offset_read : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_ap_start : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_ap_done : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_ap_continue : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_ap_idle : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_ap_ready : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_currentErrorInput_read : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_outputPrevLayer_read : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_weightGradient_din : STD_LOGIC_VECTOR (511 downto 0);
    signal computeGradient_float_16u_34_U0_p_weightGradient_write : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_biasGradient_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeGradient_float_16u_34_U0_p_biasGradient_write : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_n_read : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_k_read : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_currentErrorOutput_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal computeGradient_float_16u_34_U0_p_currentErrorOutput_ce0 : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_currentErrorOutput_we0 : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_p_currentErrorOutput_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal computeGradient_float_16u_34_U0_p_n_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeGradient_float_16u_34_U0_p_n_out_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_start : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_done : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_continue : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_idle : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_ready : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_p_n_read : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_p_k_read : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_mul_ln468_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_mul_ln468_out_out_write : STD_LOGIC;
    signal accumulate_float_16u_235_U0_ap_start : STD_LOGIC;
    signal accumulate_float_16u_235_U0_ap_done : STD_LOGIC;
    signal accumulate_float_16u_235_U0_ap_continue : STD_LOGIC;
    signal accumulate_float_16u_235_U0_ap_idle : STD_LOGIC;
    signal accumulate_float_16u_235_U0_ap_ready : STD_LOGIC;
    signal accumulate_float_16u_235_U0_p_values_read : STD_LOGIC;
    signal accumulate_float_16u_235_U0_p_accumulator_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal accumulate_float_16u_235_U0_p_accumulator_ce0 : STD_LOGIC;
    signal accumulate_float_16u_235_U0_p_accumulator_we0 : STD_LOGIC;
    signal accumulate_float_16u_235_U0_p_accumulator_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulate_float_16u_235_U0_p_accumulator_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal accumulate_float_16u_235_U0_p_accumulator_ce1 : STD_LOGIC;
    signal accumulate_float_16u_235_U0_p_accumulator_we1 : STD_LOGIC;
    signal accumulate_float_16u_235_U0_p_accumulator_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulate_float_16u_235_U0_p_weightGradientAvg_offset_read : STD_LOGIC;
    signal accumulate_float_16u_235_U0_mul_ln468_loc_read : STD_LOGIC;
    signal accumulate_float_16u_235_U0_p_initZero_read : STD_LOGIC;
    signal accumulate_float_1u_36_U0_ap_start : STD_LOGIC;
    signal accumulate_float_1u_36_U0_ap_done : STD_LOGIC;
    signal accumulate_float_1u_36_U0_ap_continue : STD_LOGIC;
    signal accumulate_float_1u_36_U0_ap_idle : STD_LOGIC;
    signal accumulate_float_1u_36_U0_ap_ready : STD_LOGIC;
    signal accumulate_float_1u_36_U0_p_values_read : STD_LOGIC;
    signal accumulate_float_1u_36_U0_p_accumulator_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal accumulate_float_1u_36_U0_p_accumulator_ce0 : STD_LOGIC;
    signal accumulate_float_1u_36_U0_p_accumulator_we0 : STD_LOGIC;
    signal accumulate_float_1u_36_U0_p_accumulator_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulate_float_1u_36_U0_p_accumulator_offset_read : STD_LOGIC;
    signal accumulate_float_1u_36_U0_p_size_read : STD_LOGIC;
    signal accumulate_float_1u_36_U0_p_initZero_read : STD_LOGIC;
    signal p_n_c_full_n : STD_LOGIC;
    signal p_n_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_n_c_empty_n : STD_LOGIC;
    signal p_n_c14_full_n : STD_LOGIC;
    signal p_n_c14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_n_c14_empty_n : STD_LOGIC;
    signal p_n_c15_full_n : STD_LOGIC;
    signal p_n_c15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_n_c15_empty_n : STD_LOGIC;
    signal p_k_c_full_n : STD_LOGIC;
    signal p_k_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_k_c_empty_n : STD_LOGIC;
    signal p_k_c16_full_n : STD_LOGIC;
    signal p_k_c16_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_k_c16_empty_n : STD_LOGIC;
    signal p_k_c17_full_n : STD_LOGIC;
    signal p_k_c17_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_k_c17_empty_n : STD_LOGIC;
    signal p_results_offset_c_full_n : STD_LOGIC;
    signal p_results_offset_c_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal p_results_offset_c_empty_n : STD_LOGIC;
    signal p_classes_offset_c_full_n : STD_LOGIC;
    signal p_classes_offset_c_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal p_classes_offset_c_empty_n : STD_LOGIC;
    signal p_outputPrevLayer_offset_c_full_n : STD_LOGIC;
    signal p_outputPrevLayer_offset_c_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal p_outputPrevLayer_offset_c_empty_n : STD_LOGIC;
    signal p_weightGradientAvg_offset_c_full_n : STD_LOGIC;
    signal p_weightGradientAvg_offset_c_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal p_weightGradientAvg_offset_c_empty_n : STD_LOGIC;
    signal p_biasGradientAvg_offset_c_full_n : STD_LOGIC;
    signal p_biasGradientAvg_offset_c_dout : STD_LOGIC_VECTOR (6 downto 0);
    signal p_biasGradientAvg_offset_c_empty_n : STD_LOGIC;
    signal p_initZero_c_full_n : STD_LOGIC;
    signal p_initZero_c_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal p_initZero_c_empty_n : STD_LOGIC;
    signal p_initZero_c18_full_n : STD_LOGIC;
    signal p_initZero_c18_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal p_initZero_c18_empty_n : STD_LOGIC;
    signal l_outputErrorStream_full_n : STD_LOGIC;
    signal l_outputErrorStream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal l_outputErrorStream_empty_n : STD_LOGIC;
    signal p_n_c19_full_n : STD_LOGIC;
    signal p_n_c19_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_n_c19_empty_n : STD_LOGIC;
    signal l_outputPrevLayer_full_n : STD_LOGIC;
    signal l_outputPrevLayer_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_outputPrevLayer_empty_n : STD_LOGIC;
    signal l_weightGradient_full_n : STD_LOGIC;
    signal l_weightGradient_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_weightGradient_empty_n : STD_LOGIC;
    signal l_biasGradient_full_n : STD_LOGIC;
    signal l_biasGradient_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal l_biasGradient_empty_n : STD_LOGIC;
    signal p_n_c20_full_n : STD_LOGIC;
    signal p_n_c20_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_n_c20_empty_n : STD_LOGIC;
    signal mul_ln468_loc_c_full_n : STD_LOGIC;
    signal mul_ln468_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln468_loc_c_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_entry52_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_computeOutputError_float_1u_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_computeOutputError_float_1u_U0_ap_ready : STD_LOGIC;
    signal computeOutputError_float_1u_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_vec2GemStream_float_16u_133_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_vec2GemStream_float_16u_133_U0_ap_ready : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_accumulate_float_16u_235_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_accumulate_float_16u_235_U0_ap_ready : STD_LOGIC;
    signal accumulate_float_16u_235_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_accumulate_float_1u_36_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_accumulate_float_1u_36_U0_ap_ready : STD_LOGIC;
    signal accumulate_float_1u_36_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_computeGradient_float_16u_34_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_computeGradient_float_16u_34_U0_full_n : STD_LOGIC;
    signal start_for_computeGradient_float_16u_34_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_computeGradient_float_16u_34_U0_empty_n : STD_LOGIC;
    signal start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_full_n : STD_LOGIC;
    signal start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_empty_n : STD_LOGIC;
    signal computeOutputError_float_1u_U0_start_full_n : STD_LOGIC;
    signal computeOutputError_float_1u_U0_start_write : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_start_full_n : STD_LOGIC;
    signal vec2GemStream_float_16u_133_U0_start_write : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_start_full_n : STD_LOGIC;
    signal computeGradient_float_16u_34_U0_start_write : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_start_full_n : STD_LOGIC;
    signal computeOutputGradient_float_16u_16u_Block_split15_proc_U0_start_write : STD_LOGIC;
    signal accumulate_float_16u_235_U0_start_full_n : STD_LOGIC;
    signal accumulate_float_16u_235_U0_start_write : STD_LOGIC;
    signal accumulate_float_1u_36_U0_start_full_n : STD_LOGIC;
    signal accumulate_float_1u_36_U0_start_write : STD_LOGIC;

    component BGD_computeOutputGradient_float_16u_16u_entry52 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_n : IN STD_LOGIC_VECTOR (31 downto 0);
        p_k : IN STD_LOGIC_VECTOR (31 downto 0);
        p_results_offset : IN STD_LOGIC_VECTOR (14 downto 0);
        p_classes_offset : IN STD_LOGIC_VECTOR (8 downto 0);
        p_outputPrevLayer_offset : IN STD_LOGIC_VECTOR (14 downto 0);
        p_weightGradientAvg_offset : IN STD_LOGIC_VECTOR (13 downto 0);
        p_biasGradientAvg_offset : IN STD_LOGIC_VECTOR (6 downto 0);
        p_initZero : IN STD_LOGIC_VECTOR (0 downto 0);
        p_n_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_n_out_full_n : IN STD_LOGIC;
        p_n_out_write : OUT STD_LOGIC;
        p_n_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_n_out1_full_n : IN STD_LOGIC;
        p_n_out1_write : OUT STD_LOGIC;
        p_n_out2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_n_out2_full_n : IN STD_LOGIC;
        p_n_out2_write : OUT STD_LOGIC;
        p_k_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_k_out_full_n : IN STD_LOGIC;
        p_k_out_write : OUT STD_LOGIC;
        p_k_out3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_k_out3_full_n : IN STD_LOGIC;
        p_k_out3_write : OUT STD_LOGIC;
        p_k_out4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_k_out4_full_n : IN STD_LOGIC;
        p_k_out4_write : OUT STD_LOGIC;
        p_results_offset_out_din : OUT STD_LOGIC_VECTOR (14 downto 0);
        p_results_offset_out_full_n : IN STD_LOGIC;
        p_results_offset_out_write : OUT STD_LOGIC;
        p_classes_offset_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_classes_offset_out_full_n : IN STD_LOGIC;
        p_classes_offset_out_write : OUT STD_LOGIC;
        p_outputPrevLayer_offset_out_din : OUT STD_LOGIC_VECTOR (14 downto 0);
        p_outputPrevLayer_offset_out_full_n : IN STD_LOGIC;
        p_outputPrevLayer_offset_out_write : OUT STD_LOGIC;
        p_weightGradientAvg_offset_out_din : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_weightGradientAvg_offset_out_full_n : IN STD_LOGIC;
        p_weightGradientAvg_offset_out_write : OUT STD_LOGIC;
        p_biasGradientAvg_offset_out_din : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_biasGradientAvg_offset_out_full_n : IN STD_LOGIC;
        p_biasGradientAvg_offset_out_write : OUT STD_LOGIC;
        p_initZero_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_initZero_out_full_n : IN STD_LOGIC;
        p_initZero_out_write : OUT STD_LOGIC;
        p_initZero_out5_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_initZero_out5_full_n : IN STD_LOGIC;
        p_initZero_out5_write : OUT STD_LOGIC );
    end component;


    component BGD_computeOutputError_float_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_full_n : IN STD_LOGIC;
        p_out_write : OUT STD_LOGIC;
        p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_n_empty_n : IN STD_LOGIC;
        p_n_read : OUT STD_LOGIC;
        p_results_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        p_results_ce0 : OUT STD_LOGIC;
        p_results_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_results_offset_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        p_results_offset_empty_n : IN STD_LOGIC;
        p_results_offset_read : OUT STD_LOGIC;
        p_classes_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_classes_ce0 : OUT STD_LOGIC;
        p_classes_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_classes_offset_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        p_classes_offset_empty_n : IN STD_LOGIC;
        p_classes_offset_read : OUT STD_LOGIC;
        p_n_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_n_out_full_n : IN STD_LOGIC;
        p_n_out_write : OUT STD_LOGIC );
    end component;


    component BGD_vec2GemStream_float_16u_133 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        p_out_full_n : IN STD_LOGIC;
        p_out_write : OUT STD_LOGIC;
        p_m_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_m_empty_n : IN STD_LOGIC;
        p_m_read : OUT STD_LOGIC;
        p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_n_empty_n : IN STD_LOGIC;
        p_n_read : OUT STD_LOGIC;
        p_in_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        p_in_ce1 : OUT STD_LOGIC;
        p_in_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_offset_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        p_in_offset_empty_n : IN STD_LOGIC;
        p_in_offset_read : OUT STD_LOGIC );
    end component;


    component BGD_computeGradient_float_16u_34 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_currentErrorInput_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_currentErrorInput_empty_n : IN STD_LOGIC;
        p_currentErrorInput_read : OUT STD_LOGIC;
        p_outputPrevLayer_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        p_outputPrevLayer_empty_n : IN STD_LOGIC;
        p_outputPrevLayer_read : OUT STD_LOGIC;
        p_weightGradient_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        p_weightGradient_full_n : IN STD_LOGIC;
        p_weightGradient_write : OUT STD_LOGIC;
        p_biasGradient_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_biasGradient_full_n : IN STD_LOGIC;
        p_biasGradient_write : OUT STD_LOGIC;
        p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_n_empty_n : IN STD_LOGIC;
        p_n_read : OUT STD_LOGIC;
        p_k_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_k_empty_n : IN STD_LOGIC;
        p_k_read : OUT STD_LOGIC;
        p_currentErrorOutput_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_currentErrorOutput_ce0 : OUT STD_LOGIC;
        p_currentErrorOutput_we0 : OUT STD_LOGIC;
        p_currentErrorOutput_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_n_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_n_out_full_n : IN STD_LOGIC;
        p_n_out_write : OUT STD_LOGIC );
    end component;


    component BGD_computeOutputGradient_float_16u_16u_Block_split15_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_n_empty_n : IN STD_LOGIC;
        p_n_read : OUT STD_LOGIC;
        p_k_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_k_empty_n : IN STD_LOGIC;
        p_k_read : OUT STD_LOGIC;
        mul_ln468_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mul_ln468_out_out_full_n : IN STD_LOGIC;
        mul_ln468_out_out_write : OUT STD_LOGIC );
    end component;


    component BGD_accumulate_float_16u_235 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_values_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        p_values_empty_n : IN STD_LOGIC;
        p_values_read : OUT STD_LOGIC;
        p_accumulator_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_accumulator_ce0 : OUT STD_LOGIC;
        p_accumulator_we0 : OUT STD_LOGIC;
        p_accumulator_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_accumulator_ce1 : OUT STD_LOGIC;
        p_accumulator_we1 : OUT STD_LOGIC;
        p_accumulator_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weightGradientAvg_offset_dout : IN STD_LOGIC_VECTOR (13 downto 0);
        p_weightGradientAvg_offset_empty_n : IN STD_LOGIC;
        p_weightGradientAvg_offset_read : OUT STD_LOGIC;
        mul_ln468_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln468_loc_empty_n : IN STD_LOGIC;
        mul_ln468_loc_read : OUT STD_LOGIC;
        p_initZero_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        p_initZero_empty_n : IN STD_LOGIC;
        p_initZero_read : OUT STD_LOGIC );
    end component;


    component BGD_accumulate_float_1u_36 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_values_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_values_empty_n : IN STD_LOGIC;
        p_values_read : OUT STD_LOGIC;
        p_accumulator_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_accumulator_ce0 : OUT STD_LOGIC;
        p_accumulator_we0 : OUT STD_LOGIC;
        p_accumulator_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_offset_dout : IN STD_LOGIC_VECTOR (6 downto 0);
        p_accumulator_offset_empty_n : IN STD_LOGIC;
        p_accumulator_offset_read : OUT STD_LOGIC;
        p_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_size_empty_n : IN STD_LOGIC;
        p_size_read : OUT STD_LOGIC;
        p_initZero_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        p_initZero_empty_n : IN STD_LOGIC;
        p_initZero_read : OUT STD_LOGIC );
    end component;


    component BGD_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w15_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (14 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w9_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w14_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (13 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (13 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w7_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (6 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w1_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w32_d16_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w512_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_start_for_computeGradient_float_16u_34_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    computeOutputGradient_float_16u_16u_entry52_U0 : component BGD_computeOutputGradient_float_16u_16u_entry52
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => computeOutputGradient_float_16u_16u_entry52_U0_ap_start,
        start_full_n => computeOutputGradient_float_16u_16u_entry52_U0_start_full_n,
        ap_done => computeOutputGradient_float_16u_16u_entry52_U0_ap_done,
        ap_continue => computeOutputGradient_float_16u_16u_entry52_U0_ap_continue,
        ap_idle => computeOutputGradient_float_16u_16u_entry52_U0_ap_idle,
        ap_ready => computeOutputGradient_float_16u_16u_entry52_U0_ap_ready,
        start_out => computeOutputGradient_float_16u_16u_entry52_U0_start_out,
        start_write => computeOutputGradient_float_16u_16u_entry52_U0_start_write,
        p_n => p_n,
        p_k => p_k,
        p_results_offset => p_results_offset,
        p_classes_offset => p_classes_offset,
        p_outputPrevLayer_offset => p_outputPrevLayer_offset,
        p_weightGradientAvg_offset => p_weightGradientAvg_offset,
        p_biasGradientAvg_offset => p_biasGradientAvg_offset,
        p_initZero => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero,
        p_n_out_din => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out_din,
        p_n_out_full_n => p_n_c_full_n,
        p_n_out_write => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out_write,
        p_n_out1_din => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out1_din,
        p_n_out1_full_n => p_n_c14_full_n,
        p_n_out1_write => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out1_write,
        p_n_out2_din => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out2_din,
        p_n_out2_full_n => p_n_c15_full_n,
        p_n_out2_write => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out2_write,
        p_k_out_din => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out_din,
        p_k_out_full_n => p_k_c_full_n,
        p_k_out_write => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out_write,
        p_k_out3_din => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out3_din,
        p_k_out3_full_n => p_k_c16_full_n,
        p_k_out3_write => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out3_write,
        p_k_out4_din => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out4_din,
        p_k_out4_full_n => p_k_c17_full_n,
        p_k_out4_write => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out4_write,
        p_results_offset_out_din => computeOutputGradient_float_16u_16u_entry52_U0_p_results_offset_out_din,
        p_results_offset_out_full_n => p_results_offset_c_full_n,
        p_results_offset_out_write => computeOutputGradient_float_16u_16u_entry52_U0_p_results_offset_out_write,
        p_classes_offset_out_din => computeOutputGradient_float_16u_16u_entry52_U0_p_classes_offset_out_din,
        p_classes_offset_out_full_n => p_classes_offset_c_full_n,
        p_classes_offset_out_write => computeOutputGradient_float_16u_16u_entry52_U0_p_classes_offset_out_write,
        p_outputPrevLayer_offset_out_din => computeOutputGradient_float_16u_16u_entry52_U0_p_outputPrevLayer_offset_out_din,
        p_outputPrevLayer_offset_out_full_n => p_outputPrevLayer_offset_c_full_n,
        p_outputPrevLayer_offset_out_write => computeOutputGradient_float_16u_16u_entry52_U0_p_outputPrevLayer_offset_out_write,
        p_weightGradientAvg_offset_out_din => computeOutputGradient_float_16u_16u_entry52_U0_p_weightGradientAvg_offset_out_din,
        p_weightGradientAvg_offset_out_full_n => p_weightGradientAvg_offset_c_full_n,
        p_weightGradientAvg_offset_out_write => computeOutputGradient_float_16u_16u_entry52_U0_p_weightGradientAvg_offset_out_write,
        p_biasGradientAvg_offset_out_din => computeOutputGradient_float_16u_16u_entry52_U0_p_biasGradientAvg_offset_out_din,
        p_biasGradientAvg_offset_out_full_n => p_biasGradientAvg_offset_c_full_n,
        p_biasGradientAvg_offset_out_write => computeOutputGradient_float_16u_16u_entry52_U0_p_biasGradientAvg_offset_out_write,
        p_initZero_out_din => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out_din,
        p_initZero_out_full_n => p_initZero_c_full_n,
        p_initZero_out_write => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out_write,
        p_initZero_out5_din => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out5_din,
        p_initZero_out5_full_n => p_initZero_c18_full_n,
        p_initZero_out5_write => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out5_write);

    computeOutputError_float_1u_U0 : component BGD_computeOutputError_float_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => computeOutputError_float_1u_U0_ap_start,
        ap_done => computeOutputError_float_1u_U0_ap_done,
        ap_continue => computeOutputError_float_1u_U0_ap_continue,
        ap_idle => computeOutputError_float_1u_U0_ap_idle,
        ap_ready => computeOutputError_float_1u_U0_ap_ready,
        p_out_din => computeOutputError_float_1u_U0_p_out_din,
        p_out_full_n => l_outputErrorStream_full_n,
        p_out_write => computeOutputError_float_1u_U0_p_out_write,
        p_n_dout => p_n_c_dout,
        p_n_empty_n => p_n_c_empty_n,
        p_n_read => computeOutputError_float_1u_U0_p_n_read,
        p_results_address0 => computeOutputError_float_1u_U0_p_results_address0,
        p_results_ce0 => computeOutputError_float_1u_U0_p_results_ce0,
        p_results_q0 => p_results_q0,
        p_results_offset_dout => p_results_offset_c_dout,
        p_results_offset_empty_n => p_results_offset_c_empty_n,
        p_results_offset_read => computeOutputError_float_1u_U0_p_results_offset_read,
        p_classes_address0 => computeOutputError_float_1u_U0_p_classes_address0,
        p_classes_ce0 => computeOutputError_float_1u_U0_p_classes_ce0,
        p_classes_q0 => p_classes_q0,
        p_classes_offset_dout => p_classes_offset_c_dout,
        p_classes_offset_empty_n => p_classes_offset_c_empty_n,
        p_classes_offset_read => computeOutputError_float_1u_U0_p_classes_offset_read,
        p_n_out_din => computeOutputError_float_1u_U0_p_n_out_din,
        p_n_out_full_n => p_n_c19_full_n,
        p_n_out_write => computeOutputError_float_1u_U0_p_n_out_write);

    vec2GemStream_float_16u_133_U0 : component BGD_vec2GemStream_float_16u_133
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => vec2GemStream_float_16u_133_U0_ap_start,
        ap_done => vec2GemStream_float_16u_133_U0_ap_done,
        ap_continue => vec2GemStream_float_16u_133_U0_ap_continue,
        ap_idle => vec2GemStream_float_16u_133_U0_ap_idle,
        ap_ready => vec2GemStream_float_16u_133_U0_ap_ready,
        p_out_din => vec2GemStream_float_16u_133_U0_p_out_din,
        p_out_full_n => l_outputPrevLayer_full_n,
        p_out_write => vec2GemStream_float_16u_133_U0_p_out_write,
        p_m_dout => p_n_c14_dout,
        p_m_empty_n => p_n_c14_empty_n,
        p_m_read => vec2GemStream_float_16u_133_U0_p_m_read,
        p_n_dout => p_k_c_dout,
        p_n_empty_n => p_k_c_empty_n,
        p_n_read => vec2GemStream_float_16u_133_U0_p_n_read,
        p_in_address1 => vec2GemStream_float_16u_133_U0_p_in_address1,
        p_in_ce1 => vec2GemStream_float_16u_133_U0_p_in_ce1,
        p_in_q1 => p_results_q1,
        p_in_offset_dout => p_outputPrevLayer_offset_c_dout,
        p_in_offset_empty_n => p_outputPrevLayer_offset_c_empty_n,
        p_in_offset_read => vec2GemStream_float_16u_133_U0_p_in_offset_read);

    computeGradient_float_16u_34_U0 : component BGD_computeGradient_float_16u_34
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => computeGradient_float_16u_34_U0_ap_start,
        ap_done => computeGradient_float_16u_34_U0_ap_done,
        ap_continue => computeGradient_float_16u_34_U0_ap_continue,
        ap_idle => computeGradient_float_16u_34_U0_ap_idle,
        ap_ready => computeGradient_float_16u_34_U0_ap_ready,
        p_currentErrorInput_dout => l_outputErrorStream_dout,
        p_currentErrorInput_empty_n => l_outputErrorStream_empty_n,
        p_currentErrorInput_read => computeGradient_float_16u_34_U0_p_currentErrorInput_read,
        p_outputPrevLayer_dout => l_outputPrevLayer_dout,
        p_outputPrevLayer_empty_n => l_outputPrevLayer_empty_n,
        p_outputPrevLayer_read => computeGradient_float_16u_34_U0_p_outputPrevLayer_read,
        p_weightGradient_din => computeGradient_float_16u_34_U0_p_weightGradient_din,
        p_weightGradient_full_n => l_weightGradient_full_n,
        p_weightGradient_write => computeGradient_float_16u_34_U0_p_weightGradient_write,
        p_biasGradient_din => computeGradient_float_16u_34_U0_p_biasGradient_din,
        p_biasGradient_full_n => l_biasGradient_full_n,
        p_biasGradient_write => computeGradient_float_16u_34_U0_p_biasGradient_write,
        p_n_dout => p_n_c19_dout,
        p_n_empty_n => p_n_c19_empty_n,
        p_n_read => computeGradient_float_16u_34_U0_p_n_read,
        p_k_dout => p_k_c16_dout,
        p_k_empty_n => p_k_c16_empty_n,
        p_k_read => computeGradient_float_16u_34_U0_p_k_read,
        p_currentErrorOutput_address0 => computeGradient_float_16u_34_U0_p_currentErrorOutput_address0,
        p_currentErrorOutput_ce0 => computeGradient_float_16u_34_U0_p_currentErrorOutput_ce0,
        p_currentErrorOutput_we0 => computeGradient_float_16u_34_U0_p_currentErrorOutput_we0,
        p_currentErrorOutput_d0 => computeGradient_float_16u_34_U0_p_currentErrorOutput_d0,
        p_n_out_din => computeGradient_float_16u_34_U0_p_n_out_din,
        p_n_out_full_n => p_n_c20_full_n,
        p_n_out_write => computeGradient_float_16u_34_U0_p_n_out_write);

    computeOutputGradient_float_16u_16u_Block_split15_proc_U0 : component BGD_computeOutputGradient_float_16u_16u_Block_split15_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_start,
        ap_done => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_done,
        ap_continue => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_continue,
        ap_idle => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_idle,
        ap_ready => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_ready,
        p_n_dout => p_n_c15_dout,
        p_n_empty_n => p_n_c15_empty_n,
        p_n_read => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_p_n_read,
        p_k_dout => p_k_c17_dout,
        p_k_empty_n => p_k_c17_empty_n,
        p_k_read => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_p_k_read,
        mul_ln468_out_out_din => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_mul_ln468_out_out_din,
        mul_ln468_out_out_full_n => mul_ln468_loc_c_full_n,
        mul_ln468_out_out_write => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_mul_ln468_out_out_write);

    accumulate_float_16u_235_U0 : component BGD_accumulate_float_16u_235
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => accumulate_float_16u_235_U0_ap_start,
        ap_done => accumulate_float_16u_235_U0_ap_done,
        ap_continue => accumulate_float_16u_235_U0_ap_continue,
        ap_idle => accumulate_float_16u_235_U0_ap_idle,
        ap_ready => accumulate_float_16u_235_U0_ap_ready,
        p_values_dout => l_weightGradient_dout,
        p_values_empty_n => l_weightGradient_empty_n,
        p_values_read => accumulate_float_16u_235_U0_p_values_read,
        p_accumulator_address0 => accumulate_float_16u_235_U0_p_accumulator_address0,
        p_accumulator_ce0 => accumulate_float_16u_235_U0_p_accumulator_ce0,
        p_accumulator_we0 => accumulate_float_16u_235_U0_p_accumulator_we0,
        p_accumulator_d0 => accumulate_float_16u_235_U0_p_accumulator_d0,
        p_accumulator_q0 => p_weightGradientAvg_q0,
        p_accumulator_address1 => accumulate_float_16u_235_U0_p_accumulator_address1,
        p_accumulator_ce1 => accumulate_float_16u_235_U0_p_accumulator_ce1,
        p_accumulator_we1 => accumulate_float_16u_235_U0_p_accumulator_we1,
        p_accumulator_d1 => accumulate_float_16u_235_U0_p_accumulator_d1,
        p_accumulator_q1 => p_weightGradientAvg_q1,
        p_weightGradientAvg_offset_dout => p_weightGradientAvg_offset_c_dout,
        p_weightGradientAvg_offset_empty_n => p_weightGradientAvg_offset_c_empty_n,
        p_weightGradientAvg_offset_read => accumulate_float_16u_235_U0_p_weightGradientAvg_offset_read,
        mul_ln468_loc_dout => mul_ln468_loc_c_dout,
        mul_ln468_loc_empty_n => mul_ln468_loc_c_empty_n,
        mul_ln468_loc_read => accumulate_float_16u_235_U0_mul_ln468_loc_read,
        p_initZero_dout => p_initZero_c_dout,
        p_initZero_empty_n => p_initZero_c_empty_n,
        p_initZero_read => accumulate_float_16u_235_U0_p_initZero_read);

    accumulate_float_1u_36_U0 : component BGD_accumulate_float_1u_36
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => accumulate_float_1u_36_U0_ap_start,
        ap_done => accumulate_float_1u_36_U0_ap_done,
        ap_continue => accumulate_float_1u_36_U0_ap_continue,
        ap_idle => accumulate_float_1u_36_U0_ap_idle,
        ap_ready => accumulate_float_1u_36_U0_ap_ready,
        p_values_dout => l_biasGradient_dout,
        p_values_empty_n => l_biasGradient_empty_n,
        p_values_read => accumulate_float_1u_36_U0_p_values_read,
        p_accumulator_address0 => accumulate_float_1u_36_U0_p_accumulator_address0,
        p_accumulator_ce0 => accumulate_float_1u_36_U0_p_accumulator_ce0,
        p_accumulator_we0 => accumulate_float_1u_36_U0_p_accumulator_we0,
        p_accumulator_d0 => accumulate_float_1u_36_U0_p_accumulator_d0,
        p_accumulator_q0 => p_biasGradientAvg_q0,
        p_accumulator_offset_dout => p_biasGradientAvg_offset_c_dout,
        p_accumulator_offset_empty_n => p_biasGradientAvg_offset_c_empty_n,
        p_accumulator_offset_read => accumulate_float_1u_36_U0_p_accumulator_offset_read,
        p_size_dout => p_n_c20_dout,
        p_size_empty_n => p_n_c20_empty_n,
        p_size_read => accumulate_float_1u_36_U0_p_size_read,
        p_initZero_dout => p_initZero_c18_dout,
        p_initZero_empty_n => p_initZero_c18_empty_n,
        p_initZero_read => accumulate_float_1u_36_U0_p_initZero_read);

    p_n_c_U : component BGD_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out_din,
        if_full_n => p_n_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out_write,
        if_dout => p_n_c_dout,
        if_empty_n => p_n_c_empty_n,
        if_read => computeOutputError_float_1u_U0_p_n_read);

    p_n_c14_U : component BGD_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out1_din,
        if_full_n => p_n_c14_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out1_write,
        if_dout => p_n_c14_dout,
        if_empty_n => p_n_c14_empty_n,
        if_read => vec2GemStream_float_16u_133_U0_p_m_read);

    p_n_c15_U : component BGD_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out2_din,
        if_full_n => p_n_c15_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_n_out2_write,
        if_dout => p_n_c15_dout,
        if_empty_n => p_n_c15_empty_n,
        if_read => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_p_n_read);

    p_k_c_U : component BGD_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out_din,
        if_full_n => p_k_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out_write,
        if_dout => p_k_c_dout,
        if_empty_n => p_k_c_empty_n,
        if_read => vec2GemStream_float_16u_133_U0_p_n_read);

    p_k_c16_U : component BGD_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out3_din,
        if_full_n => p_k_c16_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out3_write,
        if_dout => p_k_c16_dout,
        if_empty_n => p_k_c16_empty_n,
        if_read => computeGradient_float_16u_34_U0_p_k_read);

    p_k_c17_U : component BGD_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out4_din,
        if_full_n => p_k_c17_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_k_out4_write,
        if_dout => p_k_c17_dout,
        if_empty_n => p_k_c17_empty_n,
        if_read => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_p_k_read);

    p_results_offset_c_U : component BGD_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_results_offset_out_din,
        if_full_n => p_results_offset_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_results_offset_out_write,
        if_dout => p_results_offset_c_dout,
        if_empty_n => p_results_offset_c_empty_n,
        if_read => computeOutputError_float_1u_U0_p_results_offset_read);

    p_classes_offset_c_U : component BGD_fifo_w9_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_classes_offset_out_din,
        if_full_n => p_classes_offset_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_classes_offset_out_write,
        if_dout => p_classes_offset_c_dout,
        if_empty_n => p_classes_offset_c_empty_n,
        if_read => computeOutputError_float_1u_U0_p_classes_offset_read);

    p_outputPrevLayer_offset_c_U : component BGD_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_outputPrevLayer_offset_out_din,
        if_full_n => p_outputPrevLayer_offset_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_outputPrevLayer_offset_out_write,
        if_dout => p_outputPrevLayer_offset_c_dout,
        if_empty_n => p_outputPrevLayer_offset_c_empty_n,
        if_read => vec2GemStream_float_16u_133_U0_p_in_offset_read);

    p_weightGradientAvg_offset_c_U : component BGD_fifo_w14_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_weightGradientAvg_offset_out_din,
        if_full_n => p_weightGradientAvg_offset_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_weightGradientAvg_offset_out_write,
        if_dout => p_weightGradientAvg_offset_c_dout,
        if_empty_n => p_weightGradientAvg_offset_c_empty_n,
        if_read => accumulate_float_16u_235_U0_p_weightGradientAvg_offset_read);

    p_biasGradientAvg_offset_c_U : component BGD_fifo_w7_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_biasGradientAvg_offset_out_din,
        if_full_n => p_biasGradientAvg_offset_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_biasGradientAvg_offset_out_write,
        if_dout => p_biasGradientAvg_offset_c_dout,
        if_empty_n => p_biasGradientAvg_offset_c_empty_n,
        if_read => accumulate_float_1u_36_U0_p_accumulator_offset_read);

    p_initZero_c_U : component BGD_fifo_w1_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out_din,
        if_full_n => p_initZero_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out_write,
        if_dout => p_initZero_c_dout,
        if_empty_n => p_initZero_c_empty_n,
        if_read => accumulate_float_16u_235_U0_p_initZero_read);

    p_initZero_c18_U : component BGD_fifo_w1_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out5_din,
        if_full_n => p_initZero_c18_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_p_initZero_out5_write,
        if_dout => p_initZero_c18_dout,
        if_empty_n => p_initZero_c18_empty_n,
        if_read => accumulate_float_1u_36_U0_p_initZero_read);

    l_outputErrorStream_U : component BGD_fifo_w32_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputError_float_1u_U0_p_out_din,
        if_full_n => l_outputErrorStream_full_n,
        if_write => computeOutputError_float_1u_U0_p_out_write,
        if_dout => l_outputErrorStream_dout,
        if_empty_n => l_outputErrorStream_empty_n,
        if_read => computeGradient_float_16u_34_U0_p_currentErrorInput_read);

    p_n_c19_U : component BGD_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputError_float_1u_U0_p_n_out_din,
        if_full_n => p_n_c19_full_n,
        if_write => computeOutputError_float_1u_U0_p_n_out_write,
        if_dout => p_n_c19_dout,
        if_empty_n => p_n_c19_empty_n,
        if_read => computeGradient_float_16u_34_U0_p_n_read);

    l_outputPrevLayer_U : component BGD_fifo_w512_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => vec2GemStream_float_16u_133_U0_p_out_din,
        if_full_n => l_outputPrevLayer_full_n,
        if_write => vec2GemStream_float_16u_133_U0_p_out_write,
        if_dout => l_outputPrevLayer_dout,
        if_empty_n => l_outputPrevLayer_empty_n,
        if_read => computeGradient_float_16u_34_U0_p_outputPrevLayer_read);

    l_weightGradient_U : component BGD_fifo_w512_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeGradient_float_16u_34_U0_p_weightGradient_din,
        if_full_n => l_weightGradient_full_n,
        if_write => computeGradient_float_16u_34_U0_p_weightGradient_write,
        if_dout => l_weightGradient_dout,
        if_empty_n => l_weightGradient_empty_n,
        if_read => accumulate_float_16u_235_U0_p_values_read);

    l_biasGradient_U : component BGD_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeGradient_float_16u_34_U0_p_biasGradient_din,
        if_full_n => l_biasGradient_full_n,
        if_write => computeGradient_float_16u_34_U0_p_biasGradient_write,
        if_dout => l_biasGradient_dout,
        if_empty_n => l_biasGradient_empty_n,
        if_read => accumulate_float_1u_36_U0_p_values_read);

    p_n_c20_U : component BGD_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeGradient_float_16u_34_U0_p_n_out_din,
        if_full_n => p_n_c20_full_n,
        if_write => computeGradient_float_16u_34_U0_p_n_out_write,
        if_dout => p_n_c20_dout,
        if_empty_n => p_n_c20_empty_n,
        if_read => accumulate_float_1u_36_U0_p_size_read);

    mul_ln468_loc_c_U : component BGD_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_mul_ln468_out_out_din,
        if_full_n => mul_ln468_loc_c_full_n,
        if_write => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_mul_ln468_out_out_write,
        if_dout => mul_ln468_loc_c_dout,
        if_empty_n => mul_ln468_loc_c_empty_n,
        if_read => accumulate_float_16u_235_U0_mul_ln468_loc_read);

    start_for_computeGradient_float_16u_34_U0_U : component BGD_start_for_computeGradient_float_16u_34_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_computeGradient_float_16u_34_U0_din,
        if_full_n => start_for_computeGradient_float_16u_34_U0_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_start_write,
        if_dout => start_for_computeGradient_float_16u_34_U0_dout,
        if_empty_n => start_for_computeGradient_float_16u_34_U0_empty_n,
        if_read => computeGradient_float_16u_34_U0_ap_ready);

    start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_U : component BGD_start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_din,
        if_full_n => start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_full_n,
        if_write => computeOutputGradient_float_16u_16u_entry52_U0_start_write,
        if_dout => start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_dout,
        if_empty_n => start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_empty_n,
        if_read => computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_ready);





    ap_sync_reg_accumulate_float_16u_235_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_accumulate_float_16u_235_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_accumulate_float_16u_235_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_accumulate_float_16u_235_U0_ap_ready <= ap_sync_accumulate_float_16u_235_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_accumulate_float_1u_36_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_accumulate_float_1u_36_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_accumulate_float_1u_36_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_accumulate_float_1u_36_U0_ap_ready <= ap_sync_accumulate_float_1u_36_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_computeOutputError_float_1u_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_computeOutputError_float_1u_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_computeOutputError_float_1u_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_computeOutputError_float_1u_U0_ap_ready <= ap_sync_computeOutputError_float_1u_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready <= ap_sync_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_vec2GemStream_float_16u_133_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_vec2GemStream_float_16u_133_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_vec2GemStream_float_16u_133_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_vec2GemStream_float_16u_133_U0_ap_ready <= ap_sync_vec2GemStream_float_16u_133_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    accumulate_float_16u_235_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = accumulate_float_16u_235_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                accumulate_float_16u_235_U0_ap_ready_count <= std_logic_vector(unsigned(accumulate_float_16u_235_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = accumulate_float_16u_235_U0_ap_ready))) then 
                accumulate_float_16u_235_U0_ap_ready_count <= std_logic_vector(unsigned(accumulate_float_16u_235_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    accumulate_float_1u_36_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = accumulate_float_1u_36_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                accumulate_float_1u_36_U0_ap_ready_count <= std_logic_vector(unsigned(accumulate_float_1u_36_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = accumulate_float_1u_36_U0_ap_ready))) then 
                accumulate_float_1u_36_U0_ap_ready_count <= std_logic_vector(unsigned(accumulate_float_1u_36_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    computeOutputError_float_1u_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (computeOutputError_float_1u_U0_ap_ready = ap_const_logic_0))) then 
                computeOutputError_float_1u_U0_ap_ready_count <= std_logic_vector(unsigned(computeOutputError_float_1u_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (computeOutputError_float_1u_U0_ap_ready = ap_const_logic_1))) then 
                computeOutputError_float_1u_U0_ap_ready_count <= std_logic_vector(unsigned(computeOutputError_float_1u_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    computeOutputGradient_float_16u_16u_entry52_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((computeOutputGradient_float_16u_16u_entry52_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                computeOutputGradient_float_16u_16u_entry52_U0_ap_ready_count <= std_logic_vector(unsigned(computeOutputGradient_float_16u_16u_entry52_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((computeOutputGradient_float_16u_16u_entry52_U0_ap_ready = ap_const_logic_1) and (ap_sync_ready = ap_const_logic_0))) then 
                computeOutputGradient_float_16u_16u_entry52_U0_ap_ready_count <= std_logic_vector(unsigned(computeOutputGradient_float_16u_16u_entry52_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    vec2GemStream_float_16u_133_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (vec2GemStream_float_16u_133_U0_ap_ready = ap_const_logic_0))) then 
                vec2GemStream_float_16u_133_U0_ap_ready_count <= std_logic_vector(unsigned(vec2GemStream_float_16u_133_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (vec2GemStream_float_16u_133_U0_ap_ready = ap_const_logic_1))) then 
                vec2GemStream_float_16u_133_U0_ap_ready_count <= std_logic_vector(unsigned(vec2GemStream_float_16u_133_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    accumulate_float_16u_235_U0_ap_continue <= ap_sync_continue;
    accumulate_float_16u_235_U0_ap_start <= ((ap_sync_reg_accumulate_float_16u_235_U0_ap_ready xor ap_const_logic_1) and ap_start);
    accumulate_float_16u_235_U0_start_full_n <= ap_const_logic_1;
    accumulate_float_16u_235_U0_start_write <= ap_const_logic_0;
    accumulate_float_1u_36_U0_ap_continue <= ap_sync_continue;
    accumulate_float_1u_36_U0_ap_start <= ((ap_sync_reg_accumulate_float_1u_36_U0_ap_ready xor ap_const_logic_1) and ap_start);
    accumulate_float_1u_36_U0_start_full_n <= ap_const_logic_1;
    accumulate_float_1u_36_U0_start_write <= ap_const_logic_0;
    ap_done <= ap_sync_done;
    ap_idle <= (vec2GemStream_float_16u_133_U0_ap_idle and computeOutputGradient_float_16u_16u_entry52_U0_ap_idle and computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_idle and computeOutputError_float_1u_U0_ap_idle and computeGradient_float_16u_34_U0_ap_idle and accumulate_float_1u_36_U0_ap_idle and accumulate_float_16u_235_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_accumulate_float_16u_235_U0_ap_ready <= (ap_sync_reg_accumulate_float_16u_235_U0_ap_ready or accumulate_float_16u_235_U0_ap_ready);
    ap_sync_accumulate_float_1u_36_U0_ap_ready <= (ap_sync_reg_accumulate_float_1u_36_U0_ap_ready or accumulate_float_1u_36_U0_ap_ready);
    ap_sync_computeOutputError_float_1u_U0_ap_ready <= (computeOutputError_float_1u_U0_ap_ready or ap_sync_reg_computeOutputError_float_1u_U0_ap_ready);
    ap_sync_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready <= (computeOutputGradient_float_16u_16u_entry52_U0_ap_ready or ap_sync_reg_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready);
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (computeGradient_float_16u_34_U0_ap_done and accumulate_float_1u_36_U0_ap_done and accumulate_float_16u_235_U0_ap_done);
    ap_sync_ready <= (ap_sync_vec2GemStream_float_16u_133_U0_ap_ready and ap_sync_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready and ap_sync_computeOutputError_float_1u_U0_ap_ready and ap_sync_accumulate_float_1u_36_U0_ap_ready and ap_sync_accumulate_float_16u_235_U0_ap_ready);
    ap_sync_vec2GemStream_float_16u_133_U0_ap_ready <= (vec2GemStream_float_16u_133_U0_ap_ready or ap_sync_reg_vec2GemStream_float_16u_133_U0_ap_ready);
    computeGradient_float_16u_34_U0_ap_continue <= ap_sync_continue;
    computeGradient_float_16u_34_U0_ap_start <= start_for_computeGradient_float_16u_34_U0_empty_n;
    computeGradient_float_16u_34_U0_start_full_n <= ap_const_logic_1;
    computeGradient_float_16u_34_U0_start_write <= ap_const_logic_0;
    computeOutputError_float_1u_U0_ap_continue <= ap_const_logic_1;
    computeOutputError_float_1u_U0_ap_start <= ((ap_sync_reg_computeOutputError_float_1u_U0_ap_ready xor ap_const_logic_1) and ap_start);
    computeOutputError_float_1u_U0_start_full_n <= ap_const_logic_1;
    computeOutputError_float_1u_U0_start_write <= ap_const_logic_0;
    computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_continue <= ap_const_logic_1;
    computeOutputGradient_float_16u_16u_Block_split15_proc_U0_ap_start <= start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_empty_n;
    computeOutputGradient_float_16u_16u_Block_split15_proc_U0_start_full_n <= ap_const_logic_1;
    computeOutputGradient_float_16u_16u_Block_split15_proc_U0_start_write <= ap_const_logic_0;
    computeOutputGradient_float_16u_16u_entry52_U0_ap_continue <= ap_const_logic_1;
    computeOutputGradient_float_16u_16u_entry52_U0_ap_start <= ((ap_sync_reg_computeOutputGradient_float_16u_16u_entry52_U0_ap_ready xor ap_const_logic_1) and ap_start);
    computeOutputGradient_float_16u_16u_entry52_U0_p_initZero <= (0=>p_initZero, others=>'-');
    computeOutputGradient_float_16u_16u_entry52_U0_start_full_n <= (start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_full_n and start_for_computeGradient_float_16u_34_U0_full_n);
    p_biasGradientAvg_address0 <= accumulate_float_1u_36_U0_p_accumulator_address0;
    p_biasGradientAvg_address1 <= ap_const_lv7_0;
    p_biasGradientAvg_ce0 <= accumulate_float_1u_36_U0_p_accumulator_ce0;
    p_biasGradientAvg_ce1 <= ap_const_logic_0;
    p_biasGradientAvg_d0 <= accumulate_float_1u_36_U0_p_accumulator_d0;
    p_biasGradientAvg_d1 <= ap_const_lv32_0;
    p_biasGradientAvg_we0 <= accumulate_float_1u_36_U0_p_accumulator_we0;
    p_biasGradientAvg_we1 <= ap_const_logic_0;
    p_classes_address0 <= computeOutputError_float_1u_U0_p_classes_address0;
    p_classes_address1 <= ap_const_lv9_0;
    p_classes_ce0 <= computeOutputError_float_1u_U0_p_classes_ce0;
    p_classes_ce1 <= ap_const_logic_0;
    p_classes_d0 <= ap_const_lv32_0;
    p_classes_d1 <= ap_const_lv32_0;
    p_classes_we0 <= ap_const_logic_0;
    p_classes_we1 <= ap_const_logic_0;
    p_error_address0 <= computeGradient_float_16u_34_U0_p_currentErrorOutput_address0;
    p_error_address1 <= ap_const_lv4_0;
    p_error_ce0 <= computeGradient_float_16u_34_U0_p_currentErrorOutput_ce0;
    p_error_ce1 <= ap_const_logic_0;
    p_error_d0 <= computeGradient_float_16u_34_U0_p_currentErrorOutput_d0;
    p_error_d1 <= ap_const_lv32_0;
    p_error_we0 <= computeGradient_float_16u_34_U0_p_currentErrorOutput_we0;
    p_error_we1 <= ap_const_logic_0;
    p_results_address0 <= computeOutputError_float_1u_U0_p_results_address0;
    p_results_address1 <= vec2GemStream_float_16u_133_U0_p_in_address1;
    p_results_ce0 <= computeOutputError_float_1u_U0_p_results_ce0;
    p_results_ce1 <= vec2GemStream_float_16u_133_U0_p_in_ce1;
    p_results_d0 <= ap_const_lv32_0;
    p_results_d1 <= ap_const_lv32_0;
    p_results_we0 <= ap_const_logic_0;
    p_results_we1 <= ap_const_logic_0;
    p_weightGradientAvg_address0 <= accumulate_float_16u_235_U0_p_accumulator_address0;
    p_weightGradientAvg_address1 <= accumulate_float_16u_235_U0_p_accumulator_address1;
    p_weightGradientAvg_ce0 <= accumulate_float_16u_235_U0_p_accumulator_ce0;
    p_weightGradientAvg_ce1 <= accumulate_float_16u_235_U0_p_accumulator_ce1;
    p_weightGradientAvg_d0 <= accumulate_float_16u_235_U0_p_accumulator_d0;
    p_weightGradientAvg_d1 <= accumulate_float_16u_235_U0_p_accumulator_d1;
    p_weightGradientAvg_we0 <= accumulate_float_16u_235_U0_p_accumulator_we0;
    p_weightGradientAvg_we1 <= accumulate_float_16u_235_U0_p_accumulator_we1;
    start_for_computeGradient_float_16u_34_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_computeOutputGradient_float_16u_16u_Block_split15_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
    vec2GemStream_float_16u_133_U0_ap_continue <= ap_const_logic_1;
    vec2GemStream_float_16u_133_U0_ap_start <= ((ap_sync_reg_vec2GemStream_float_16u_133_U0_ap_ready xor ap_const_logic_1) and ap_start);
    vec2GemStream_float_16u_133_U0_start_full_n <= ap_const_logic_1;
    vec2GemStream_float_16u_133_U0_start_write <= ap_const_logic_0;
end behav;
