###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6550   # Number of WRITE/WRITEP commands
num_reads_done                 =       253926   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       211635   # Number of read row buffer hits
num_read_cmds                  =       253926   # Number of READ/READP commands
num_writes_done                =         6550   # Number of read requests issued
num_write_row_hits             =         4253   # Number of write row buffer hits
num_act_cmds                   =        44676   # Number of ACT commands
num_pre_cmds                   =        44651   # Number of PRE commands
num_ondemand_pres              =        27367   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8909993   # Cyles of rank active rank.0
rank_active_cycles.1           =      8435603   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1090007   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1564397   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       240215   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1164   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          323   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          298   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          393   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          768   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1445   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          481   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           22   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           47   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15320   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           45   # Write cmd latency (cycles)
write_latency[80-99]           =          101   # Write cmd latency (cycles)
write_latency[100-119]         =          140   # Write cmd latency (cycles)
write_latency[120-139]         =          225   # Write cmd latency (cycles)
write_latency[140-159]         =          211   # Write cmd latency (cycles)
write_latency[160-179]         =          254   # Write cmd latency (cycles)
write_latency[180-199]         =          249   # Write cmd latency (cycles)
write_latency[200-]            =         5305   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       128363   # Read request latency (cycles)
read_latency[40-59]            =        43454   # Read request latency (cycles)
read_latency[60-79]            =        32932   # Read request latency (cycles)
read_latency[80-99]            =        10296   # Read request latency (cycles)
read_latency[100-119]          =         7824   # Read request latency (cycles)
read_latency[120-139]          =         5085   # Read request latency (cycles)
read_latency[140-159]          =         2549   # Read request latency (cycles)
read_latency[160-179]          =         2037   # Read request latency (cycles)
read_latency[180-199]          =         1696   # Read request latency (cycles)
read_latency[200-]             =        19690   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.26976e+07   # Write energy
read_energy                    =  1.02383e+09   # Read energy
act_energy                     =  1.22234e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.23203e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.50911e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.55984e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.26382e+09   # Active standby energy rank.1
average_read_latency           =      78.1716   # Average read request latency (cycles)
average_interarrival           =      38.3881   # Average request interarrival latency (cycles)
total_energy                   =  1.39812e+10   # Total energy (pJ)
average_power                  =      1398.12   # Average power (mW)
average_bandwidth              =      2.22273   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         9144   # Number of WRITE/WRITEP commands
num_reads_done                 =       281421   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       232239   # Number of read row buffer hits
num_read_cmds                  =       281421   # Number of READ/READP commands
num_writes_done                =         9145   # Number of read requests issued
num_write_row_hits             =         6657   # Number of write row buffer hits
num_act_cmds                   =        51768   # Number of ACT commands
num_pre_cmds                   =        51742   # Number of PRE commands
num_ondemand_pres              =        32754   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8685925   # Cyles of rank active rank.0
rank_active_cycles.1           =      8607915   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1314075   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1392085   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       270477   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1016   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          263   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          272   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          427   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          766   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1468   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          462   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           25   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           52   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15338   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           25   # Write cmd latency (cycles)
write_latency[60-79]           =           45   # Write cmd latency (cycles)
write_latency[80-99]           =          103   # Write cmd latency (cycles)
write_latency[100-119]         =          105   # Write cmd latency (cycles)
write_latency[120-139]         =          238   # Write cmd latency (cycles)
write_latency[140-159]         =          387   # Write cmd latency (cycles)
write_latency[160-179]         =          510   # Write cmd latency (cycles)
write_latency[180-199]         =          539   # Write cmd latency (cycles)
write_latency[200-]            =         7180   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       131125   # Read request latency (cycles)
read_latency[40-59]            =        45865   # Read request latency (cycles)
read_latency[60-79]            =        39033   # Read request latency (cycles)
read_latency[80-99]            =        14705   # Read request latency (cycles)
read_latency[100-119]          =        10158   # Read request latency (cycles)
read_latency[120-139]          =         6833   # Read request latency (cycles)
read_latency[140-159]          =         3336   # Read request latency (cycles)
read_latency[160-179]          =         2480   # Read request latency (cycles)
read_latency[180-199]          =         1879   # Read request latency (cycles)
read_latency[200-]             =        26007   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.56468e+07   # Write energy
read_energy                    =  1.13469e+09   # Read energy
act_energy                     =  1.41637e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.30756e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.68201e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.42002e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.37134e+09   # Active standby energy rank.1
average_read_latency           =      90.2264   # Average read request latency (cycles)
average_interarrival           =      34.4127   # Average request interarrival latency (cycles)
total_energy                   =  1.41169e+10   # Total energy (pJ)
average_power                  =      1411.69   # Average power (mW)
average_bandwidth              =       2.4795   # Average bandwidth
