{
    "@graph": [
        {
            "@id": "gnd:142527890",
            "sameAs": "Schallenberg, Andreas"
        },
        {
            "@id": "gnd:17228242X",
            "sameAs": "Nebel, Wolfgang"
        },
        {
            "@id": "gnd:4306238-6",
            "sameAs": "Rekonfiguration"
        },
        {
            "@id": "gnd:4347749-5",
            "sameAs": "Field programmable gate array"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A631291121",
            "@type": "bibo:Thesis",
            "P1053": "183 S.",
            "http://purl.org/dc/elements/1.1/contributor": [
                "Platzner, Marco",
                "Rettberg, Achim"
            ],
            "description": "graph. Darst",
            "identifier": [
                "(firstid)GBV:631291121",
                "(ppn)631291121"
            ],
            "subject": [
                "(classificationName=linseach:mapping)inf",
                "(classificationName=ddc)621.392",
                "(classificationName=ddc-dbn)621.3",
                "(classificationName=bk, id=106418122)54.51 - Programmiermethodik",
                "(classificationName=bk, id=106410903)54.31 - Rechnerarchitektur"
            ],
            "title": "Dynamic partial self-reconfiguration : quick modeling, simulation, and synthesis",
            "abstract": [
                "In dieser Arbeit wird mit OSSS+R ein Ansatz zur Vereinfachung des Entwurfs dynamisch partiell rekonfigurierbarer Systeme mit FPGAs vorgesellt. Die Modellierung erfolgt objektorientiert und nutzt sowohl polymorphe Elemente als auch das Konzept virtueller Hardware. Hierbei liegt der Fokus auf einfacher Modellierung und Änderbarkeit als auf der Maximierung der Freiheitsgrade im Ausdruck. Die Modelle können mittels einer C/C++ Bibliothek und SystemC simuliert werden. Eine Synthese auf RTL-Ebene ist beschrieben und in Teilen durch Umsetzung in ein Werkzeug namens „Fossy“ demonstriert.  Die erzeugten Modelle stimmen zyklengenau in ihrem Zeitverhalten mit der OSSS+R-Beschreibung überein. Zur Evaluation des Ansatzes wurde der vorgestellte Entwurfsfluß auf ein Modell in C/C++ angewandt bis zur Ausführung auf einer FPGA Prototyping-Plattform. &lt;dt.&gt;",
                "This thesis presents an approach (called OSSS+R) that eases the design of dynamic partial reconfigurable systems based on off-the-shelf FPGAs. An object oriented system description library is extended to allow modeling of such adaptive systems. Reconfigurable hardware is described by means of polymorphism and the concept of virtual hardware. The focus is on quick modeling and flexibility rather than in maximizing the grades of freedom for the design. The models can be simulated to perform functional validation by using a simulation library that is based on SystemC and C/C++. OSSS+R can be automatically synthesized to a RTL model. For demonstration purposes, parts of the transformation are implemented in a tool called Fossy. The generated models are cycle accurate with the original OSSS+R model. The feasibility of the proposed approach was demonstrated by implementing a design as a C++ model and then performing all proposed steps. Finally, the model was implemented on a FPGA prototyping platform. &lt;engl.&gt;"
            ],
            "contributor": [
                "Technische Informationsbibliothek (TIB)",
                {
                    "@id": "gnd:17228242X"
                }
            ],
            "creator": "gnd:142527890",
            "issued": "2010",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1044",
            "dcterms:subject": [
                {
                    "@id": "gnd:4306238-6"
                },
                {
                    "@id": "gnd:4347749-5"
                }
            ]
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "contributor": "http://purl.org/dc/terms/contributor",
        "abstract": "http://purl.org/dc/terms/abstract",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "issued": "http://purl.org/dc/terms/issued",
        "creator": {
            "@id": "http://purl.org/dc/terms/creator",
            "@type": "@id"
        },
        "license": "http://purl.org/dc/terms/license",
        "title": "http://purl.org/dc/elements/1.1/title",
        "description": "http://purl.org/dc/elements/1.1/description",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}