{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745007924477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745007924480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 19 03:25:24 2025 " "Processing started: Sat Apr 19 03:25:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745007924480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745007924480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745007924480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745007924731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745007924731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 0 0 " "Found 0 design units, including 0 entities, in source file fpga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745007929873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semantic_segmentation_top.v 9 9 " "Found 9 design units, including 9 entities, in source file semantic_segmentation_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 semantic_segmentation_top " "Found entity 1: semantic_segmentation_top" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""} { "Info" "ISGN_ENTITY_NAME" "2 u_net_encoder " "Found entity 2: u_net_encoder" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""} { "Info" "ISGN_ENTITY_NAME" "3 encoder_stage1 " "Found entity 3: encoder_stage1" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""} { "Info" "ISGN_ENTITY_NAME" "4 encoder_stage2 " "Found entity 4: encoder_stage2" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""} { "Info" "ISGN_ENTITY_NAME" "5 encoder_stage3 " "Found entity 5: encoder_stage3" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""} { "Info" "ISGN_ENTITY_NAME" "6 u_net_decoder " "Found entity 6: u_net_decoder" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_stage1 " "Found entity 7: decoder_stage1" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder_stage2 " "Found entity 8: decoder_stage2" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""} { "Info" "ISGN_ENTITY_NAME" "9 decoder_stage3 " "Found entity 9: decoder_stage3" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745007929882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745007929882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stage_done_1 semantic_segmentation_top.v(235) " "Verilog HDL Implicit Net warning at semantic_segmentation_top.v(235): created implicit net for \"stage_done_1\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stage_done_2 semantic_segmentation_top.v(244) " "Verilog HDL Implicit Net warning at semantic_segmentation_top.v(244): created implicit net for \"stage_done_2\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stage_done_3 semantic_segmentation_top.v(253) " "Verilog HDL Implicit Net warning at semantic_segmentation_top.v(253): created implicit net for \"stage_done_3\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stage_done_1 semantic_segmentation_top.v(557) " "Verilog HDL Implicit Net warning at semantic_segmentation_top.v(557): created implicit net for \"stage_done_1\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 557 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stage_done_2 semantic_segmentation_top.v(566) " "Verilog HDL Implicit Net warning at semantic_segmentation_top.v(566): created implicit net for \"stage_done_2\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 566 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stage_done_3 semantic_segmentation_top.v(575) " "Verilog HDL Implicit Net warning at semantic_segmentation_top.v(575): created implicit net for \"stage_done_3\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 575 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929882 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "semantic_segmentation_top.v(185) " "Verilog HDL error at semantic_segmentation_top.v(185): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 185 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1745007929884 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "semantic_segmentation_top.v(186) " "Verilog HDL error at semantic_segmentation_top.v(186): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 186 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1745007929884 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "semantic_segmentation_top.v(267) " "Verilog HDL error at semantic_segmentation_top.v(267): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 267 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1745007929884 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "semantic_segmentation_top.v(268) " "Verilog HDL error at semantic_segmentation_top.v(268): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 268 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1745007929884 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "input_data semantic_segmentation_top.v(319) " "Verilog HDL error at semantic_segmentation_top.v(319): expression cannot reference entire array \"input_data\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 319 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929884 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "3 conv1 semantic_segmentation_top.v(319) " "SystemVerilog error at semantic_segmentation_top.v(319): can't resolve aggregate expression in connection to port 3 on instance \"conv1\" because the instance has no module binding" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 319 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "conv_output semantic_segmentation_top.v(320) " "Verilog HDL error at semantic_segmentation_top.v(320): expression cannot reference entire array \"conv_output\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 320 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "4 conv1 semantic_segmentation_top.v(320) " "SystemVerilog error at semantic_segmentation_top.v(320): can't resolve aggregate expression in connection to port 4 on instance \"conv1\" because the instance has no module binding" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 320 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "conv_output semantic_segmentation_top.v(336) " "Verilog HDL error at semantic_segmentation_top.v(336): expression cannot reference entire array \"conv_output\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 336 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "3 pool1 semantic_segmentation_top.v(336) " "SystemVerilog error at semantic_segmentation_top.v(336): can't resolve aggregate expression in connection to port 3 on instance \"pool1\" because the instance has no module binding" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 336 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "output_data semantic_segmentation_top.v(337) " "Verilog HDL error at semantic_segmentation_top.v(337): expression cannot reference entire array \"output_data\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 337 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "4 pool1 semantic_segmentation_top.v(337) " "SystemVerilog error at semantic_segmentation_top.v(337): can't resolve aggregate expression in connection to port 4 on instance \"pool1\" because the instance has no module binding" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 337 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "input_data semantic_segmentation_top.v(233) " "Verilog HDL error at semantic_segmentation_top.v(233): expression cannot reference entire array \"input_data\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 233 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "stage1_output semantic_segmentation_top.v(234) " "Verilog HDL error at semantic_segmentation_top.v(234): expression cannot reference entire array \"stage1_output\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 234 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "stage1_output semantic_segmentation_top.v(234) " "Verilog HDL error at semantic_segmentation_top.v(234): values cannot be assigned directly to all or part of array \"stage1_output\" - assignments must be made to individual elements only" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 234 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "semantic_segmentation_top.v(348) " "Verilog HDL error at semantic_segmentation_top.v(348): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 348 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "semantic_segmentation_top.v(349) " "Verilog HDL error at semantic_segmentation_top.v(349): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 349 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "input_data semantic_segmentation_top.v(400) " "Verilog HDL error at semantic_segmentation_top.v(400): expression cannot reference entire array \"input_data\"" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 400 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "3 conv2 semantic_segmentation_top.v(400) " "SystemVerilog error at semantic_segmentation_top.v(400): can't resolve aggregate expression in connection to port 3 on instance \"conv2\" because the instance has no module binding" {  } { { "semantic_segmentation_top.v" "" { Text "C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v" 400 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1745007929885 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745007929917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 19 03:25:29 2025 " "Processing ended: Sat Apr 19 03:25:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745007929917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745007929917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745007929917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745007929917 ""}
