
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= A_MEM.Out=>A_WB.In                                      Premise(F7)
	S10= B_MEM.Out=>B_WB.In                                     Premise(F8)
	S11= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F9)
	S12= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F10)
	S13= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F11)
	S14= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F19)
	S22= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F26)
	S29= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F27)
	S30= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F30)
	S33= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F31)
	S34= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F32)
	S35= IR_MEM.Out=>FU.IR_MEM                                  Premise(F33)
	S36= IR_WB.Out=>FU.IR_WB                                    Premise(F34)
	S37= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F35)
	S38= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F36)
	S39= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F37)
	S40= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F38)
	S41= ALUOut_MEM.Out=>FU.InMEM                               Premise(F39)
	S42= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F40)
	S43= ALUOut_WB.Out=>FU.InWB                                 Premise(F41)
	S44= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F42)
	S45= ALUOut_WB.Out=>GPR.WData                               Premise(F43)
	S46= IR_WB.Out20_16=>GPR.WReg                               Premise(F44)
	S47= IMMU.Addr=>IAddrReg.In                                 Premise(F45)
	S48= PC.Out=>ICache.IEA                                     Premise(F46)
	S49= ICache.IEA=addr                                        Path(S4,S48)
	S50= ICache.Hit=ICacheHit(addr)                             ICache-Search(S49)
	S51= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S50,S19)
	S52= FU.ICacheHit=ICacheHit(addr)                           Path(S50,S31)
	S53= PC.Out=>ICache.IEA                                     Premise(F47)
	S54= IMem.MEM8WordOut=>ICache.WData                         Premise(F48)
	S55= ICache.Out=>ICacheReg.In                               Premise(F49)
	S56= PC.Out=>IMMU.IEA                                       Premise(F50)
	S57= IMMU.IEA=addr                                          Path(S4,S56)
	S58= CP0.ASID=>IMMU.PID                                     Premise(F51)
	S59= IMMU.PID=pid                                           Path(S3,S58)
	S60= IMMU.Addr={pid,addr}                                   IMMU-Search(S59,S57)
	S61= IAddrReg.In={pid,addr}                                 Path(S60,S47)
	S62= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S59,S57)
	S63= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S62,S20)
	S64= IAddrReg.Out=>IMem.RAddr                               Premise(F52)
	S65= ICacheReg.Out=>IRMux.CacheData                         Premise(F53)
	S66= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F54)
	S67= IMem.Out=>IRMux.MemData                                Premise(F55)
	S68= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F56)
	S69= IR_MEM.Out=>IR_DMMU1.In                                Premise(F57)
	S70= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F58)
	S71= ICache.Out=>IR_ID.In                                   Premise(F59)
	S72= IRMux.Out=>IR_ID.In                                    Premise(F60)
	S73= ICache.Out=>IR_IMMU.In                                 Premise(F61)
	S74= IR_DMMU2.Out=>IR_WB.In                                 Premise(F62)
	S75= IR_MEM.Out=>IR_WB.In                                   Premise(F63)
	S76= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F64)
	S77= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F65)
	S78= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F66)
	S79= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F67)
	S80= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F68)
	S81= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F69)
	S82= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F70)
	S83= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F71)
	S84= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F72)
	S85= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F73)
	S86= IR_EX.Out31_26=>CU_EX.Op                               Premise(F74)
	S87= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F75)
	S88= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F76)
	S89= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F77)
	S90= IR_ID.Out31_26=>CU_ID.Op                               Premise(F78)
	S91= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F79)
	S92= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F80)
	S93= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F81)
	S94= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F82)
	S95= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F83)
	S96= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F84)
	S97= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F85)
	S98= IR_WB.Out31_26=>CU_WB.Op                               Premise(F86)
	S99= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F87)
	S100= CtrlA_EX=0                                            Premise(F88)
	S101= CtrlB_EX=0                                            Premise(F89)
	S102= CtrlALUOut_MEM=0                                      Premise(F90)
	S103= CtrlALUOut_DMMU1=0                                    Premise(F91)
	S104= CtrlALUOut_DMMU2=0                                    Premise(F92)
	S105= CtrlALUOut_WB=0                                       Premise(F93)
	S106= CtrlA_MEM=0                                           Premise(F94)
	S107= CtrlA_WB=0                                            Premise(F95)
	S108= CtrlB_MEM=0                                           Premise(F96)
	S109= CtrlB_WB=0                                            Premise(F97)
	S110= CtrlICache=0                                          Premise(F98)
	S111= CtrlIMMU=0                                            Premise(F99)
	S112= CtrlIR_DMMU1=0                                        Premise(F100)
	S113= CtrlIR_DMMU2=0                                        Premise(F101)
	S114= CtrlIR_EX=0                                           Premise(F102)
	S115= CtrlIR_ID=0                                           Premise(F103)
	S116= CtrlIR_IMMU=1                                         Premise(F104)
	S117= CtrlIR_MEM=0                                          Premise(F105)
	S118= CtrlIR_WB=0                                           Premise(F106)
	S119= CtrlGPR=0                                             Premise(F107)
	S120= CtrlIAddrReg=1                                        Premise(F108)
	S121= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S61,S120)
	S122= CtrlPC=0                                              Premise(F109)
	S123= CtrlPCInc=0                                           Premise(F110)
	S124= PC[Out]=addr                                          PC-Hold(S1,S122,S123)
	S125= CtrlIMem=0                                            Premise(F111)
	S126= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S125)
	S127= CtrlICacheReg=1                                       Premise(F112)
	S128= CtrlASIDIn=0                                          Premise(F113)
	S129= CtrlCP0=0                                             Premise(F114)
	S130= CP0[ASID]=pid                                         CP0-Hold(S0,S129)
	S131= CtrlEPCIn=0                                           Premise(F115)
	S132= CtrlExCodeIn=0                                        Premise(F116)
	S133= CtrlIRMux=0                                           Premise(F117)
	S134= GPR[rS]=a                                             Premise(F118)

IMMU	S135= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S121)
	S136= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S121)
	S137= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S121)
	S138= PC.Out=addr                                           PC-Out(S124)
	S139= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S140= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F119)
	S141= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F120)
	S142= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F121)
	S143= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F122)
	S144= A_MEM.Out=>A_WB.In                                    Premise(F123)
	S145= B_MEM.Out=>B_WB.In                                    Premise(F124)
	S146= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F125)
	S147= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F126)
	S148= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F127)
	S149= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F128)
	S150= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F129)
	S151= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F130)
	S152= FU.Bub_IF=>CU_IF.Bub                                  Premise(F131)
	S153= FU.Halt_IF=>CU_IF.Halt                                Premise(F132)
	S154= ICache.Hit=>CU_IF.ICacheHit                           Premise(F133)
	S155= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F134)
	S156= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F135)
	S157= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F136)
	S158= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F137)
	S159= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F138)
	S160= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F139)
	S161= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F140)
	S162= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F141)
	S163= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F142)
	S164= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F143)
	S165= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F144)
	S166= ICache.Hit=>FU.ICacheHit                              Premise(F145)
	S167= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F146)
	S168= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F147)
	S169= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F148)
	S170= IR_MEM.Out=>FU.IR_MEM                                 Premise(F149)
	S171= IR_WB.Out=>FU.IR_WB                                   Premise(F150)
	S172= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F151)
	S173= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F152)
	S174= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F153)
	S175= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F154)
	S176= ALUOut_MEM.Out=>FU.InMEM                              Premise(F155)
	S177= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F156)
	S178= ALUOut_WB.Out=>FU.InWB                                Premise(F157)
	S179= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F158)
	S180= ALUOut_WB.Out=>GPR.WData                              Premise(F159)
	S181= IR_WB.Out20_16=>GPR.WReg                              Premise(F160)
	S182= IMMU.Addr=>IAddrReg.In                                Premise(F161)
	S183= PC.Out=>ICache.IEA                                    Premise(F162)
	S184= ICache.IEA=addr                                       Path(S138,S183)
	S185= ICache.Hit=ICacheHit(addr)                            ICache-Search(S184)
	S186= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S185,S154)
	S187= FU.ICacheHit=ICacheHit(addr)                          Path(S185,S166)
	S188= PC.Out=>ICache.IEA                                    Premise(F163)
	S189= IMem.MEM8WordOut=>ICache.WData                        Premise(F164)
	S190= ICache.Out=>ICacheReg.In                              Premise(F165)
	S191= PC.Out=>IMMU.IEA                                      Premise(F166)
	S192= IMMU.IEA=addr                                         Path(S138,S191)
	S193= CP0.ASID=>IMMU.PID                                    Premise(F167)
	S194= IMMU.PID=pid                                          Path(S139,S193)
	S195= IMMU.Addr={pid,addr}                                  IMMU-Search(S194,S192)
	S196= IAddrReg.In={pid,addr}                                Path(S195,S182)
	S197= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S194,S192)
	S198= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S197,S155)
	S199= IAddrReg.Out=>IMem.RAddr                              Premise(F168)
	S200= IMem.RAddr={pid,addr}                                 Path(S135,S199)
	S201= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S200,S126)
	S202= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S200,S126)
	S203= ICache.WData=IMemGet8Word({pid,addr})                 Path(S202,S189)
	S204= ICacheReg.Out=>IRMux.CacheData                        Premise(F169)
	S205= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F170)
	S206= IMem.Out=>IRMux.MemData                               Premise(F171)
	S207= IRMux.MemData={13,rS,rT,UIMM}                         Path(S201,S206)
	S208= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S207)
	S209= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F172)
	S210= IR_MEM.Out=>IR_DMMU1.In                               Premise(F173)
	S211= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F174)
	S212= ICache.Out=>IR_ID.In                                  Premise(F175)
	S213= IRMux.Out=>IR_ID.In                                   Premise(F176)
	S214= IR_ID.In={13,rS,rT,UIMM}                              Path(S208,S213)
	S215= ICache.Out=>IR_IMMU.In                                Premise(F177)
	S216= IR_DMMU2.Out=>IR_WB.In                                Premise(F178)
	S217= IR_MEM.Out=>IR_WB.In                                  Premise(F179)
	S218= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F180)
	S219= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F181)
	S220= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F182)
	S221= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F183)
	S222= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F184)
	S223= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F185)
	S224= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F186)
	S225= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F187)
	S226= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F188)
	S227= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F189)
	S228= IR_EX.Out31_26=>CU_EX.Op                              Premise(F190)
	S229= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F191)
	S230= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F192)
	S231= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F193)
	S232= IR_ID.Out31_26=>CU_ID.Op                              Premise(F194)
	S233= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F195)
	S234= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F196)
	S235= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F197)
	S236= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F198)
	S237= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F199)
	S238= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F200)
	S239= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F201)
	S240= IR_WB.Out31_26=>CU_WB.Op                              Premise(F202)
	S241= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F203)
	S242= CtrlA_EX=0                                            Premise(F204)
	S243= CtrlB_EX=0                                            Premise(F205)
	S244= CtrlALUOut_MEM=0                                      Premise(F206)
	S245= CtrlALUOut_DMMU1=0                                    Premise(F207)
	S246= CtrlALUOut_DMMU2=0                                    Premise(F208)
	S247= CtrlALUOut_WB=0                                       Premise(F209)
	S248= CtrlA_MEM=0                                           Premise(F210)
	S249= CtrlA_WB=0                                            Premise(F211)
	S250= CtrlB_MEM=0                                           Premise(F212)
	S251= CtrlB_WB=0                                            Premise(F213)
	S252= CtrlICache=1                                          Premise(F214)
	S253= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S184,S203,S252)
	S254= CtrlIMMU=0                                            Premise(F215)
	S255= CtrlIR_DMMU1=0                                        Premise(F216)
	S256= CtrlIR_DMMU2=0                                        Premise(F217)
	S257= CtrlIR_EX=0                                           Premise(F218)
	S258= CtrlIR_ID=1                                           Premise(F219)
	S259= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S214,S258)
	S260= CtrlIR_IMMU=0                                         Premise(F220)
	S261= CtrlIR_MEM=0                                          Premise(F221)
	S262= CtrlIR_WB=0                                           Premise(F222)
	S263= CtrlGPR=0                                             Premise(F223)
	S264= GPR[rS]=a                                             GPR-Hold(S134,S263)
	S265= CtrlIAddrReg=0                                        Premise(F224)
	S266= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S121,S265)
	S267= CtrlPC=0                                              Premise(F225)
	S268= CtrlPCInc=1                                           Premise(F226)
	S269= PC[Out]=addr+4                                        PC-Inc(S124,S267,S268)
	S270= PC[CIA]=addr                                          PC-Inc(S124,S267,S268)
	S271= CtrlIMem=0                                            Premise(F227)
	S272= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S126,S271)
	S273= CtrlICacheReg=0                                       Premise(F228)
	S274= CtrlASIDIn=0                                          Premise(F229)
	S275= CtrlCP0=0                                             Premise(F230)
	S276= CP0[ASID]=pid                                         CP0-Hold(S130,S275)
	S277= CtrlEPCIn=0                                           Premise(F231)
	S278= CtrlExCodeIn=0                                        Premise(F232)
	S279= CtrlIRMux=0                                           Premise(F233)

ID	S280= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S259)
	S281= IR_ID.Out31_26=13                                     IR-Out(S259)
	S282= IR_ID.Out25_21=rS                                     IR-Out(S259)
	S283= IR_ID.Out20_16=rT                                     IR-Out(S259)
	S284= IR_ID.Out15_0=UIMM                                    IR-Out(S259)
	S285= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S266)
	S286= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S266)
	S287= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S266)
	S288= PC.Out=addr+4                                         PC-Out(S269)
	S289= PC.CIA=addr                                           PC-Out(S270)
	S290= PC.CIA31_28=addr[31:28]                               PC-Out(S270)
	S291= CP0.ASID=pid                                          CP0-Read-ASID(S276)
	S292= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F234)
	S293= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F235)
	S294= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F236)
	S295= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F237)
	S296= A_MEM.Out=>A_WB.In                                    Premise(F238)
	S297= B_MEM.Out=>B_WB.In                                    Premise(F239)
	S298= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F240)
	S299= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F241)
	S300= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F242)
	S301= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F243)
	S302= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F244)
	S303= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F245)
	S304= FU.Bub_IF=>CU_IF.Bub                                  Premise(F246)
	S305= FU.Halt_IF=>CU_IF.Halt                                Premise(F247)
	S306= ICache.Hit=>CU_IF.ICacheHit                           Premise(F248)
	S307= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F249)
	S308= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F250)
	S309= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F251)
	S310= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F252)
	S311= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F253)
	S312= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F254)
	S313= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F255)
	S314= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F256)
	S315= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F257)
	S316= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F258)
	S317= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F259)
	S318= ICache.Hit=>FU.ICacheHit                              Premise(F260)
	S319= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F261)
	S320= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F262)
	S321= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F263)
	S322= IR_MEM.Out=>FU.IR_MEM                                 Premise(F264)
	S323= IR_WB.Out=>FU.IR_WB                                   Premise(F265)
	S324= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F266)
	S325= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F267)
	S326= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F268)
	S327= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F269)
	S328= ALUOut_MEM.Out=>FU.InMEM                              Premise(F270)
	S329= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F271)
	S330= ALUOut_WB.Out=>FU.InWB                                Premise(F272)
	S331= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F273)
	S332= ALUOut_WB.Out=>GPR.WData                              Premise(F274)
	S333= IR_WB.Out20_16=>GPR.WReg                              Premise(F275)
	S334= IMMU.Addr=>IAddrReg.In                                Premise(F276)
	S335= PC.Out=>ICache.IEA                                    Premise(F277)
	S336= ICache.IEA=addr+4                                     Path(S288,S335)
	S337= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S336)
	S338= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S337,S306)
	S339= FU.ICacheHit=ICacheHit(addr+4)                        Path(S337,S318)
	S340= PC.Out=>ICache.IEA                                    Premise(F278)
	S341= IMem.MEM8WordOut=>ICache.WData                        Premise(F279)
	S342= ICache.Out=>ICacheReg.In                              Premise(F280)
	S343= PC.Out=>IMMU.IEA                                      Premise(F281)
	S344= IMMU.IEA=addr+4                                       Path(S288,S343)
	S345= CP0.ASID=>IMMU.PID                                    Premise(F282)
	S346= IMMU.PID=pid                                          Path(S291,S345)
	S347= IMMU.Addr={pid,addr+4}                                IMMU-Search(S346,S344)
	S348= IAddrReg.In={pid,addr+4}                              Path(S347,S334)
	S349= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S346,S344)
	S350= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S349,S307)
	S351= IAddrReg.Out=>IMem.RAddr                              Premise(F283)
	S352= IMem.RAddr={pid,addr}                                 Path(S285,S351)
	S353= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S352,S272)
	S354= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S352,S272)
	S355= ICache.WData=IMemGet8Word({pid,addr})                 Path(S354,S341)
	S356= ICacheReg.Out=>IRMux.CacheData                        Premise(F284)
	S357= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F285)
	S358= IMem.Out=>IRMux.MemData                               Premise(F286)
	S359= IRMux.MemData={13,rS,rT,UIMM}                         Path(S353,S358)
	S360= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S359)
	S361= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F287)
	S362= IR_MEM.Out=>IR_DMMU1.In                               Premise(F288)
	S363= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F289)
	S364= ICache.Out=>IR_ID.In                                  Premise(F290)
	S365= IRMux.Out=>IR_ID.In                                   Premise(F291)
	S366= IR_ID.In={13,rS,rT,UIMM}                              Path(S360,S365)
	S367= ICache.Out=>IR_IMMU.In                                Premise(F292)
	S368= IR_DMMU2.Out=>IR_WB.In                                Premise(F293)
	S369= IR_MEM.Out=>IR_WB.In                                  Premise(F294)
	S370= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F295)
	S371= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F296)
	S372= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F297)
	S373= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F298)
	S374= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F299)
	S375= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F300)
	S376= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F301)
	S377= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F302)
	S378= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F303)
	S379= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F304)
	S380= IR_EX.Out31_26=>CU_EX.Op                              Premise(F305)
	S381= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F306)
	S382= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F307)
	S383= CU_ID.IRFunc1=rT                                      Path(S283,S382)
	S384= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F308)
	S385= CU_ID.IRFunc2=rS                                      Path(S282,S384)
	S386= IR_ID.Out31_26=>CU_ID.Op                              Premise(F309)
	S387= CU_ID.Op=13                                           Path(S281,S386)
	S388= CU_ID.Func=alu_add                                    CU_ID(S387)
	S389= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F310)
	S390= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F311)
	S391= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F312)
	S392= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F313)
	S393= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F314)
	S394= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F315)
	S395= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F316)
	S396= IR_WB.Out31_26=>CU_WB.Op                              Premise(F317)
	S397= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F318)
	S398= CtrlA_EX=1                                            Premise(F319)
	S399= CtrlB_EX=1                                            Premise(F320)
	S400= CtrlALUOut_MEM=0                                      Premise(F321)
	S401= CtrlALUOut_DMMU1=0                                    Premise(F322)
	S402= CtrlALUOut_DMMU2=0                                    Premise(F323)
	S403= CtrlALUOut_WB=0                                       Premise(F324)
	S404= CtrlA_MEM=0                                           Premise(F325)
	S405= CtrlA_WB=0                                            Premise(F326)
	S406= CtrlB_MEM=0                                           Premise(F327)
	S407= CtrlB_WB=0                                            Premise(F328)
	S408= CtrlICache=0                                          Premise(F329)
	S409= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S253,S408)
	S410= CtrlIMMU=0                                            Premise(F330)
	S411= CtrlIR_DMMU1=0                                        Premise(F331)
	S412= CtrlIR_DMMU2=0                                        Premise(F332)
	S413= CtrlIR_EX=1                                           Premise(F333)
	S414= CtrlIR_ID=0                                           Premise(F334)
	S415= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S259,S414)
	S416= CtrlIR_IMMU=0                                         Premise(F335)
	S417= CtrlIR_MEM=0                                          Premise(F336)
	S418= CtrlIR_WB=0                                           Premise(F337)
	S419= CtrlGPR=0                                             Premise(F338)
	S420= GPR[rS]=a                                             GPR-Hold(S264,S419)
	S421= CtrlIAddrReg=0                                        Premise(F339)
	S422= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S266,S421)
	S423= CtrlPC=0                                              Premise(F340)
	S424= CtrlPCInc=0                                           Premise(F341)
	S425= PC[CIA]=addr                                          PC-Hold(S270,S424)
	S426= PC[Out]=addr+4                                        PC-Hold(S269,S423,S424)
	S427= CtrlIMem=0                                            Premise(F342)
	S428= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S272,S427)
	S429= CtrlICacheReg=0                                       Premise(F343)
	S430= CtrlASIDIn=0                                          Premise(F344)
	S431= CtrlCP0=0                                             Premise(F345)
	S432= CP0[ASID]=pid                                         CP0-Hold(S276,S431)
	S433= CtrlEPCIn=0                                           Premise(F346)
	S434= CtrlExCodeIn=0                                        Premise(F347)
	S435= CtrlIRMux=0                                           Premise(F348)

EX	S436= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S415)
	S437= IR_ID.Out31_26=13                                     IR-Out(S415)
	S438= IR_ID.Out25_21=rS                                     IR-Out(S415)
	S439= IR_ID.Out20_16=rT                                     IR-Out(S415)
	S440= IR_ID.Out15_0=UIMM                                    IR-Out(S415)
	S441= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S422)
	S442= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S422)
	S443= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S422)
	S444= PC.CIA=addr                                           PC-Out(S425)
	S445= PC.CIA31_28=addr[31:28]                               PC-Out(S425)
	S446= PC.Out=addr+4                                         PC-Out(S426)
	S447= CP0.ASID=pid                                          CP0-Read-ASID(S432)
	S448= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F349)
	S449= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F350)
	S450= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F351)
	S451= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F352)
	S452= A_MEM.Out=>A_WB.In                                    Premise(F353)
	S453= B_MEM.Out=>B_WB.In                                    Premise(F354)
	S454= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F355)
	S455= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F356)
	S456= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F357)
	S457= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F358)
	S458= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F359)
	S459= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F360)
	S460= FU.Bub_IF=>CU_IF.Bub                                  Premise(F361)
	S461= FU.Halt_IF=>CU_IF.Halt                                Premise(F362)
	S462= ICache.Hit=>CU_IF.ICacheHit                           Premise(F363)
	S463= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F364)
	S464= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F365)
	S465= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F366)
	S466= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F367)
	S467= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F368)
	S468= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F369)
	S469= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F370)
	S470= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F371)
	S471= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F372)
	S472= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F373)
	S473= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F374)
	S474= ICache.Hit=>FU.ICacheHit                              Premise(F375)
	S475= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F376)
	S476= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F377)
	S477= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F378)
	S478= IR_MEM.Out=>FU.IR_MEM                                 Premise(F379)
	S479= IR_WB.Out=>FU.IR_WB                                   Premise(F380)
	S480= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F381)
	S481= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F382)
	S482= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F383)
	S483= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F384)
	S484= ALUOut_MEM.Out=>FU.InMEM                              Premise(F385)
	S485= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F386)
	S486= ALUOut_WB.Out=>FU.InWB                                Premise(F387)
	S487= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F388)
	S488= ALUOut_WB.Out=>GPR.WData                              Premise(F389)
	S489= IR_WB.Out20_16=>GPR.WReg                              Premise(F390)
	S490= IMMU.Addr=>IAddrReg.In                                Premise(F391)
	S491= PC.Out=>ICache.IEA                                    Premise(F392)
	S492= ICache.IEA=addr+4                                     Path(S446,S491)
	S493= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S492)
	S494= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S493,S462)
	S495= FU.ICacheHit=ICacheHit(addr+4)                        Path(S493,S474)
	S496= PC.Out=>ICache.IEA                                    Premise(F393)
	S497= IMem.MEM8WordOut=>ICache.WData                        Premise(F394)
	S498= ICache.Out=>ICacheReg.In                              Premise(F395)
	S499= PC.Out=>IMMU.IEA                                      Premise(F396)
	S500= IMMU.IEA=addr+4                                       Path(S446,S499)
	S501= CP0.ASID=>IMMU.PID                                    Premise(F397)
	S502= IMMU.PID=pid                                          Path(S447,S501)
	S503= IMMU.Addr={pid,addr+4}                                IMMU-Search(S502,S500)
	S504= IAddrReg.In={pid,addr+4}                              Path(S503,S490)
	S505= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S502,S500)
	S506= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S505,S463)
	S507= IAddrReg.Out=>IMem.RAddr                              Premise(F398)
	S508= IMem.RAddr={pid,addr}                                 Path(S441,S507)
	S509= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S508,S428)
	S510= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S508,S428)
	S511= ICache.WData=IMemGet8Word({pid,addr})                 Path(S510,S497)
	S512= ICacheReg.Out=>IRMux.CacheData                        Premise(F399)
	S513= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F400)
	S514= IMem.Out=>IRMux.MemData                               Premise(F401)
	S515= IRMux.MemData={13,rS,rT,UIMM}                         Path(S509,S514)
	S516= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S515)
	S517= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F402)
	S518= IR_MEM.Out=>IR_DMMU1.In                               Premise(F403)
	S519= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F404)
	S520= ICache.Out=>IR_ID.In                                  Premise(F405)
	S521= IRMux.Out=>IR_ID.In                                   Premise(F406)
	S522= IR_ID.In={13,rS,rT,UIMM}                              Path(S516,S521)
	S523= ICache.Out=>IR_IMMU.In                                Premise(F407)
	S524= IR_DMMU2.Out=>IR_WB.In                                Premise(F408)
	S525= IR_MEM.Out=>IR_WB.In                                  Premise(F409)
	S526= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F410)
	S527= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F411)
	S528= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F412)
	S529= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F413)
	S530= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F414)
	S531= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F415)
	S532= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F416)
	S533= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F417)
	S534= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F418)
	S535= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F419)
	S536= IR_EX.Out31_26=>CU_EX.Op                              Premise(F420)
	S537= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F421)
	S538= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F422)
	S539= CU_ID.IRFunc1=rT                                      Path(S439,S538)
	S540= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F423)
	S541= CU_ID.IRFunc2=rS                                      Path(S438,S540)
	S542= IR_ID.Out31_26=>CU_ID.Op                              Premise(F424)
	S543= CU_ID.Op=13                                           Path(S437,S542)
	S544= CU_ID.Func=alu_add                                    CU_ID(S543)
	S545= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F425)
	S546= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F426)
	S547= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F427)
	S548= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F428)
	S549= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F429)
	S550= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F430)
	S551= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F431)
	S552= IR_WB.Out31_26=>CU_WB.Op                              Premise(F432)
	S553= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F433)
	S554= CtrlA_EX=0                                            Premise(F434)
	S555= CtrlB_EX=0                                            Premise(F435)
	S556= CtrlALUOut_MEM=1                                      Premise(F436)
	S557= CtrlALUOut_DMMU1=0                                    Premise(F437)
	S558= CtrlALUOut_DMMU2=0                                    Premise(F438)
	S559= CtrlALUOut_WB=0                                       Premise(F439)
	S560= CtrlA_MEM=0                                           Premise(F440)
	S561= CtrlA_WB=0                                            Premise(F441)
	S562= CtrlB_MEM=0                                           Premise(F442)
	S563= CtrlB_WB=0                                            Premise(F443)
	S564= CtrlICache=0                                          Premise(F444)
	S565= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S409,S564)
	S566= CtrlIMMU=0                                            Premise(F445)
	S567= CtrlIR_DMMU1=0                                        Premise(F446)
	S568= CtrlIR_DMMU2=0                                        Premise(F447)
	S569= CtrlIR_EX=0                                           Premise(F448)
	S570= CtrlIR_ID=0                                           Premise(F449)
	S571= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S415,S570)
	S572= CtrlIR_IMMU=0                                         Premise(F450)
	S573= CtrlIR_MEM=1                                          Premise(F451)
	S574= CtrlIR_WB=0                                           Premise(F452)
	S575= CtrlGPR=0                                             Premise(F453)
	S576= GPR[rS]=a                                             GPR-Hold(S420,S575)
	S577= CtrlIAddrReg=0                                        Premise(F454)
	S578= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S422,S577)
	S579= CtrlPC=0                                              Premise(F455)
	S580= CtrlPCInc=0                                           Premise(F456)
	S581= PC[CIA]=addr                                          PC-Hold(S425,S580)
	S582= PC[Out]=addr+4                                        PC-Hold(S426,S579,S580)
	S583= CtrlIMem=0                                            Premise(F457)
	S584= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S428,S583)
	S585= CtrlICacheReg=0                                       Premise(F458)
	S586= CtrlASIDIn=0                                          Premise(F459)
	S587= CtrlCP0=0                                             Premise(F460)
	S588= CP0[ASID]=pid                                         CP0-Hold(S432,S587)
	S589= CtrlEPCIn=0                                           Premise(F461)
	S590= CtrlExCodeIn=0                                        Premise(F462)
	S591= CtrlIRMux=0                                           Premise(F463)

MEM	S592= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S571)
	S593= IR_ID.Out31_26=13                                     IR-Out(S571)
	S594= IR_ID.Out25_21=rS                                     IR-Out(S571)
	S595= IR_ID.Out20_16=rT                                     IR-Out(S571)
	S596= IR_ID.Out15_0=UIMM                                    IR-Out(S571)
	S597= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S578)
	S598= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S578)
	S599= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S578)
	S600= PC.CIA=addr                                           PC-Out(S581)
	S601= PC.CIA31_28=addr[31:28]                               PC-Out(S581)
	S602= PC.Out=addr+4                                         PC-Out(S582)
	S603= CP0.ASID=pid                                          CP0-Read-ASID(S588)
	S604= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F464)
	S605= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F465)
	S606= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F466)
	S607= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F467)
	S608= A_MEM.Out=>A_WB.In                                    Premise(F468)
	S609= B_MEM.Out=>B_WB.In                                    Premise(F469)
	S610= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F470)
	S611= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F471)
	S612= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F472)
	S613= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F473)
	S614= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F474)
	S615= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F475)
	S616= FU.Bub_IF=>CU_IF.Bub                                  Premise(F476)
	S617= FU.Halt_IF=>CU_IF.Halt                                Premise(F477)
	S618= ICache.Hit=>CU_IF.ICacheHit                           Premise(F478)
	S619= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F479)
	S620= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F480)
	S621= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F481)
	S622= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F482)
	S623= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F483)
	S624= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F484)
	S625= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F485)
	S626= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F486)
	S627= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F487)
	S628= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F488)
	S629= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F489)
	S630= ICache.Hit=>FU.ICacheHit                              Premise(F490)
	S631= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F491)
	S632= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F492)
	S633= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F493)
	S634= IR_MEM.Out=>FU.IR_MEM                                 Premise(F494)
	S635= IR_WB.Out=>FU.IR_WB                                   Premise(F495)
	S636= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F496)
	S637= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F497)
	S638= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F498)
	S639= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F499)
	S640= ALUOut_MEM.Out=>FU.InMEM                              Premise(F500)
	S641= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F501)
	S642= ALUOut_WB.Out=>FU.InWB                                Premise(F502)
	S643= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F503)
	S644= ALUOut_WB.Out=>GPR.WData                              Premise(F504)
	S645= IR_WB.Out20_16=>GPR.WReg                              Premise(F505)
	S646= IMMU.Addr=>IAddrReg.In                                Premise(F506)
	S647= PC.Out=>ICache.IEA                                    Premise(F507)
	S648= ICache.IEA=addr+4                                     Path(S602,S647)
	S649= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S648)
	S650= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S649,S618)
	S651= FU.ICacheHit=ICacheHit(addr+4)                        Path(S649,S630)
	S652= PC.Out=>ICache.IEA                                    Premise(F508)
	S653= IMem.MEM8WordOut=>ICache.WData                        Premise(F509)
	S654= ICache.Out=>ICacheReg.In                              Premise(F510)
	S655= PC.Out=>IMMU.IEA                                      Premise(F511)
	S656= IMMU.IEA=addr+4                                       Path(S602,S655)
	S657= CP0.ASID=>IMMU.PID                                    Premise(F512)
	S658= IMMU.PID=pid                                          Path(S603,S657)
	S659= IMMU.Addr={pid,addr+4}                                IMMU-Search(S658,S656)
	S660= IAddrReg.In={pid,addr+4}                              Path(S659,S646)
	S661= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S658,S656)
	S662= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S661,S619)
	S663= IAddrReg.Out=>IMem.RAddr                              Premise(F513)
	S664= IMem.RAddr={pid,addr}                                 Path(S597,S663)
	S665= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S664,S584)
	S666= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S664,S584)
	S667= ICache.WData=IMemGet8Word({pid,addr})                 Path(S666,S653)
	S668= ICacheReg.Out=>IRMux.CacheData                        Premise(F514)
	S669= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F515)
	S670= IMem.Out=>IRMux.MemData                               Premise(F516)
	S671= IRMux.MemData={13,rS,rT,UIMM}                         Path(S665,S670)
	S672= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S671)
	S673= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F517)
	S674= IR_MEM.Out=>IR_DMMU1.In                               Premise(F518)
	S675= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F519)
	S676= ICache.Out=>IR_ID.In                                  Premise(F520)
	S677= IRMux.Out=>IR_ID.In                                   Premise(F521)
	S678= IR_ID.In={13,rS,rT,UIMM}                              Path(S672,S677)
	S679= ICache.Out=>IR_IMMU.In                                Premise(F522)
	S680= IR_DMMU2.Out=>IR_WB.In                                Premise(F523)
	S681= IR_MEM.Out=>IR_WB.In                                  Premise(F524)
	S682= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F525)
	S683= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F526)
	S684= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F527)
	S685= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F528)
	S686= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F529)
	S687= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F530)
	S688= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F531)
	S689= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F532)
	S690= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F533)
	S691= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F534)
	S692= IR_EX.Out31_26=>CU_EX.Op                              Premise(F535)
	S693= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F536)
	S694= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F537)
	S695= CU_ID.IRFunc1=rT                                      Path(S595,S694)
	S696= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F538)
	S697= CU_ID.IRFunc2=rS                                      Path(S594,S696)
	S698= IR_ID.Out31_26=>CU_ID.Op                              Premise(F539)
	S699= CU_ID.Op=13                                           Path(S593,S698)
	S700= CU_ID.Func=alu_add                                    CU_ID(S699)
	S701= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F540)
	S702= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F541)
	S703= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F542)
	S704= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F543)
	S705= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F544)
	S706= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F545)
	S707= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F546)
	S708= IR_WB.Out31_26=>CU_WB.Op                              Premise(F547)
	S709= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F548)
	S710= CtrlA_EX=0                                            Premise(F549)
	S711= CtrlB_EX=0                                            Premise(F550)
	S712= CtrlALUOut_MEM=0                                      Premise(F551)
	S713= CtrlALUOut_DMMU1=1                                    Premise(F552)
	S714= CtrlALUOut_DMMU2=0                                    Premise(F553)
	S715= CtrlALUOut_WB=1                                       Premise(F554)
	S716= CtrlA_MEM=0                                           Premise(F555)
	S717= CtrlA_WB=1                                            Premise(F556)
	S718= CtrlB_MEM=0                                           Premise(F557)
	S719= CtrlB_WB=1                                            Premise(F558)
	S720= CtrlICache=0                                          Premise(F559)
	S721= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S565,S720)
	S722= CtrlIMMU=0                                            Premise(F560)
	S723= CtrlIR_DMMU1=1                                        Premise(F561)
	S724= CtrlIR_DMMU2=0                                        Premise(F562)
	S725= CtrlIR_EX=0                                           Premise(F563)
	S726= CtrlIR_ID=0                                           Premise(F564)
	S727= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S571,S726)
	S728= CtrlIR_IMMU=0                                         Premise(F565)
	S729= CtrlIR_MEM=0                                          Premise(F566)
	S730= CtrlIR_WB=1                                           Premise(F567)
	S731= CtrlGPR=0                                             Premise(F568)
	S732= GPR[rS]=a                                             GPR-Hold(S576,S731)
	S733= CtrlIAddrReg=0                                        Premise(F569)
	S734= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S578,S733)
	S735= CtrlPC=0                                              Premise(F570)
	S736= CtrlPCInc=0                                           Premise(F571)
	S737= PC[CIA]=addr                                          PC-Hold(S581,S736)
	S738= PC[Out]=addr+4                                        PC-Hold(S582,S735,S736)
	S739= CtrlIMem=0                                            Premise(F572)
	S740= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S584,S739)
	S741= CtrlICacheReg=0                                       Premise(F573)
	S742= CtrlASIDIn=0                                          Premise(F574)
	S743= CtrlCP0=0                                             Premise(F575)
	S744= CP0[ASID]=pid                                         CP0-Hold(S588,S743)
	S745= CtrlEPCIn=0                                           Premise(F576)
	S746= CtrlExCodeIn=0                                        Premise(F577)
	S747= CtrlIRMux=0                                           Premise(F578)

WB	S748= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S727)
	S749= IR_ID.Out31_26=13                                     IR-Out(S727)
	S750= IR_ID.Out25_21=rS                                     IR-Out(S727)
	S751= IR_ID.Out20_16=rT                                     IR-Out(S727)
	S752= IR_ID.Out15_0=UIMM                                    IR-Out(S727)
	S753= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S734)
	S754= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S734)
	S755= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S734)
	S756= PC.CIA=addr                                           PC-Out(S737)
	S757= PC.CIA31_28=addr[31:28]                               PC-Out(S737)
	S758= PC.Out=addr+4                                         PC-Out(S738)
	S759= CP0.ASID=pid                                          CP0-Read-ASID(S744)
	S760= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F809)
	S761= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F810)
	S762= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F811)
	S763= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F812)
	S764= A_MEM.Out=>A_WB.In                                    Premise(F813)
	S765= B_MEM.Out=>B_WB.In                                    Premise(F814)
	S766= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F815)
	S767= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F816)
	S768= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F817)
	S769= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F818)
	S770= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F819)
	S771= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F820)
	S772= FU.Bub_IF=>CU_IF.Bub                                  Premise(F821)
	S773= FU.Halt_IF=>CU_IF.Halt                                Premise(F822)
	S774= ICache.Hit=>CU_IF.ICacheHit                           Premise(F823)
	S775= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F824)
	S776= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F825)
	S777= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F826)
	S778= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F827)
	S779= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F828)
	S780= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F829)
	S781= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F830)
	S782= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F831)
	S783= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F832)
	S784= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F833)
	S785= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F834)
	S786= ICache.Hit=>FU.ICacheHit                              Premise(F835)
	S787= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F836)
	S788= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F837)
	S789= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F838)
	S790= IR_MEM.Out=>FU.IR_MEM                                 Premise(F839)
	S791= IR_WB.Out=>FU.IR_WB                                   Premise(F840)
	S792= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F841)
	S793= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F842)
	S794= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F843)
	S795= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F844)
	S796= ALUOut_MEM.Out=>FU.InMEM                              Premise(F845)
	S797= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F846)
	S798= ALUOut_WB.Out=>FU.InWB                                Premise(F847)
	S799= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F848)
	S800= ALUOut_WB.Out=>GPR.WData                              Premise(F849)
	S801= IR_WB.Out20_16=>GPR.WReg                              Premise(F850)
	S802= IMMU.Addr=>IAddrReg.In                                Premise(F851)
	S803= PC.Out=>ICache.IEA                                    Premise(F852)
	S804= ICache.IEA=addr+4                                     Path(S758,S803)
	S805= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S804)
	S806= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S805,S774)
	S807= FU.ICacheHit=ICacheHit(addr+4)                        Path(S805,S786)
	S808= PC.Out=>ICache.IEA                                    Premise(F853)
	S809= IMem.MEM8WordOut=>ICache.WData                        Premise(F854)
	S810= ICache.Out=>ICacheReg.In                              Premise(F855)
	S811= PC.Out=>IMMU.IEA                                      Premise(F856)
	S812= IMMU.IEA=addr+4                                       Path(S758,S811)
	S813= CP0.ASID=>IMMU.PID                                    Premise(F857)
	S814= IMMU.PID=pid                                          Path(S759,S813)
	S815= IMMU.Addr={pid,addr+4}                                IMMU-Search(S814,S812)
	S816= IAddrReg.In={pid,addr+4}                              Path(S815,S802)
	S817= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S814,S812)
	S818= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S817,S775)
	S819= IAddrReg.Out=>IMem.RAddr                              Premise(F858)
	S820= IMem.RAddr={pid,addr}                                 Path(S753,S819)
	S821= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S820,S740)
	S822= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S820,S740)
	S823= ICache.WData=IMemGet8Word({pid,addr})                 Path(S822,S809)
	S824= ICacheReg.Out=>IRMux.CacheData                        Premise(F859)
	S825= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F860)
	S826= IMem.Out=>IRMux.MemData                               Premise(F861)
	S827= IRMux.MemData={13,rS,rT,UIMM}                         Path(S821,S826)
	S828= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S827)
	S829= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F862)
	S830= IR_MEM.Out=>IR_DMMU1.In                               Premise(F863)
	S831= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F864)
	S832= ICache.Out=>IR_ID.In                                  Premise(F865)
	S833= IRMux.Out=>IR_ID.In                                   Premise(F866)
	S834= IR_ID.In={13,rS,rT,UIMM}                              Path(S828,S833)
	S835= ICache.Out=>IR_IMMU.In                                Premise(F867)
	S836= IR_DMMU2.Out=>IR_WB.In                                Premise(F868)
	S837= IR_MEM.Out=>IR_WB.In                                  Premise(F869)
	S838= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F870)
	S839= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F871)
	S840= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F872)
	S841= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F873)
	S842= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F874)
	S843= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F875)
	S844= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F876)
	S845= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F877)
	S846= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F878)
	S847= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F879)
	S848= IR_EX.Out31_26=>CU_EX.Op                              Premise(F880)
	S849= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F881)
	S850= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F882)
	S851= CU_ID.IRFunc1=rT                                      Path(S751,S850)
	S852= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F883)
	S853= CU_ID.IRFunc2=rS                                      Path(S750,S852)
	S854= IR_ID.Out31_26=>CU_ID.Op                              Premise(F884)
	S855= CU_ID.Op=13                                           Path(S749,S854)
	S856= CU_ID.Func=alu_add                                    CU_ID(S855)
	S857= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F885)
	S858= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F886)
	S859= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F887)
	S860= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F888)
	S861= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F889)
	S862= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F890)
	S863= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F891)
	S864= IR_WB.Out31_26=>CU_WB.Op                              Premise(F892)
	S865= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F893)
	S866= CtrlA_EX=0                                            Premise(F894)
	S867= CtrlB_EX=0                                            Premise(F895)
	S868= CtrlALUOut_MEM=0                                      Premise(F896)
	S869= CtrlALUOut_DMMU1=0                                    Premise(F897)
	S870= CtrlALUOut_DMMU2=0                                    Premise(F898)
	S871= CtrlALUOut_WB=0                                       Premise(F899)
	S872= CtrlA_MEM=0                                           Premise(F900)
	S873= CtrlA_WB=0                                            Premise(F901)
	S874= CtrlB_MEM=0                                           Premise(F902)
	S875= CtrlB_WB=0                                            Premise(F903)
	S876= CtrlICache=0                                          Premise(F904)
	S877= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S721,S876)
	S878= CtrlIMMU=0                                            Premise(F905)
	S879= CtrlIR_DMMU1=0                                        Premise(F906)
	S880= CtrlIR_DMMU2=0                                        Premise(F907)
	S881= CtrlIR_EX=0                                           Premise(F908)
	S882= CtrlIR_ID=0                                           Premise(F909)
	S883= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S727,S882)
	S884= CtrlIR_IMMU=0                                         Premise(F910)
	S885= CtrlIR_MEM=0                                          Premise(F911)
	S886= CtrlIR_WB=0                                           Premise(F912)
	S887= CtrlGPR=1                                             Premise(F913)
	S888= CtrlIAddrReg=0                                        Premise(F914)
	S889= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S734,S888)
	S890= CtrlPC=0                                              Premise(F915)
	S891= CtrlPCInc=0                                           Premise(F916)
	S892= PC[CIA]=addr                                          PC-Hold(S737,S891)
	S893= PC[Out]=addr+4                                        PC-Hold(S738,S890,S891)
	S894= CtrlIMem=0                                            Premise(F917)
	S895= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S740,S894)
	S896= CtrlICacheReg=0                                       Premise(F918)
	S897= CtrlASIDIn=0                                          Premise(F919)
	S898= CtrlCP0=0                                             Premise(F920)
	S899= CP0[ASID]=pid                                         CP0-Hold(S744,S898)
	S900= CtrlEPCIn=0                                           Premise(F921)
	S901= CtrlExCodeIn=0                                        Premise(F922)
	S902= CtrlIRMux=0                                           Premise(F923)

POST	S877= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S721,S876)
	S883= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S727,S882)
	S889= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S734,S888)
	S892= PC[CIA]=addr                                          PC-Hold(S737,S891)
	S893= PC[Out]=addr+4                                        PC-Hold(S738,S890,S891)
	S895= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S740,S894)
	S899= CP0[ASID]=pid                                         CP0-Hold(S744,S898)

