
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102788                       # Number of seconds simulated
sim_ticks                                102787983822                       # Number of ticks simulated
final_tick                               632425701132                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127502                       # Simulator instruction rate (inst/s)
host_op_rate                                   161201                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5952000                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901140                       # Number of bytes of host memory used
host_seconds                                 17269.49                       # Real time elapsed on the host
sim_insts                                  2201898244                       # Number of instructions simulated
sim_ops                                    2783854638                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       781056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       417920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1201920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       905344                       # Number of bytes written to this memory
system.physmem.bytes_written::total            905344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3265                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9390                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7073                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7073                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7598709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4065845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11693196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28641                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8807878                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8807878                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8807878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7598709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4065845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               20501073                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               246493967                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21383458                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17420914                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1907174                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8466565                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8103721                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230740                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86500                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192933252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120288367                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21383458                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10334461                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25416829                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5673996                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7377937                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11798319                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229466640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.004936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204049811     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722723      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135152      0.93%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292127      1.00%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953414      0.85%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1089588      0.47%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          748489      0.33%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940887      0.85%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12534449      5.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229466640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086750                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.487997                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190674646                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9675618                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25267572                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116719                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3732081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3641424                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6541                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145201901                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51778                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3732081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190933327                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6486077                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2069180                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25132251                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1113712                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144989492                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          237                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429863                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556014                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3305                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202879824                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675708499                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675708499                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34429118                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32571                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16490                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3589310                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13942789                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7839977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296329                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1723499                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144471395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137146622                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        78669                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20009199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41359606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          409                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229466640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.597676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171615548     74.79%     74.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24379844     10.62%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12311273      5.37%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988123      3.48%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6579208      2.87%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2580592      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3177820      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780705      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53527      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229466640                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962660     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146215     11.44%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169431     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113715637     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007122      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13607088      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7800695      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137146622                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556389                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278306                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009321                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505116859                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164513867                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133342935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138424928                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       149203                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1791189                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          708                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       130411                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          548                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3732081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5758633                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       302006                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144503964                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          255                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13942789                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7839977                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16489                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        237400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12470                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          708                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1137499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062660                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200159                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134565792                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13478226                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580830                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21278599                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19207686                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7800373                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545919                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133346106                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133342935                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79195031                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213442349                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540958                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371037                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22046769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1928275                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225734559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.542524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396288                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175964350     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23319346     10.33%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10820603      4.79%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819940      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3658395      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546318      0.69%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532916      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098203      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974488      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225734559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974488                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367273203                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292758409                       # The number of ROB writes
system.switch_cpus0.timesIdled                2835955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17027327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.464940                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.464940                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405689                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405689                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608352218                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183742329                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137891510                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               246493967                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20396514                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16677181                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1987660                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8297496                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7993011                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2085408                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89259                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196304775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             114614663                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20396514                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10078419                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23867346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5532326                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3863056                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12029087                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1989196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227546916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.963247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203679570     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1144701      0.50%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1742748      0.77%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2382730      1.05%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2456137      1.08%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2048923      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1158738      0.51%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1711152      0.75%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11222217      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227546916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082747                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464980                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194063063                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6123628                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23802546                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        46168                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3511502                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3365304                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     140437934                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3511502                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194614446                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1306824                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3428708                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23306558                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1378869                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     140348598                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1010                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        311222                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       551479                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          809                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    195027246                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    653197547                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    653197547                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168349037                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26678189                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38445                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22011                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4015766                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13336673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7303274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129271                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1590181                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140151785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38438                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        132833906                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26543                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16105832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38365357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5570                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227546916                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.583765                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272683                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171386668     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22887089     10.06%     85.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11840567      5.20%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8927465      3.92%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6940875      3.05%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2786220      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1770104      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       895360      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       112568      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227546916                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23611      9.93%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         89593     37.69%     47.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       124528     52.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111291534     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2061375      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16434      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12218465      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7246098      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     132833906                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538893                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             237732                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001790                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    493479003                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156296408                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130829262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133071638                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       312387                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2227399                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          353                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       182603                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           62                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3511502                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1021152                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       126129                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140190223                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13336673                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7303274                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22004                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         92844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          353                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1153243                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1138832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2292075                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131016953                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11520017                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1816953                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18764269                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18518037                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7244252                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531522                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130829414                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130829262                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75317949                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        201794709                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530761                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373240                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98593596                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121175763                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19021861                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32868                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2019985                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224035414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174495425     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24430638     10.90%     88.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9284776      4.14%     92.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4470800      2.00%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3709804      1.66%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2209994      0.99%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1884172      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       829485      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2720320      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224035414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98593596                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121175763                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18229939                       # Number of memory references committed
system.switch_cpus1.commit.loads             11109271                       # Number of loads committed
system.switch_cpus1.commit.membars              16434                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17379383                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109223611                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2472527                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2720320                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           361512718                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283906986                       # The number of ROB writes
system.switch_cpus1.timesIdled                3059676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18947051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98593596                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121175763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98593596                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.500101                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.500101                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399984                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399984                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590465222                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181536491                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130681229                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32868                       # number of misc regfile writes
system.l20.replacements                          6112                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1081213                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38880                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.808976                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11965.806367                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.631239                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3110.762488                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             8.284711                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17673.515195                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.365167                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000294                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094933                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.539353                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89175                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89175                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37374                       # number of Writeback hits
system.l20.Writeback_hits::total                37374                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89175                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89175                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89175                       # number of overall hits
system.l20.overall_hits::total                  89175                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6102                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6112                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6102                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6112                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6102                       # number of overall misses
system.l20.overall_misses::total                 6112                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1934386                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1243849379                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1245783765                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1934386                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1243849379                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1245783765                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1934386                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1243849379                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1245783765                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95277                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95287                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37374                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37374                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95277                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95287                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95277                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95287                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064045                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.064143                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064045                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.064143                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064045                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.064143                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 203842.900524                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 203825.877781                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 203842.900524                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 203825.877781                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 203842.900524                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 203825.877781                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4396                       # number of writebacks
system.l20.writebacks::total                     4396                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6102                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6112                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6102                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6112                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6102                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6112                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    877943743                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    879278462                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    877943743                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    879278462                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    877943743                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    879278462                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064045                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.064143                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064045                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.064143                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064045                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.064143                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143878.030646                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 143861.004908                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 143878.030646                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 143861.004908                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 143878.030646                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 143861.004908                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3278                       # number of replacements
system.l21.tagsinuse                     32767.985836                       # Cycle average of tags in use
system.l21.total_refs                          748197                       # Total number of references to valid blocks.
system.l21.sampled_refs                         36046                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.756728                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        13062.185444                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.997003                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1637.626898                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            10.300858                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         18044.875633                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.398626                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000397                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.049976                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000314                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.550686                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        48447                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48447                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           27573                       # number of Writeback hits
system.l21.Writeback_hits::total                27573                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        48447                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48447                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        48447                       # number of overall hits
system.l21.overall_hits::total                  48447                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3263                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3276                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3265                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3278                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3265                       # number of overall misses
system.l21.overall_misses::total                 3278                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2476097                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    663575435                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      666051532                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       328511                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       328511                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2476097                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    663903946                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       666380043                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2476097                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    663903946                       # number of overall miss cycles
system.l21.overall_miss_latency::total      666380043                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51710                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51723                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        27573                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            27573                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51712                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51725                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51712                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51725                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.063102                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.063337                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.063138                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.063374                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.063138                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.063374                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       190469                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203363.602513                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203312.433455                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 164255.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 164255.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       190469                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203339.646554                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203288.603722                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       190469                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203339.646554                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203288.603722                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2677                       # number of writebacks
system.l21.writebacks::total                     2677                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3263                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3276                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3265                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3278                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3265                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3278                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1691896                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    467159177                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    468851073                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       208161                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       208161                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1691896                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    467367338                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    469059234                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1691896                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    467367338                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    469059234                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.063102                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.063337                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.063138                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.063374                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.063138                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.063374                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130145.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143168.610788                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143116.933150                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 104080.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 104080.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 130145.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143144.667075                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143093.115924                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 130145.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143144.667075                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143093.115924                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.631233                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011805959                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849736.670932                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.631233                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015435                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876012                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11798309                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11798309                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11798309                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11798309                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11798309                       # number of overall hits
system.cpu0.icache.overall_hits::total       11798309                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2122386                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2122386                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2122386                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2122386                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2122386                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2122386                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11798319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11798319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11798319                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11798319                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11798319                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11798319                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 212238.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 212238.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 212238.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2017386                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2017386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2017386                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 201738.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95277                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965422                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95533                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1998.947191                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.585161                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.414839                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916348                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083652                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10381264                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10381264                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16343                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16343                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058506                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       396284                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       396284                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       396354                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        396354                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       396354                       # number of overall misses
system.cpu0.dcache.overall_misses::total       396354                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34068827459                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34068827459                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7545569                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7545569                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34076373028                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34076373028                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34076373028                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34076373028                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10777548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10777548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18454860                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18454860                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18454860                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18454860                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036769                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036769                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021477                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021477                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021477                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021477                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 85970.736792                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85970.736792                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 107793.842857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 107793.842857                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 85974.590967                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85974.590967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 85974.590967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85974.590967                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37374                       # number of writebacks
system.cpu0.dcache.writebacks::total            37374                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301007                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301007                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301077                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301077                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95277                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95277                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95277                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95277                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95277                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95277                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7342454749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7342454749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7342454749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7342454749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7342454749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7342454749                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008840                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008840                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005163                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77064.294100                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77064.294100                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77064.294100                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77064.294100                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77064.294100                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77064.294100                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996995                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015341335                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2059515.892495                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996995                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12029068                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12029068                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12029068                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12029068                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12029068                       # number of overall hits
system.cpu1.icache.overall_hits::total       12029068                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3743985                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3743985                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3743985                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3743985                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3743985                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3743985                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12029087                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12029087                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12029087                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12029087                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12029087                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12029087                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197051.842105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197051.842105                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197051.842105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197051.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197051.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197051.842105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2584538                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2584538                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2584538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2584538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2584538                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2584538                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198810.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198810.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198810.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198810.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198810.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198810.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51711                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172130136                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51967                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3312.296958                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.214869                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.785131                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910996                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089004                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8454211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8454211                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7083816                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7083816                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17231                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17231                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16434                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16434                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15538027                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15538027                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15538027                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15538027                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145434                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2992                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2992                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148426                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148426                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148426                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148426                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12958810258                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12958810258                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    510100379                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    510100379                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13468910637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13468910637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13468910637                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13468910637                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8599645                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8599645                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7086808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7086808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15686453                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15686453                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15686453                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15686453                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016912                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016912                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000422                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000422                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009462                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009462                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009462                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009462                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 89104.406521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89104.406521                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 170488.094586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 170488.094586                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 90744.954637                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90744.954637                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 90744.954637                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90744.954637                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       682502                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 136500.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27573                       # number of writebacks
system.cpu1.dcache.writebacks::total            27573                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        93724                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        93724                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2990                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        96714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        96714                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96714                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51710                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51710                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51712                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51712                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3867439533                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3867439533                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       345111                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       345111                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3867784644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3867784644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3867784644                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3867784644                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003297                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003297                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74790.940495                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74790.940495                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 172555.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 172555.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74794.721612                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74794.721612                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74794.721612                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74794.721612                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
