// Seed: 977263690
module module_0 ();
  logic id_1;
  ;
  assign id_1 = id_1 || -1;
  assign module_1.id_4 = 0;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd63,
    parameter id_4  = 32'd26
) (
    output wand  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    output uwire _id_4
    , id_8,
    input  wire  id_5,
    output wor   id_6
);
  logic [7:0] id_9;
  logic [1 : id_4] id_10 = id_1, id_11;
  module_0 modCall_1 ();
  logic [1 : id_4] id_12;
  wire [1 : 1] _id_13;
  assign id_9[id_13] = id_5 ? -1 : -1;
endmodule
