Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Apr 17 15:20:43 2022
| Host         : surya-Legion running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    186.073        0.000                      0                 6174        0.084        0.000                      0                 6174        1.100        0.000                       0                  2952  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_P                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_P                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0      186.073        0.000                      0                 6174        0.084        0.000                      0                 6174       13.360        0.000                       0                  2948  
  clkfbout_clk_wiz_0                                                                                                                                                   23.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_P
  To Clock:  CLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      186.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             186.073ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.020ns  (logic 0.658ns (5.054%)  route 12.362ns (94.946%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 198.469 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         5.347    11.204    M/aes__key$EN
    SLICE_X43Y54         FDRE                                         r  M/aes__key_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.484   198.469    M/clk_out1
    SLICE_X43Y54         FDRE                                         r  M/aes__key_reg[78]/C
                         clock pessimism             -0.631   197.839    
                         clock uncertainty           -0.200   197.638    
    SLICE_X43Y54         FDRE (Setup_fdre_C_CE)      -0.361   197.277    M/aes__key_reg[78]
  -------------------------------------------------------------------
                         required time                        197.277    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                186.073    

Slack (MET) :             186.203ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 0.658ns (5.094%)  route 12.258ns (94.906%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 198.470 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         5.243    11.100    M/aes__key$EN
    SLICE_X40Y54         FDRE                                         r  M/aes__key_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.485   198.470    M/clk_out1
    SLICE_X40Y54         FDRE                                         r  M/aes__key_reg[14]/C
                         clock pessimism             -0.631   197.840    
                         clock uncertainty           -0.200   197.639    
    SLICE_X40Y54         FDRE (Setup_fdre_C_CE)      -0.336   197.303    M/aes__key_reg[14]
  -------------------------------------------------------------------
                         required time                        197.303    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                186.203    

Slack (MET) :             186.351ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 0.658ns (5.154%)  route 12.109ns (94.846%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 198.468 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         5.094    10.951    M/aes__key$EN
    SLICE_X44Y53         FDRE                                         r  M/aes__key_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.483   198.468    M/clk_out1
    SLICE_X44Y53         FDRE                                         r  M/aes__key_reg[20]/C
                         clock pessimism             -0.631   197.838    
                         clock uncertainty           -0.200   197.637    
    SLICE_X44Y53         FDRE (Setup_fdre_C_CE)      -0.336   197.301    M/aes__key_reg[20]
  -------------------------------------------------------------------
                         required time                        197.301    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                186.351    

Slack (MET) :             186.351ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 0.658ns (5.154%)  route 12.109ns (94.846%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 198.468 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         5.094    10.951    M/aes__key$EN
    SLICE_X44Y53         FDRE                                         r  M/aes__key_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.483   198.468    M/clk_out1
    SLICE_X44Y53         FDRE                                         r  M/aes__key_reg[70]/C
                         clock pessimism             -0.631   197.838    
                         clock uncertainty           -0.200   197.637    
    SLICE_X44Y53         FDRE (Setup_fdre_C_CE)      -0.336   197.301    M/aes__key_reg[70]
  -------------------------------------------------------------------
                         required time                        197.301    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                186.351    

Slack (MET) :             186.351ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.766ns  (logic 0.658ns (5.154%)  route 12.108ns (94.846%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 198.468 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         5.093    10.950    M/aes__key$EN
    SLICE_X46Y54         FDRE                                         r  M/aes__key_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.483   198.468    M/clk_out1
    SLICE_X46Y54         FDRE                                         r  M/aes__key_reg[94]/C
                         clock pessimism             -0.631   197.838    
                         clock uncertainty           -0.200   197.637    
    SLICE_X46Y54         FDRE (Setup_fdre_C_CE)      -0.336   197.301    M/aes__key_reg[94]
  -------------------------------------------------------------------
                         required time                        197.301    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                186.351    

Slack (MET) :             186.406ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[98]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.682ns  (logic 0.658ns (5.188%)  route 12.024ns (94.812%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 198.463 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         5.009    10.865    M/aes__key$EN
    SLICE_X49Y53         FDRE                                         r  M/aes__key_reg[98]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.478   198.463    M/clk_out1
    SLICE_X49Y53         FDRE                                         r  M/aes__key_reg[98]/C
                         clock pessimism             -0.631   197.833    
                         clock uncertainty           -0.200   197.632    
    SLICE_X49Y53         FDRE (Setup_fdre_C_CE)      -0.361   197.271    M/aes__key_reg[98]
  -------------------------------------------------------------------
                         required time                        197.271    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                186.406    

Slack (MET) :             186.465ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.653ns  (logic 0.658ns (5.200%)  route 11.995ns (94.800%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 198.469 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         4.980    10.837    M/aes__key$EN
    SLICE_X46Y52         FDRE                                         r  M/aes__key_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.484   198.469    M/clk_out1
    SLICE_X46Y52         FDRE                                         r  M/aes__key_reg[66]/C
                         clock pessimism             -0.631   197.839    
                         clock uncertainty           -0.200   197.638    
    SLICE_X46Y52         FDRE (Setup_fdre_C_CE)      -0.336   197.302    M/aes__key_reg[66]
  -------------------------------------------------------------------
                         required time                        197.302    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                186.465    

Slack (MET) :             186.602ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 0.658ns (5.270%)  route 11.829ns (94.730%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 198.464 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         4.814    10.670    M/aes__key$EN
    SLICE_X49Y52         FDRE                                         r  M/aes__key_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.479   198.464    M/clk_out1
    SLICE_X49Y52         FDRE                                         r  M/aes__key_reg[65]/C
                         clock pessimism             -0.631   197.834    
                         clock uncertainty           -0.200   197.633    
    SLICE_X49Y52         FDRE (Setup_fdre_C_CE)      -0.361   197.272    M/aes__key_reg[65]
  -------------------------------------------------------------------
                         required time                        197.272    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                186.602    

Slack (MET) :             186.602ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 0.658ns (5.270%)  route 11.829ns (94.730%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 198.464 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         4.814    10.670    M/aes__key$EN
    SLICE_X49Y52         FDRE                                         r  M/aes__key_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.479   198.464    M/clk_out1
    SLICE_X49Y52         FDRE                                         r  M/aes__key_reg[97]/C
                         clock pessimism             -0.631   197.834    
                         clock uncertainty           -0.200   197.633    
    SLICE_X49Y52         FDRE (Setup_fdre_C_CE)      -0.361   197.272    M/aes__key_reg[97]
  -------------------------------------------------------------------
                         required time                        197.272    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                186.602    

Slack (MET) :             186.610ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.479ns  (logic 0.658ns (5.273%)  route 11.821ns (94.727%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 198.464 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.816ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.841    -1.816    M/clk_out1
    SLICE_X23Y39         FDRE                                         r  M/aes__counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.269    -1.547 r  M/aes__counter_reg[0]/Q
                         net (fo=399, routed)         1.731     0.184    M/aes__counter_reg_n_0_[0]
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.053     0.237 r  M/aes__key[127]_i_12/O
                         net (fo=1, routed)           0.000     0.237    M/aes__key[127]_i_12_n_0
    SLICE_X28Y56         MUXF7 (Prop_muxf7_I0_O)      0.127     0.364 r  M/aes__key_reg[127]_i_6/O
                         net (fo=1, routed)           0.419     0.782    M/aes__key_reg[127]_i_6_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.153     0.935 r  M/aes__key[127]_i_3/O
                         net (fo=129, routed)         4.865     5.801    M/WILL_FIRE_RL_aes__encode
    SLICE_X23Y39         LUT3 (Prop_lut3_I2_O)        0.056     5.857 r  M/aes__key[127]_i_1/O
                         net (fo=128, routed)         4.806    10.662    M/aes__key$EN
    SLICE_X49Y51         FDRE                                         r  M/aes__key_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    AA3                                               0.000   200.000 r  CLK_P (IN)
                         net (fo=0)                   0.000   200.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921   200.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   202.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738   195.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540   196.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   196.985 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        1.479   198.464    M/clk_out1
    SLICE_X49Y51         FDRE                                         r  M/aes__key_reg[99]/C
                         clock pessimism             -0.631   197.834    
                         clock uncertainty           -0.200   197.633    
    SLICE_X49Y51         FDRE (Setup_fdre_C_CE)      -0.361   197.272    M/aes__key_reg[99]
  -------------------------------------------------------------------
                         required time                        197.272    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                186.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 M/input_text_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__col0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.604    -0.480    M/clk_out1
    SLICE_X41Y52         FDRE                                         r  M/input_text_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.100    -0.380 r  M/input_text_reg[104]/Q
                         net (fo=1, routed)           0.054    -0.325    M/input_text_reg_n_0_[104]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.028    -0.297 r  M/aes__col0[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    M/aes__col0[8]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  M/aes__col0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.823    -0.476    M/clk_out1
    SLICE_X40Y52         FDRE                                         r  M/aes__col0_reg[8]/C
                         clock pessimism              0.008    -0.469    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.087    -0.382    M/aes__col0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 M/input_text_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__col0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.604    -0.480    M/clk_out1
    SLICE_X41Y52         FDRE                                         r  M/input_text_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.100    -0.380 r  M/input_text_reg[98]/Q
                         net (fo=1, routed)           0.056    -0.323    M/input_text_reg_n_0_[98]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.028    -0.295 r  M/aes__col0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    M/aes__col0[2]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  M/aes__col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.823    -0.476    M/clk_out1
    SLICE_X40Y52         FDRE                                         r  M/aes__col0_reg[2]/C
                         clock pessimism              0.008    -0.469    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.087    -0.382    M/aes__col0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 M/aes__dr_colout2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__ciphertext_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.640%)  route 0.166ns (62.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.658    -0.426    M/clk_out1
    SLICE_X33Y49         FDRE                                         r  M/aes__dr_colout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.326 r  M/aes__dr_colout2_reg[8]/Q
                         net (fo=2, routed)           0.166    -0.160    M/aes__ciphertext$D_IN[40]
    SLICE_X34Y50         FDRE                                         r  M/aes__ciphertext_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.825    -0.474    M/clk_out1
    SLICE_X34Y50         FDRE                                         r  M/aes__ciphertext_reg[40]/C
                         clock pessimism              0.188    -0.287    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.038    -0.249    M/aes__ciphertext_reg[40]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 M/aes__kg_save_key3_10_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.883%)  route 0.066ns (34.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.648    -0.436    M/clk_out1
    SLICE_X39Y31         FDRE                                         r  M/aes__kg_save_key3_10_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.100    -0.336 r  M/aes__kg_save_key3_10_reg[26]/Q
                         net (fo=2, routed)           0.066    -0.269    M/aes__kg_save_key3_10[26]
    SLICE_X38Y31         LUT5 (Prop_lut5_I2_O)        0.028    -0.241 r  M/aes__key[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    M/aes__key$D_IN[26]
    SLICE_X38Y31         FDRE                                         r  M/aes__key_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.885    -0.414    M/clk_out1
    SLICE_X38Y31         FDRE                                         r  M/aes__key_reg[26]/C
                         clock pessimism             -0.010    -0.425    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.087    -0.338    M/aes__key_reg[26]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 M/aes__kg_save_key1_10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__key_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.546%)  route 0.067ns (34.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.602    -0.482    M/clk_out1
    SLICE_X47Y52         FDRE                                         r  M/aes__kg_save_key1_10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.100    -0.382 r  M/aes__kg_save_key1_10_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.314    M/aes__kg_save_key1_10[2]
    SLICE_X46Y52         LUT4 (Prop_lut4_I1_O)        0.028    -0.286 r  M/aes__key[66]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    M/aes__key$D_IN[66]
    SLICE_X46Y52         FDRE                                         r  M/aes__key_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.821    -0.478    M/clk_out1
    SLICE_X46Y52         FDRE                                         r  M/aes__key_reg[66]/C
                         clock pessimism              0.008    -0.471    
    SLICE_X46Y52         FDRE (Hold_fdre_C_D)         0.087    -0.384    M/aes__key_reg[66]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 M/aes__dr_col_3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__dr_col3mix_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.930%)  route 0.177ns (58.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.656    -0.428    M/clk_out1
    SLICE_X37Y46         FDRE                                         r  M/aes__dr_col_3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.100    -0.328 r  M/aes__dr_col_3_reg[13]/Q
                         net (fo=12, routed)          0.177    -0.150    M/p_0_in2_in[5]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.028    -0.122 r  M/aes__dr_col3mix[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    M/aes__dr_col3mix$D_IN[13]
    SLICE_X36Y50         FDRE                                         r  M/aes__dr_col3mix_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.824    -0.475    M/clk_out1
    SLICE_X36Y50         FDRE                                         r  M/aes__dr_col3mix_reg[13]/C
                         clock pessimism              0.188    -0.288    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.060    -0.228    M/aes__dr_col3mix_reg[13]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 M/aes__kg_sbox_threshold/lfsr_3_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__kg_sbox_threshold/lfsr_3_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.315%)  route 0.083ns (38.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.594    -0.490    M/aes__kg_sbox_threshold/clk_out1
    SLICE_X39Y70         FDRE                                         r  M/aes__kg_sbox_threshold/lfsr_3_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.390 r  M/aes__kg_sbox_threshold/lfsr_3_r_reg[16]/Q
                         net (fo=2, routed)           0.083    -0.306    M/aes__kg_sbox_threshold/lfsr_3_r[16]
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.032    -0.274 r  M/aes__kg_sbox_threshold/lfsr_3_r[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    M/aes__kg_sbox_threshold/lfsr_3_r$D_IN[15]
    SLICE_X38Y70         FDRE                                         r  M/aes__kg_sbox_threshold/lfsr_3_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.811    -0.488    M/aes__kg_sbox_threshold/clk_out1
    SLICE_X38Y70         FDRE                                         r  M/aes__kg_sbox_threshold/lfsr_3_r_reg[15]/C
                         clock pessimism              0.010    -0.479    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.096    -0.383    M/aes__kg_sbox_threshold/lfsr_3_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 M/aes__ciphertext_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/input_text_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.935%)  route 0.056ns (36.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.658    -0.426    M/clk_out1
    SLICE_X31Y43         FDRE                                         r  M/aes__ciphertext_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.100    -0.326 r  M/aes__ciphertext_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.269    M/aes__ciphertext_reg_n_0_[22]
    SLICE_X30Y43         FDRE                                         r  M/input_text_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.897    -0.402    M/clk_out1
    SLICE_X30Y43         FDRE                                         r  M/input_text_reg[22]/C
                         clock pessimism             -0.012    -0.415    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.033    -0.382    M/input_text_reg[22]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 M/aes__dr_col_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__dr_col2mix_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.156ns (35.819%)  route 0.280ns (64.181%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.606    -0.478    M/clk_out1
    SLICE_X33Y51         FDRE                                         r  M/aes__dr_col_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  M/aes__dr_col_2_reg[24]/Q
                         net (fo=11, routed)          0.171    -0.207    M/p_2_in13_in[0]
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.028    -0.179 r  M/aes__dr_col2mix[1]_i_2/O
                         net (fo=1, routed)           0.108    -0.070    M/aes__dr_col2mix[1]_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.028    -0.042 r  M/aes__dr_col2mix[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.042    M/aes__dr_col2mix$D_IN[1]
    SLICE_X34Y49         FDRE                                         r  M/aes__dr_col2mix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.897    -0.402    M/clk_out1
    SLICE_X34Y49         FDRE                                         r  M/aes__dr_col2mix_reg[1]/C
                         clock pessimism              0.188    -0.215    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.060    -0.155    M/aes__dr_col2mix_reg[1]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 M/input_text_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            M/aes__col3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.834%)  route 0.105ns (45.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.655    -0.429    M/clk_out1
    SLICE_X41Y43         FDRE                                         r  M/input_text_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.100    -0.329 r  M/input_text_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.223    M/input_text_reg_n_0_[12]
    SLICE_X42Y43         LUT6 (Prop_lut6_I3_O)        0.028    -0.195 r  M/aes__col3[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    M/aes__col3[12]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  M/aes__col3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2946, routed)        0.893    -0.406    M/clk_out1
    SLICE_X42Y43         FDRE                                         r  M/aes__col3_reg[12]/C
                         clock pessimism              0.008    -0.399    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.087    -0.312    M/aes__col3_reg[12]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { cl/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         200.000     198.400    BUFGCTRL_X0Y0    cl/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X48Y43     M/aes__kg_prev_key3_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X32Y31     M/aes__kg_rci_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X32Y34     M/aes__kg_rcon_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X44Y33     M/aes__kg_save_key1_2_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X51Y37     M/aes__kg_save_key1_2_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X30Y32     M/aes__kg_save_key1_2_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X27Y30     M/aes__kg_save_key1_2_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X21Y32     M/aes__kg_save_key1_2_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X21Y32     M/aes__kg_save_key1_2_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X27Y36     M/aes__kg_save_key3_8_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X27Y36     M/aes__kg_save_key3_8_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X27Y36     M/aes__kg_save_key3_8_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X50Y36     M/aes__kg_save_key2_1_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X33Y37     M/aes__kg_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X50Y36     M/aes__kg_save_key2_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X46Y48     M/aes__ciphertext_reg[70]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X18Y34     M/aes__kg_save_key3_1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X51Y36     M/aes__kg_save_key2_4_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X25Y47     M/aes__ciphertext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X25Y47     M/aes__ciphertext_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y48     M/aes__ciphertext_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X38Y52     M/aes__ciphertext_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X26Y40     M/aes__ciphertext_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X42Y52     M/aes__ciphertext_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X37Y51     M/aes__ciphertext_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X46Y48     M/aes__ciphertext_reg[108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X35Y53     M/aes__ciphertext_reg[109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X34Y39     M/aes__ciphertext_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { cl/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         25.000      23.400     BUFGCTRL_X0Y1    cl/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBOUT



