
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087784                       # Number of seconds simulated
sim_ticks                                 87783654000                       # Number of ticks simulated
final_tick                                87783654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 253026                       # Simulator instruction rate (inst/s)
host_op_rate                                   277889                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28739609                       # Simulator tick rate (ticks/s)
host_mem_usage                                 725644                       # Number of bytes of host memory used
host_seconds                                  3054.45                       # Real time elapsed on the host
sim_insts                                   772855665                       # Number of instructions simulated
sim_ops                                     848798307                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           209536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           160832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            83264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            76672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst            82112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            70528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst            66624                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            69504                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst           105472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data            65920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst            81920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data            69376                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst            84096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data            85632                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst           131008                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            57984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1500480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       209536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        83264                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst        82112                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst        66624                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst       105472                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst        81920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst        84096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst       131008                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          844032                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       344704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            344704                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              3274                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              2513                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              1301                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1198                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst              1283                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1102                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst              1041                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              1086                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst              1648                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              1030                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst              1280                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              1084                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst              1314                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              1338                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst              2047                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data               906                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23445                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5386                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5386                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2386959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1832141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              948514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              873420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              935391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              803430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              758957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data              791765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst             1201499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data              750937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst              933203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data              790307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst              957992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data              975489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst             1492396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data              660533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17092932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2386959                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         948514                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         935391                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         758957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst        1201499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst         933203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst         957992                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst        1492396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            9614911                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3926745                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3926745                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3926745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2386959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1832141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             948514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             873420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             935391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             803430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             758957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data             791765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst            1201499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data             750937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst             933203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data             790307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst             957992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data             975489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst            1492396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data             660533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21019676                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               18428552                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11277434                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           436158                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            10030155                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8678573                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.524814                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2301930                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40689                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         568735                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            564279                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4456                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9535                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              254172                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        87783655                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          19086317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     103425494                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18428552                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11544782                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     68161455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 880179                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          323                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 14354139                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                86140                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          87688195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.333663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881373                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                24310960     27.72%     27.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9807957     11.19%     38.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                53569278     61.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            87688195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.209931                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.178186                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                16676409                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             11526985                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47242496                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             11835274                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                407031                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4928749                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                33333                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             114547697                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                57753                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                407031                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                19249225                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1343291                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        570867                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 56472330                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9645451                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             113937066                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               7346284                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 52457                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  3546                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          143003494                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            526380223                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       145556918                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            123848326                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                19155168                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             20918                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          9601                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10340394                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14680319                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9316679                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4383214                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1669473                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 112737877                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              18511                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102261856                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1447380                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       12314295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     49734999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           894                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     87688195                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.166199                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.551642                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            7266399      8.29%      8.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           58581736     66.81%     75.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           21840060     24.91%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       87688195                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               61008330     94.10%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2439988      3.76%     97.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1388440      2.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78717165     76.98%     76.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523688      0.51%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14200228     13.89%     91.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8809451      8.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102261856                       # Type of FU issued
system.cpu0.iq.rate                          1.164930                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   64836758                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.634027                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         358496013                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        125072439                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    101887174                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             167098598                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1901144                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1107411                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          362                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1786                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       657930                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       151585                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1130                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                407031                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1315636                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                21907                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          112756432                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            82044                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14680319                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9316679                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              9425                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   307                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1376                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1786                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        216107                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       210305                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              426412                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            102124521                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14152958                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           137335                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           44                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22938456                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15917428                       # Number of branches executed
system.cpu0.iew.exec_stores                   8785498                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.163366                       # Inst execution rate
system.cpu0.iew.wb_sent                     101911466                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    101887190                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 73450625                       # num instructions producing a value
system.cpu0.iew.wb_consumers                169604332                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.160662                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.433070                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       12314347                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          17617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           403100                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     85975883                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.168259                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.032604                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     11518466     13.40%     13.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     61102181     71.07%     84.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8027739      9.34%     93.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2479248      2.88%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1053423      1.23%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       266493      0.31%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       525570      0.61%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       874991      1.02%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       127772      0.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     85975883                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88872605                       # Number of instructions committed
system.cpu0.commit.committedOps             100442093                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22231657                       # Number of memory references committed
system.cpu0.commit.loads                     13572908                       # Number of loads committed
system.cpu0.commit.membars                       8937                       # Number of memory barriers committed
system.cpu0.commit.branches                  15770792                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90822430                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565179                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77693980     77.35%     77.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13572908     13.51%     91.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8658733      8.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100442093                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               127772                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   198574216                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227225649                       # The number of ROB writes
system.cpu0.timesIdled                           6702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          95460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88872605                       # Number of Instructions Simulated
system.cpu0.committedOps                    100442093                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.987747                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.987747                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.012405                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.012405                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               119989930                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70868043                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                351374948                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53059005                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22774024                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 15557                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            15536                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          225.234300                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20123649                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15782                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1275.101318                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      16466231500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   225.234300                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.879821                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.879821                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40340191                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40340191                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11623625                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11623625                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8485364                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8485364                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         6090                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6090                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4028                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4028                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20108989                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20108989                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20108989                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20108989                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        19070                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19070                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        18042                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        18042                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          526                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          526                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1961                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1961                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        37112                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37112                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        37112                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37112                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    373095000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    373095000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    377861808                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    377861808                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      5002000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5002000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     18817000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18817000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       525000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       525000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    750956808                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    750956808                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    750956808                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    750956808                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11642695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11642695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8503406                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8503406                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20146101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20146101                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20146101                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20146101                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.002122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002122                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.079504                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.079504                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.327434                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.327434                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001842                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001842                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001842                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001842                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 19564.499213                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19564.499213                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 20943.454606                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20943.454606                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data  9509.505703                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9509.505703                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  9595.614482                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9595.614482                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 20234.878422                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20234.878422                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 20234.878422                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20234.878422                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4503                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              830                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.425301                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8875                       # number of writebacks
system.cpu0.dcache.writebacks::total             8875                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         6065                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6065                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         6631                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6631                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          122                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        12696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        12696                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12696                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        13005                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        13005                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        11411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11411                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          404                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          404                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1961                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1961                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        24416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        24416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        24416                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        24416                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    208778000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    208778000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    186002883                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    186002883                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      2670000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2670000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     14977500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     14977500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       429500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       429500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    394780883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    394780883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    394780883                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    394780883                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.001117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001342                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001342                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.061064                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.061064                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.327434                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.327434                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.001212                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001212                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.001212                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001212                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16053.671665                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16053.671665                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 16300.313995                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16300.313995                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  6608.910891                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6608.910891                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  7637.684855                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7637.684855                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 16168.941800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16168.941800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16168.941800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16168.941800                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           341327                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.957413                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14009569                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           341583                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            41.013660                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle        230339500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.957413                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999834                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999834                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29049865                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29049865                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     14009569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14009569                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     14009569                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14009569                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     14009569                       # number of overall hits
system.cpu0.icache.overall_hits::total       14009569                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       344570                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       344570                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       344570                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        344570                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       344570                       # number of overall misses
system.cpu0.icache.overall_misses::total       344570                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   5498809000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5498809000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   5498809000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5498809000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   5498809000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5498809000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14354139                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14354139                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14354139                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14354139                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14354139                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14354139                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.024005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.024005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.024005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.024005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.024005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.024005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15958.467075                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15958.467075                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15958.467075                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15958.467075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15958.467075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15958.467075                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    11.142857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       341327                       # number of writebacks
system.cpu0.icache.writebacks::total           341327                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         2983                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2983                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         2983                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2983                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         2983                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2983                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       341587                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       341587                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       341587                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       341587                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       341587                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       341587                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4769918500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4769918500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4769918500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4769918500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4769918500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4769918500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.023797                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.023797                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.023797                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.023797                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.023797                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.023797                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13963.993068                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13963.993068                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13963.993068                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13963.993068                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13963.993068                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13963.993068                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14645474                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8396575                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           356173                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8016872                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6931326                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.459232                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2033094                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             38361                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         453134                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            449585                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            3549                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3009                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        69867024                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          13261608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      84354095                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14645474                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9414005                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     56199156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 719057                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles         4191                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11771776                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                70444                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          69824486                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.366392                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.862865                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                17888575     25.62%     25.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8464190     12.12%     37.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43471721     62.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69824486                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.209619                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.207352                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                11048162                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10506688                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36753496                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             11184213                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                331926                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4355384                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                27811                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              93388532                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                47449                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                331926                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                13418001                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1130659                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        348279                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 45551326                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              9044294                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              92889603                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6906768                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 51307                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  1157                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          118814322                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            432491603                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       120955262                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102316953                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                16497366                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13299                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          7886                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9723387                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11404825                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6950506                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4201796                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1607035                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  91899188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              16083                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83011427                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1218184                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       10390133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     42553684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           530                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     69824486                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.188858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.520667                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4116260      5.90%      5.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48405025     69.32%     75.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17303201     24.78%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69824486                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               51563283     95.12%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1953896      3.60%     98.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               692623      1.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64956151     78.25%     78.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483512      0.58%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11045910     13.31%     92.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6520448      7.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83011427                       # Type of FU issued
system.cpu1.iq.rate                          1.188135                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   54209802                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.653040                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         291275326                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        102306778                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82740473                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             137221229                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1728404                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       826515                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          367                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1381                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       563333                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       111857                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          987                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                331926                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1109554                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                15213                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           91915327                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            66499                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11404825                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6950506                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              7814                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   172                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  684                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1381                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        173504                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       175749                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              349253                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             82912169                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11012249                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            99258                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           56                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17518141                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12623074                       # Number of branches executed
system.cpu1.iew.exec_stores                   6505892                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.186714                       # Inst execution rate
system.cpu1.iew.wb_sent                      82755340                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82740473                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 62109676                       # num instructions producing a value
system.cpu1.iew.wb_consumers                149015537                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.184256                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.416800                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       10390131                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          15553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           328571                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     68388021                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.192097                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.038704                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7500890     10.97%     10.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50612204     74.01%     84.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6170230      9.02%     94.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1790701      2.62%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       783429      1.15%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       136112      0.20%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       460562      0.67%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       848421      1.24%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        85472      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     68388021                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72142654                       # Number of instructions committed
system.cpu1.commit.committedOps              81525138                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16965483                       # Number of memory references committed
system.cpu1.commit.loads                     10578310                       # Number of loads committed
system.cpu1.commit.membars                       8071                       # Number of memory barriers committed
system.cpu1.commit.branches                  12500802                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74543179                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318497                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64088515     78.61%     78.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10578310     12.98%     92.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6387173      7.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81525138                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                85472                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   160190876                       # The number of ROB reads
system.cpu1.rob.rob_writes                  185267118                       # The number of ROB writes
system.cpu1.timesIdled                           3792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          42538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    17916630                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72142654                       # Number of Instructions Simulated
system.cpu1.committedOps                     81525138                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.968457                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.968457                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.032571                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.032571                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98497688                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59418613                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                284760582                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                42950323                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17204801                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 13323                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             5399                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          164.754736                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15191415                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5637                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2694.946780                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      87470682000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   164.754736                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.643573                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.643573                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30439468                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30439468                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8812952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8812952                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6370385                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6370385                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5210                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5210                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3306                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15183337                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15183337                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15183337                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15183337                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        10184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10184                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         9320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9320                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          399                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          399                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1841                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1841                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        19504                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19504                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        19504                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19504                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    160616000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    160616000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    157545840                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    157545840                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      3850000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3850000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     15856000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15856000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       573000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       573000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    318161840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    318161840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    318161840                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    318161840                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8823136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8823136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6379705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6379705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5147                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5147                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15202841                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15202841                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15202841                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15202841                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.001154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001154                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.001461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001461                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.071136                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.071136                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.357684                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.357684                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.001283                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001283                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.001283                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001283                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15771.406127                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15771.406127                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 16904.060086                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 16904.060086                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  9649.122807                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9649.122807                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8612.710483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8612.710483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16312.645611                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16312.645611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16312.645611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16312.645611                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4011                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              802                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.001247                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         3025                       # number of writebacks
system.cpu1.dcache.writebacks::total             3025                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1973                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         3435                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3435                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5408                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5408                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5408                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5408                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         8211                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8211                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         5885                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5885                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          275                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          275                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1841                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1841                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        14096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        14096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        14096                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        14096                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    104370000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    104370000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     85025895                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     85025895                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1904000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1904000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     12256000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12256000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       474500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       474500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    189395895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    189395895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    189395895                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    189395895                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000922                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000922                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.049028                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.049028                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.357684                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.357684                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000927                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000927                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000927                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000927                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12710.997442                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12710.997442                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14447.900595                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14447.900595                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  6923.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6923.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6657.251494                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6657.251494                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13436.144651                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13436.144651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13436.144651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13436.144651                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            93386                       # number of replacements
system.cpu1.icache.tags.tagsinuse          201.404234                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11676428                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            93641                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           124.693542                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      32098744000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   201.404234                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.786735                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.786735                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23637207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23637207                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11676428                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11676428                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11676428                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11676428                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11676428                       # number of overall hits
system.cpu1.icache.overall_hits::total       11676428                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        95348                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        95348                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        95348                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         95348                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        95348                       # number of overall misses
system.cpu1.icache.overall_misses::total        95348                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1652898000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1652898000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1652898000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1652898000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1652898000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1652898000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11771776                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11771776                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11771776                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11771776                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11771776                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11771776                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008100                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008100                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008100                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008100                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008100                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008100                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17335.423921                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17335.423921                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17335.423921                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17335.423921                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17335.423921                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17335.423921                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        93386                       # number of writebacks
system.cpu1.icache.writebacks::total            93386                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1693                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1693                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1693                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1693                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1693                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1693                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        93655                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        93655                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        93655                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        93655                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        93655                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        93655                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1443992000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1443992000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1443992000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1443992000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1443992000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1443992000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.007956                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007956                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.007956                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007956                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.007956                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007956                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15418.205115                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15418.205115                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15418.205115                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15418.205115                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15418.205115                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15418.205115                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14647732                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8381452                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           357500                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8029848                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6936155                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.379655                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2037988                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             38697                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         454802                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            450895                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            3907                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2876                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        69866698                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          13266758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      84432867                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14647732                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9425038                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     56195992                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 720841                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles         3120                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11800299                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                71809                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          69826293                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.367791                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.862171                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                17834285     25.54%     25.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8476250     12.14%     37.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                43515758     62.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            69826293                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.209653                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.208485                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                11056951                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             10419186                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36931231                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             11086019                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                332905                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4368840                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                27774                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              93502635                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                47222                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                332905                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                13409532                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1138540                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        327274                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 45648294                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8969747                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              93001295                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6849024                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 52440                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                  1623                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          118894673                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            433021805                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       121126240                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102295953                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                16598715                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             12460                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          7055                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9637602                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11415124                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6961246                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4205318                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1608169                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  92006486                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              14998                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 83047055                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1232833                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       10471130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     42888706                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           245                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     69826293                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.189338                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.520425                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4097180      5.87%      5.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48411171     69.33%     75.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17317942     24.80%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       69826293                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               51565773     95.15%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1946123      3.59%     98.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               681612      1.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64976473     78.24%     78.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483827      0.58%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11052424     13.31%     92.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6528925      7.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              83047055                       # Type of FU issued
system.cpu2.iq.rate                          1.188650                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   54193508                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.652564                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         291346744                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        102493910                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82778884                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             137240563                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1731182                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       826348                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          293                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1303                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       571094                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       111528                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                332905                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1117387                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                15373                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           92021534                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            65647                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11415124                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6961246                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              7019                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    96                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 1294                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1303                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        174948                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       175906                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              350854                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82948939                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             11019474                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            98116                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           50                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17533575                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12617743                       # Number of branches executed
system.cpu2.iew.exec_stores                   6514101                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.187246                       # Inst execution rate
system.cpu2.iew.wb_sent                      82793005                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82778884                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 62116698                       # num instructions producing a value
system.cpu2.iew.wb_consumers                149009813                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.184812                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.416863                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       10471114                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          14753                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           329985                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     68379227                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.192619                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.038350                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7471769     10.93%     10.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50623443     74.03%     84.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6179294      9.04%     94.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1790065      2.62%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       790039      1.16%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       130163      0.19%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       459553      0.67%     98.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       849369      1.24%     99.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        85532      0.13%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68379227                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72159719                       # Number of instructions committed
system.cpu2.commit.committedOps              81550354                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16978928                       # Number of memory references committed
system.cpu2.commit.loads                     10588776                       # Number of loads committed
system.cpu2.commit.membars                       7847                       # Number of memory barriers committed
system.cpu2.commit.branches                  12495094                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74585163                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323407                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64100329     78.60%     78.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10588776     12.98%     92.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6390152      7.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81550354                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                85532                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   160293122                       # The number of ROB reads
system.cpu2.rob.rob_writes                  185490118                       # The number of ROB writes
system.cpu2.timesIdled                           3573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          40405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    17916956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72159719                       # Number of Instructions Simulated
system.cpu2.committedOps                     81550354                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.968223                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.968223                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.032820                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.032820                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98539788                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59477605                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                284908088                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42879118                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17211467                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 11133                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             4082                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          180.650695                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15213430                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             4328                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          3515.117837                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      78089531000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   180.650695                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.705667                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.705667                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         30448711                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        30448711                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8823348                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8823348                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6380033                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6380033                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4983                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4983                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4347                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4347                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15203381                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15203381                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15203381                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15203381                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         4958                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4958                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2896                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2896                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          265                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          265                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          715                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          715                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         7854                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7854                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         7854                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7854                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    105308000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    105308000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    111253888                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    111253888                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      2595000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2595000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      7444000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7444000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       270000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       270000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    216561888                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    216561888                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    216561888                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    216561888                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8828306                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8828306                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6382929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6382929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5062                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5062                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15211235                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15211235                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15211235                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15211235                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000562                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000562                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000454                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000454                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.050495                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.050495                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.141249                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.141249                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000516                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000516                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000516                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000516                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 21240.016136                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21240.016136                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 38416.397790                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38416.397790                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  9792.452830                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9792.452830                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 10411.188811                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10411.188811                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27573.451490                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27573.451490                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27573.451490                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27573.451490                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3337                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              220                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    15.168182                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         2025                       # number of writebacks
system.cpu2.dcache.writebacks::total             2025                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1061                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1061                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1267                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1267                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data           77                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           77                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         2328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         2328                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2328                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         3897                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3897                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1629                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1629                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          188                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          188                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          715                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          715                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         5526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         5526                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5526                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     69294500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     69294500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     55020929                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     55020929                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      1089500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1089500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      6059000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6059000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       219500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       219500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    124315429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    124315429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    124315429                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    124315429                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000255                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.035823                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.035823                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.141249                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.141249                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000363                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000363                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 17781.498589                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17781.498589                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 33775.892572                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 33775.892572                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5795.212766                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5795.212766                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  8474.125874                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8474.125874                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22496.458379                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22496.458379                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22496.458379                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22496.458379                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            92254                       # number of replacements
system.cpu2.icache.tags.tagsinuse          201.204686                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11706140                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            92510                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           126.539185                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      32315761500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   201.204686                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.785956                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.785956                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23693109                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23693109                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11706140                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11706140                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11706140                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11706140                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11706140                       # number of overall hits
system.cpu2.icache.overall_hits::total       11706140                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        94159                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        94159                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        94159                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         94159                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        94159                       # number of overall misses
system.cpu2.icache.overall_misses::total        94159                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1619349000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1619349000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1619349000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1619349000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1619349000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1619349000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11800299                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11800299                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11800299                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11800299                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11800299                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11800299                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.007979                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007979                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.007979                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007979                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.007979                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007979                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 17198.026742                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17198.026742                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 17198.026742                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17198.026742                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 17198.026742                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17198.026742                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        92254                       # number of writebacks
system.cpu2.icache.writebacks::total            92254                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         1648                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1648                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         1648                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1648                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         1648                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1648                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        92511                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        92511                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        92511                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        92511                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        92511                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        92511                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1413159000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1413159000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1413159000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1413159000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1413159000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1413159000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.007840                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007840                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.007840                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007840                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.007840                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007840                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 15275.578039                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15275.578039                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 15275.578039                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15275.578039                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 15275.578039                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15275.578039                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14642670                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8358566                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           361648                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             8064562                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6930462                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            85.937240                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2049458                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39197                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         455603                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            452681                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            2922                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2919                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON    87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        69866401                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          13315809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      84503137                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14642670                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9432601                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     56147138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 728943                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles         4825                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 11837856                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                71162                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          69832254                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.369394                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.861429                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                17776445     25.46%     25.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8483714     12.15%     37.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                43572095     62.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69832254                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.209581                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.209496                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                11074852                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10337061                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 37110286                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10973061                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                336993                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4378975                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                27725                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              93594865                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                47066                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                336993                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                13406217                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1157139                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        323906                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 45735343                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8872655                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              93092655                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6774470                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 53066                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   849                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          118923864                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            433546233                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       121305519                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102135046                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                16788814                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             12458                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7050                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9537015                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11429527                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6989946                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4207643                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1616514                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  92088960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              14896                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 82999102                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1238981                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       10617424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     43559729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           331                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     69832254                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.188550                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.521255                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4144841      5.94%      5.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48375724     69.27%     75.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17311689     24.79%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69832254                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               51487503     95.10%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1956376      3.61%     98.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               694538      1.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64927697     78.23%     78.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              482995      0.58%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11045435     13.31%     92.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6537569      7.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              82999102                       # Type of FU issued
system.cpu3.iq.rate                          1.187969                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   54138417                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.652277                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         291207856                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        102722633                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82736170                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             137137519                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1734227                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       845168                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          380                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1357                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       593662                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       105790                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          559                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                336993                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1133284                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                17813                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           92103925                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            67512                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11429527                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6989946                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7010                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   131                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 3050                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1357                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        175959                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       179136                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              355095                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82900876                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             11013161                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            98226                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           69                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17536007                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12598845                       # Number of branches executed
system.cpu3.iew.exec_stores                   6522846                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.186563                       # Inst execution rate
system.cpu3.iew.wb_sent                      82749465                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82736170                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 62072609                       # num instructions producing a value
system.cpu3.iew.wb_consumers                148873618                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.184205                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.416948                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       10617429                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          14565                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           334170                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     68365742                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.191919                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.039047                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7517759     11.00%     11.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50574302     73.98%     84.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6164705      9.02%     93.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1795216      2.63%     96.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       787821      1.15%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       130977      0.19%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       459405      0.67%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       849983      1.24%     99.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        85574      0.13%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     68365742                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72089598                       # Number of instructions committed
system.cpu3.commit.committedOps              81486432                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16980643                       # Number of memory references committed
system.cpu3.commit.loads                     10584359                       # Number of loads committed
system.cpu3.commit.membars                       7698                       # Number of memory barriers committed
system.cpu3.commit.branches                  12473775                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74550332                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2326883                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64034758     78.58%     78.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10584359     12.99%     92.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6396284      7.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81486432                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                85574                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   160363847                       # The number of ROB reads
system.cpu3.rob.rob_writes                  185674357                       # The number of ROB writes
system.cpu3.timesIdled                           3489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          34147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    17917253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72089598                       # Number of Instructions Simulated
system.cpu3.committedOps                     81486432                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.969161                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.969161                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.031821                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.031821                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98492121                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59491571                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284769868                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42728417                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17218047                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 11595                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             4201                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          176.024086                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15215542                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4447                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          3421.529570                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   176.024086                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.687594                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.687594                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         30454003                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        30454003                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8819449                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8819449                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6385949                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6385949                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5015                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5015                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4250                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4250                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15205398                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15205398                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15205398                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15205398                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         5264                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5264                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2871                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2871                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          370                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          370                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          821                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          821                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         8135                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8135                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         8135                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8135                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    114822000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    114822000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     89627404                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     89627404                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      3178000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3178000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      7869000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      7869000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       297000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       297000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    204449404                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    204449404                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    204449404                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    204449404                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8824713                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8824713                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6388820                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6388820                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5071                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5071                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15213533                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15213533                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15213533                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15213533                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000597                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000597                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000449                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.068709                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.068709                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.161901                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.161901                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.000535                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000535                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.000535                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000535                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 21812.689970                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21812.689970                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 31218.183211                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31218.183211                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  8589.189189                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8589.189189                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  9584.652862                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9584.652862                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 25132.071789                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25132.071789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 25132.071789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25132.071789                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2276                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              183                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    12.437158                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         2144                       # number of writebacks
system.cpu3.dcache.writebacks::total             2144                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1188                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1188                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         1092                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1092                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data           81                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           81                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         2280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         2280                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2280                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         4076                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4076                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1779                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1779                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          289                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          289                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          821                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          821                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         5855                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5855                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         5855                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5855                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     73998500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     73998500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     50456438                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     50456438                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      1739500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1739500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      6273000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6273000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       246000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       246000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    124454938                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    124454938                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    124454938                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    124454938                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000278                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.053668                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.053668                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.161901                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.161901                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000385                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000385                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000385                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000385                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 18154.685967                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18154.685967                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 28362.247330                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28362.247330                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  6019.031142                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6019.031142                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  7640.682095                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7640.682095                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 21256.180700                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21256.180700                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 21256.180700                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21256.180700                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            92201                       # number of replacements
system.cpu3.icache.tags.tagsinuse          201.240275                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11743898                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            92457                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           127.020107                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      32071805500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   201.240275                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.786095                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.786095                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23768169                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23768169                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11743898                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11743898                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11743898                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11743898                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11743898                       # number of overall hits
system.cpu3.icache.overall_hits::total       11743898                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        93958                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        93958                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        93958                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         93958                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        93958                       # number of overall misses
system.cpu3.icache.overall_misses::total        93958                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1623659000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1623659000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1623659000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1623659000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1623659000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1623659000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11837856                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11837856                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11837856                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11837856                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11837856                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11837856                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.007937                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007937                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.007937                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007937                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.007937                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007937                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17280.689244                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17280.689244                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17280.689244                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17280.689244                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17280.689244                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17280.689244                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        92201                       # number of writebacks
system.cpu3.icache.writebacks::total            92201                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1501                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1501                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1501                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1501                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1501                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1501                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        92457                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        92457                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        92457                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        92457                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        92457                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        92457                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1419232000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1419232000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1419232000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1419232000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1419232000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1419232000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.007810                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007810                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.007810                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007810                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.007810                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007810                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15350.184410                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15350.184410                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15350.184410                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15350.184410                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15350.184410                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15350.184410                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               26827962                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         20224284                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           423577                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            14420836                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               13210402                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.606353                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2146680                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39321                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         548323                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            544650                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            3673                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         2905                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON    87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        69866102                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          14030583                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     131428235                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   26827962                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15901732                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     55297036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 955011                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles         4866                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 12531694                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               110694                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          69809995                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.038358                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.228471                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                16010857     22.93%     22.93% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3356440      4.81%     27.74% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                12386804     17.74%     45.49% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                38055894     54.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            69809995                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.383991                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.881145                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                13983932                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4814058                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 48358835                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2203070                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                450099                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4436141                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                27648                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             137798899                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                65284                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                450099                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                15304743                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1039133                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1723851                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 49227698                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2064470                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             136773717                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                972992                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                165959                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  1355                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          200351480                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            634046726                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       168664154                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            181743775                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                18607704                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             64123                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         58742                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4037796                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            17345469                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6919139                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           800374                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1118350                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 134983482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             117875                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                128286408                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           907861                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       10006741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     32585319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           404                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     69809995                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.837651                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.869136                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            6696167      9.59%      9.59% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           12865441     18.43%     28.02% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           35324194     50.60%     78.62% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14924193     21.38%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       69809995                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               29447542     80.87%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    29      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4791851     13.16%     94.03% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2174584      5.97%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            103914716     81.00%     81.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              479405      0.37%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.38% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            17109251     13.34%     94.72% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6777630      5.28%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             128286408                       # Type of FU issued
system.cpu4.iq.rate                          1.836175                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   36414006                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.283849                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         363704678                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        145109200                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    127861742                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             164700414                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1746917                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1026928                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1104                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       271630                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        33071                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked          628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                450099                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1013120                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                19960                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          135101496                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           114345                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             17345469                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6919139                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             58615                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                   276                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                  992                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1104                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        182961                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       236374                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              419335                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            128035628                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             17059670                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           250780                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          139                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23812508                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                23725816                       # Number of branches executed
system.cpu4.iew.exec_stores                   6752838                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.832586                       # Inst execution rate
system.cpu4.iew.wb_sent                     127932187                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    127861742                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 88673555                       # num instructions producing a value
system.cpu4.iew.wb_consumers                188291572                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.830097                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.470937                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts       10006880                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         117471                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           396171                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     68352618                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.830136                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.909985                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      9905072     14.49%     14.49% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     35600435     52.08%     66.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8286048     12.12%     78.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3156556      4.62%     83.32% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5247717      7.68%     90.99% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       428781      0.63%     91.62% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1230289      1.80%     93.42% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      3045850      4.46%     97.88% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1451870      2.12%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     68352618                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           115341979                       # Number of instructions committed
system.cpu4.commit.committedOps             125094616                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22966050                       # Number of memory references committed
system.cpu4.commit.loads                     16318541                       # Number of loads committed
system.cpu4.commit.membars                      59081                       # Number of memory barriers committed
system.cpu4.commit.branches                  23340819                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                107492825                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2427699                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu       101657556     81.26%     81.26% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.37%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       16318541     13.04%     94.69% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6647509      5.31%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        125094616                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1451870                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   201314044                       # The number of ROB reads
system.cpu4.rob.rob_writes                  271662643                       # The number of ROB writes
system.cpu4.timesIdled                           4109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                          56107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    17917552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  115341979                       # Number of Instructions Simulated
system.cpu4.committedOps                    125094616                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.605730                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.605730                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.650900                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.650900                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               148554695                       # number of integer regfile reads
system.cpu4.int_regfile_writes               77688285                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                438457523                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               106441901                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23907554                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 12083                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             5508                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          179.695769                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           21377561                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             5724                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          3734.724144                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      49028230000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   179.695769                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.701937                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.701937                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         43170370                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        43170370                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14922718                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14922718                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6637274                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6637274                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5168                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5168                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         4271                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4271                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     21559992                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21559992                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     21559992                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21559992                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         7665                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         7665                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         2762                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2762                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          407                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          407                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          913                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          913                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        10427                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         10427                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        10427                       # number of overall misses
system.cpu4.dcache.overall_misses::total        10427                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    146869000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    146869000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data     83895889                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     83895889                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      3671000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      3671000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data      9244000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      9244000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       408000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       408000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    230764889                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    230764889                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    230764889                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    230764889                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14930383                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14930383                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6640036                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6640036                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5184                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5184                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     21570419                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21570419                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     21570419                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21570419                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.000513                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000513                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.000416                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.073004                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.073004                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.176119                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.176119                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.000483                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000483                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.000483                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000483                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 19160.991520                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 19160.991520                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 30375.050326                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 30375.050326                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  9019.656020                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  9019.656020                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 10124.863089                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 10124.863089                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 22131.474921                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 22131.474921                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 22131.474921                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 22131.474921                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         2630                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              194                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    13.556701                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         3512                       # number of writebacks
system.cpu4.dcache.writebacks::total             3512                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         1538                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1538                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         1078                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1078                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data           95                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           95                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         2616                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2616                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         2616                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2616                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         6127                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6127                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         1684                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         1684                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          312                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          312                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          913                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          913                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         7811                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7811                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         7811                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7811                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data     96156000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     96156000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     47113428                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     47113428                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      1841000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      1841000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data      7491000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      7491000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       325500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       325500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    143269428                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    143269428                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    143269428                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    143269428                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000254                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.055964                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.055964                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.176119                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.176119                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000362                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000362                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000362                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000362                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 15693.814265                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 15693.814265                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 27977.095012                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 27977.095012                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  5900.641026                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5900.641026                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  8204.819277                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  8204.819277                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 18342.008450                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 18342.008450                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 18342.008450                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18342.008450                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            90351                       # number of replacements
system.cpu4.icache.tags.tagsinuse          202.106248                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12437584                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            90607                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           137.269571                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      27632857000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   202.106248                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.789478                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.789478                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         25153995                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        25153995                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12437584                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12437584                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12437584                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12437584                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12437584                       # number of overall hits
system.cpu4.icache.overall_hits::total       12437584                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        94110                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        94110                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        94110                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         94110                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        94110                       # number of overall misses
system.cpu4.icache.overall_misses::total        94110                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   1637984000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   1637984000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   1637984000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   1637984000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   1637984000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   1637984000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12531694                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12531694                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12531694                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12531694                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12531694                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12531694                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.007510                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.007510                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.007510                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.007510                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.007510                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.007510                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 17404.994156                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 17404.994156                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 17404.994156                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 17404.994156                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 17404.994156                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 17404.994156                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        90351                       # number of writebacks
system.cpu4.icache.writebacks::total            90351                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst         3503                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         3503                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst         3503                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         3503                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst         3503                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         3503                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst        90607                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        90607                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst        90607                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        90607                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst        90607                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        90607                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   1418641000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1418641000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   1418641000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1418641000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   1418641000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1418641000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.007230                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.007230                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.007230                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.007230                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.007230                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.007230                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15657.079475                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15657.079475                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15657.079475                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15657.079475                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15657.079475                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15657.079475                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               26698069                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         20027054                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           432896                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            14328670                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               13142170                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.719399                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2164939                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             40943                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         553882                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            550373                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            3509                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         3078                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON    87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        69865806                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          14143941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     131129787                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   26698069                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15857482                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     55181643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 971921                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles        11789                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 12627840                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               120705                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          69823343                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.035077                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.230507                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                16107304     23.07%     23.07% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3357852      4.81%     27.88% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                12336541     17.67%     45.55% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                38021646     54.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            69823343                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.382134                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.876881                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                14072496                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4764404                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 48353567                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              2174384                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                458491                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4481548                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                27730                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             137653983                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                65442                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                458491                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                15374972                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1044400                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1705275                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 49211760                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              2028444                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             136631209                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                952213                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                167283                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                  1189                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          199574341                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            633436402                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       168638347                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            180831713                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                18742627                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             63654                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         58254                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3963310                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            17322298                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6980826                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           881582                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1114622                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 134798987                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             116570                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                128060014                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           904923                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined       10130702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     32794868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           592                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     69823343                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.834057                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.870110                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            6739388      9.65%      9.65% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           12967884     18.57%     28.22% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           35256083     50.49%     78.72% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14859988     21.28%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       69823343                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               29098609     80.55%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    60      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     80.55% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4830153     13.37%     93.92% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2197284      6.08%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            103644422     80.93%     80.93% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              479384      0.37%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            17091486     13.35%     94.66% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6839316      5.34%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             128060014                       # Type of FU issued
system.cpu5.iq.rate                          1.832943                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   36126106                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.282103                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         362974400                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        145047334                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    127631859                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             164186120                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1769449                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1016369                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1078                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       297663                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        33100                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         1062                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                458491                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                1019109                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                19768                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          134915828                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           116947                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             17322298                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6980826                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             58140                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                   165                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                  824                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1078                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        183949                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       244538                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              428487                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            127806620                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             17041230                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           253394                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          271                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23854013                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                23610097                       # Number of branches executed
system.cpu5.iew.exec_stores                   6812783                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.829316                       # Inst execution rate
system.cpu5.iew.wb_sent                     127701375                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    127631859                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 88385252                       # num instructions producing a value
system.cpu5.iew.wb_consumers                187685457                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.826814                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.470922                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts       10130969                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         115978                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           405427                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     68349697                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.825683                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.905671                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      9980404     14.60%     14.60% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     35511229     51.96%     66.56% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8336616     12.20%     78.75% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3184802      4.66%     83.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5214745      7.63%     91.04% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       437723      0.64%     91.68% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1236671      1.81%     93.49% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      3001689      4.39%     97.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1445818      2.12%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     68349697                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           114981085                       # Number of instructions committed
system.cpu5.commit.committedOps             124784855                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22989092                       # Number of memory references committed
system.cpu5.commit.loads                     16305929                       # Number of loads committed
system.cpu5.commit.membars                      58185                       # Number of memory barriers committed
system.cpu5.commit.branches                  23215796                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                107368654                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2454583                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu       101325155     81.20%     81.20% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.37%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       16305929     13.07%     94.64% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6683163      5.36%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        124784855                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1445818                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   201142176                       # The number of ROB reads
system.cpu5.rob.rob_writes                  271307579                       # The number of ROB writes
system.cpu5.timesIdled                           3932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                          42463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    17917848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  114981085                       # Number of Instructions Simulated
system.cpu5.committedOps                    124784855                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.607629                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.607629                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.645742                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.645742                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               148294063                       # number of integer regfile reads
system.cpu5.int_regfile_writes               77779220                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                437788134                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               105484321                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23944672                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 13867                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements             4759                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          177.472055                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           21376388                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             4956                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          4313.234060                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      46443344000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   177.472055                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.693250                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.693250                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         43161320                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        43161320                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14881219                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14881219                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6668695                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6668695                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5321                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5321                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         3841                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         3841                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     21549914                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21549914                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     21549914                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21549914                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         7835                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         7835                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         6736                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         6736                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          548                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          548                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         1425                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1425                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        14571                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         14571                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        14571                       # number of overall misses
system.cpu5.dcache.overall_misses::total        14571                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    131269000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    131269000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    130245253                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    130245253                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      5229000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      5229000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     15950000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     15950000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       527000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       527000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    261514253                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    261514253                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    261514253                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    261514253                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14889054                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14889054                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6675431                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6675431                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5266                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5266                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     21564485                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21564485                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     21564485                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21564485                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000526                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000526                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.001009                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.001009                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.093372                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.093372                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.270604                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.270604                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000676                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000676                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000676                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000676                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 16754.179962                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 16754.179962                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 19335.696704                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 19335.696704                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  9541.970803                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  9541.970803                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 11192.982456                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 11192.982456                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 17947.584449                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 17947.584449                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 17947.584449                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 17947.584449                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         3509                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              710                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     4.942254                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         2473                       # number of writebacks
system.cpu5.dcache.writebacks::total             2473                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         1438                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1438                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         2515                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2515                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data           94                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         3953                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         3953                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         3953                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         3953                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         6397                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6397                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         4221                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         4221                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          454                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          454                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data         1425                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         1425                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        10618                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        10618                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        10618                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        10618                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data     85935000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     85935000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     72080333                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     72080333                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      2921500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      2921500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     13186500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     13186500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    158015333                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    158015333                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    158015333                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    158015333                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000632                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000632                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.077356                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.077356                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.270604                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.270604                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000492                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000492                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000492                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000492                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 13433.640769                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 13433.640769                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 17076.601042                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 17076.601042                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  6435.022026                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6435.022026                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  9253.684211                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  9253.684211                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 14881.835845                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 14881.835845                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 14881.835845                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 14881.835845                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            93694                       # number of replacements
system.cpu5.icache.tags.tagsinuse          201.968769                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12530447                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            93950                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           133.373571                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      27742724000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   201.968769                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.788941                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.788941                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         25349632                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        25349632                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12530447                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12530447                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12530447                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12530447                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12530447                       # number of overall hits
system.cpu5.icache.overall_hits::total       12530447                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        97393                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        97393                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        97393                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         97393                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        97393                       # number of overall misses
system.cpu5.icache.overall_misses::total        97393                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   1651089000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1651089000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   1651089000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1651089000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   1651089000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1651089000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12627840                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12627840                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12627840                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12627840                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12627840                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12627840                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.007713                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.007713                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.007713                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.007713                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.007713                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.007713                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16952.850821                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16952.850821                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16952.850821                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16952.850821                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16952.850821                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16952.850821                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        93694                       # number of writebacks
system.cpu5.icache.writebacks::total            93694                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst         3441                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         3441                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst         3441                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         3441                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst         3441                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         3441                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst        93952                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        93952                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst        93952                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        93952                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst        93952                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        93952                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   1430179500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1430179500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   1430179500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1430179500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   1430179500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1430179500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.007440                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.007440                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.007440                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.007440                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.007440                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.007440                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 15222.448697                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 15222.448697                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 15222.448697                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 15222.448697                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 15222.448697                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 15222.448697                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               26776414                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         20142109                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           427059                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            14365960                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               13184055                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.772878                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2153317                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             40701                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         551107                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            547043                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            4064                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         3059                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON    87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        69865510                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          14083683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     131299383                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   26776414                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15884415                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     55257805                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 961395                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles           88                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 12573441                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               115987                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          69822277                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.036710                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.229441                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                16057479     23.00%     23.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3362041      4.82%     27.81% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                12362556     17.71%     45.52% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                38040201     54.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            69822277                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.383257                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.879316                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                14027794                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4796812                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 48350818                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2193705                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                453147                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4457751                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                27793                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             137727766                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                65502                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                453147                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                15341104                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1042803                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1712960                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 49217877                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              2054385                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             136703094                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                968395                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                167834                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1935                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          199979019                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            633710661                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       168620609                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            181352927                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                18626081                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             63803                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         58407                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  4009960                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            17336601                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6949969                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           845087                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1115902                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 134899614                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             117124                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                128207050                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           904118                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined       10041313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     32576773                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           513                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     69822277                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.836191                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.869565                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            6713366      9.61%      9.61% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           12913247     18.49%     28.11% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           35293189     50.55%     78.66% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14902475     21.34%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       69822277                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               29287346     80.72%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    11      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4810212     13.26%     93.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2186506      6.03%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            103803416     80.97%     80.97% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              479179      0.37%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.34% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            17108485     13.34%     94.69% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6810564      5.31%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             128207050                       # Type of FU issued
system.cpu6.iq.rate                          1.835055                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   36284075                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.283012                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         363424570                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        145059246                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    127776794                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             164491125                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1760083                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      1019597                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1199                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       283427                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        35081                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         1551                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                453147                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                1014017                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                21732                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          135016753                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           114750                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             17336601                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6949969                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             58315                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                   199                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                 3159                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1199                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        183657                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       238903                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              422560                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            127953863                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             17057490                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           253187                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                           15                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23842265                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                23677264                       # Number of branches executed
system.cpu6.iew.exec_stores                   6784775                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.831431                       # Inst execution rate
system.cpu6.iew.wb_sent                     127847301                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    127776794                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 88556474                       # num instructions producing a value
system.cpu6.iew.wb_consumers                188056057                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.828897                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.470905                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts       10041339                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         116611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           399509                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     68359781                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.828201                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.908204                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      9939838     14.54%     14.54% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     35565313     52.03%     66.57% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8311442     12.16%     78.73% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3168412      4.63%     83.36% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5229400      7.65%     91.01% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       433609      0.63%     91.64% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1235512      1.81%     93.45% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      3026765      4.43%     97.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1449490      2.12%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     68359781                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           115197611                       # Number of instructions committed
system.cpu6.commit.committedOps             124975425                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22983546                       # Number of memory references committed
system.cpu6.commit.loads                     16317004                       # Number of loads committed
system.cpu6.commit.membars                      58643                       # Number of memory barriers committed
system.cpu6.commit.branches                  23287625                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                107455619                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2440463                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu       101520850     81.23%     81.23% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465623      0.37%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       16317004     13.06%     94.67% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6666542      5.33%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        124975425                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1449490                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   201243405                       # The number of ROB reads
system.cpu6.rob.rob_writes                  271498215                       # The number of ROB writes
system.cpu6.timesIdled                           3941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                          43233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    17918144                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  115197611                       # Number of Instructions Simulated
system.cpu6.committedOps                    124975425                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.606484                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.606484                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.648848                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.648848                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               148450347                       # number of integer regfile reads
system.cpu6.int_regfile_writes               77732808                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                438231255                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               106021751                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23933082                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 12514                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             4251                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          172.356319                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           21564091                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             4472                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          4822.023927                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   172.356319                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.673267                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.673267                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         43174073                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        43174073                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14904446                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14904446                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6652312                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6652312                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         5182                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5182                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         3691                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         3691                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     21556758                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21556758                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     21556758                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21556758                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         7957                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         7957                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         6780                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6780                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          356                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          356                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1457                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1457                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        14737                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         14737                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        14737                       # number of overall misses
system.cpu6.dcache.overall_misses::total        14737                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    137318000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    137318000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    156076205                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    156076205                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data      3700000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      3700000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     14301000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     14301000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       275000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       275000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    293394205                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    293394205                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    293394205                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    293394205                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14912403                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14912403                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6659092                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6659092                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5148                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5148                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     21571495                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21571495                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     21571495                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21571495                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.000534                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000534                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.001018                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001018                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.064283                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.064283                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.283023                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.283023                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.000683                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.000683                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 17257.509111                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 17257.509111                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 23020.089233                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 23020.089233                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 10393.258427                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 10393.258427                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  9815.374056                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  9815.374056                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 19908.679175                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 19908.679175                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 19908.679175                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 19908.679175                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         5474                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              761                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     7.193167                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         2141                       # number of writebacks
system.cpu6.dcache.writebacks::total             2141                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         1498                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1498                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         2794                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2794                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          119                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         4292                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         4292                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         4292                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         4292                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         6459                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6459                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         3986                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         3986                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          237                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          237                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1457                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1457                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        10445                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        10445                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        10445                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        10445                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data     89255000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     89255000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     78228781                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     78228781                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      1535500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      1535500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     11429000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     11429000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       226500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       226500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    167483781                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    167483781                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    167483781                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    167483781                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.000433                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000433                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000599                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.042795                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.042795                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.283023                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.283023                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.000484                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000484                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.000484                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000484                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 13818.702586                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 13818.702586                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 19625.885850                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 19625.885850                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  6478.902954                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6478.902954                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  7844.200412                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  7844.200412                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 16034.828243                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 16034.828243                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 16034.828243                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 16034.828243                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements            92372                       # number of replacements
system.cpu6.icache.tags.tagsinuse          201.732000                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12477258                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            92628                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           134.702876                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      27553624000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   201.732000                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.788016                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.788016                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         25239514                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        25239514                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12477258                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12477258                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12477258                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12477258                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12477258                       # number of overall hits
system.cpu6.icache.overall_hits::total       12477258                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        96183                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        96183                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        96183                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         96183                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        96183                       # number of overall misses
system.cpu6.icache.overall_misses::total        96183                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   1644123000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   1644123000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   1644123000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   1644123000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   1644123000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   1644123000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12573441                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12573441                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12573441                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12573441                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12573441                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12573441                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.007650                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.007650                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.007650                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.007650                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.007650                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.007650                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 17093.696391                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 17093.696391                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 17093.696391                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 17093.696391                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 17093.696391                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 17093.696391                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs     1.333333                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks        92372                       # number of writebacks
system.cpu6.icache.writebacks::total            92372                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst         3551                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         3551                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst         3551                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         3551                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst         3551                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         3551                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst        92632                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        92632                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst        92632                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        92632                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst        92632                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        92632                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   1424490000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   1424490000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   1424490000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   1424490000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   1424490000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   1424490000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.007367                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.007367                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.007367                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.007367                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.007367                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.007367                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 15377.947146                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 15377.947146                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 15377.947146                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 15377.947146                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 15377.947146                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 15377.947146                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               31369056                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         26389456                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           334182                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16523838                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15653230                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.731200                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1639541                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             25774                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         472491                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            469165                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            3326                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2014                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON    87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        69865219                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          10695628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     140766652                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   31369056                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17761936                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58680995                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 847477                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles         5056                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9572406                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                72508                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          69805423                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.126920                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.162295                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                13468030     19.29%     19.29% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2879431      4.12%     23.42% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14782747     21.18%     44.60% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                38675215     55.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            69805423                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.448994                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.014832                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                11039488                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              6962574                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 48054226                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3344020                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                405114                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3164867                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                18814                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             141896571                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                44471                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                405114                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                12938490                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1120286                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2651682                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 49490448                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3199402                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             140839847                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1561625                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                109668                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                   902                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          224357537                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            651406771                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       167576653                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            204321309                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                20036223                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             96306                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         92712                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6500158                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            18032248                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4870264                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           734425                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          739178                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 139226016                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             185801                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                132062603                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1033165                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10472423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     34691772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           286                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     69805423                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.891867                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.868756                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            7086010     10.15%     10.15% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9266581     13.27%     23.43% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           37562474     53.81%     77.24% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15890358     22.76%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       69805423                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               38484210     88.48%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    44      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.48% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3454858      7.94%     96.43% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1554283      3.57%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            109081471     82.60%     82.60% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319673      0.24%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17881492     13.54%     96.38% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4776363      3.62%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             132062603                       # Type of FU issued
system.cpu7.iq.rate                          1.890248                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   43493395                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.329339                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         378457189                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        149885002                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    131724421                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             175555998                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1162224                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1161504                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          764                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       175423                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        23733                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked          304                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                405114                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1101900                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                13701                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          139411956                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            77784                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             18032248                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4870264                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             92658                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   317                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                  900                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           764                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        119922                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       211058                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              330980                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            131896065                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17848238                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           166538                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          139                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22608566                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27327702                       # Number of branches executed
system.cpu7.iew.exec_stores                   4760328                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.887864                       # Inst execution rate
system.cpu7.iew.wb_sent                     131824786                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    131724421                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 92726334                       # num instructions producing a value
system.cpu7.iew.wb_consumers                191895825                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.885408                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.483212                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10472565                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         185515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           315558                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     68305064                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.887699                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.000475                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      9384653     13.74%     13.74% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     37758539     55.28%     69.02% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5782811      8.47%     77.48% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2205664      3.23%     80.71% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6228740      9.12%     89.83% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       392839      0.58%     90.41% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       821398      1.20%     91.61% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4652662      6.81%     98.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1077758      1.58%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     68305064                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           122070414                       # Number of instructions committed
system.cpu7.commit.committedOps             128939394                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21565585                       # Number of memory references committed
system.cpu7.commit.loads                     16870744                       # Number of loads committed
system.cpu7.commit.membars                      92980                       # Number of memory barriers committed
system.cpu7.commit.branches                  26913158                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                106057590                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1721607                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       107059815     83.03%     83.03% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.24%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16870744     13.08%     96.36% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4694841      3.64%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        128939394                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1077758                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   205483860                       # The number of ROB reads
system.cpu7.rob.rob_writes                  280325891                       # The number of ROB writes
system.cpu7.timesIdled                           3338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                          59796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    17918435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  122070414                       # Number of Instructions Simulated
system.cpu7.committedOps                    128939394                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.572335                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.572335                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.747227                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.747227                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               150597632                       # number of integer regfile reads
system.cpu7.int_regfile_writes               70375925                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                451329754                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               136905303                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               23045861                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                  8229                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements             2623                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          173.644458                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           20965988                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             2839                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          7384.990490                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      43737716500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   173.644458                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.678299                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.678299                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         42259164                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        42259164                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16423724                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16423724                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4687731                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4687731                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3383                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3383                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2853                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2853                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21111455                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21111455                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21111455                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21111455                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         5782                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         5782                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         2124                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2124                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          342                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          342                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          589                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          589                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         7906                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          7906                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         7906                       # number of overall misses
system.cpu7.dcache.overall_misses::total         7906                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    109356000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    109356000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     69118935                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     69118935                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data      2817000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      2817000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data      4137000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      4137000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data       351000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       351000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    178474935                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    178474935                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    178474935                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    178474935                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16429506                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16429506                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4689855                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4689855                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         3725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         3725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3442                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3442                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21119361                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21119361                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21119361                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21119361                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.000352                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000352                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.000453                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000453                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.091812                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.091812                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.171121                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.171121                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.000374                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.000374                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 18913.178831                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 18913.178831                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 32541.871469                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 32541.871469                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  8236.842105                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  8236.842105                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  7023.769100                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  7023.769100                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 22574.618644                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 22574.618644                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 22574.618644                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 22574.618644                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         1720                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              122                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    14.098361                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         1358                       # number of writebacks
system.cpu7.dcache.writebacks::total             1358                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         1067                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1067                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data          934                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          934                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data           78                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           78                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         2001                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2001                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         2001                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2001                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         4715                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4715                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         1190                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         1190                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          264                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          264                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data          589                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          589                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         5905                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5905                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         5905                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5905                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data     69192000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     69192000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     34199958                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     34199958                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data      1526500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      1526500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      3024500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      3024500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data       279500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       279500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    103391958                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    103391958                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    103391958                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    103391958                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.000254                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.070872                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.070872                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.171121                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.171121                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000280                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000280                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 14674.867444                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 14674.867444                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 28739.460504                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 28739.460504                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  5782.196970                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5782.196970                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  5134.974533                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  5134.974533                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 17509.222354                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 17509.222354                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 17509.222354                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 17509.222354                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            60957                       # number of replacements
system.cpu7.icache.tags.tagsinuse          202.030784                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9508455                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            61213                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           155.333916                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      27531679500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   202.030784                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.789183                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.789183                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         19206025                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        19206025                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9508455                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9508455                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9508455                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9508455                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9508455                       # number of overall hits
system.cpu7.icache.overall_hits::total        9508455                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        63951                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        63951                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        63951                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         63951                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        63951                       # number of overall misses
system.cpu7.icache.overall_misses::total        63951                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst   1166408000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   1166408000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst   1166408000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   1166408000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst   1166408000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   1166408000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9572406                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9572406                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9572406                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9572406                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9572406                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9572406                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.006681                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.006681                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.006681                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.006681                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.006681                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.006681                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 18239.089303                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 18239.089303                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 18239.089303                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 18239.089303                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 18239.089303                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 18239.089303                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        60957                       # number of writebacks
system.cpu7.icache.writebacks::total            60957                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst         2738                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         2738                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst         2738                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         2738                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst         2738                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         2738                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst        61213                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        61213                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst        61213                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        61213                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst        61213                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        61213                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst   1002090000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1002090000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst   1002090000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1002090000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst   1002090000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1002090000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.006395                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.006395                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.006395                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.006395                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.006395                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.006395                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 16370.542205                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 16370.542205                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 16370.542205                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 16370.542205                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 16370.542205                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 16370.542205                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     30917                       # number of replacements
system.l2.tags.tagsinuse                  1007.067250                       # Cycle average of tags in use
system.l2.tags.total_refs                     1388020                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     43.455747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17950725000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      218.088460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       187.223369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       121.710728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        30.174765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        26.462951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        29.033123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        27.259794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        17.542607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        21.642708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        50.277806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        28.692461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        34.223033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        44.658840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        31.201881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        32.369769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        88.158889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        18.346065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.212977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.182835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.118858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.029468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.025843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.028353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.026621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.017131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.021135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.049099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.028020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.033421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.043612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.030471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.031611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.086093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.017916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5724189                       # Number of tag accesses
system.l2.tags.data_accesses                  5724189                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        25548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25548                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       383153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           383153                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data              441                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              398                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data              149                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               93                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1121                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             76                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data             58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data             17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                483                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              5615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data               763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data               559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10549                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         338271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          92244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          91178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst          91330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu4.inst          88888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu5.inst          92632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu6.inst          91275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu7.inst          59073                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             944891                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          7687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          3527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data          2499                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          2388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu4.data          3782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu5.data          2836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu6.data          2550                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu7.data          1241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26510                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               338271                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                13302                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                92244                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 4187                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                91178                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 3170                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                91330                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 3140                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                88888                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 4545                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                92632                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                 3726                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                91275                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 3189                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                59073                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 1800                       # number of demand (read+write) hits
system.l2.demand_hits::total                   981950                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              338271                       # number of overall hits
system.l2.overall_hits::cpu0.data               13302                       # number of overall hits
system.l2.overall_hits::cpu1.inst               92244                       # number of overall hits
system.l2.overall_hits::cpu1.data                4187                       # number of overall hits
system.l2.overall_hits::cpu2.inst               91178                       # number of overall hits
system.l2.overall_hits::cpu2.data                3170                       # number of overall hits
system.l2.overall_hits::cpu3.inst               91330                       # number of overall hits
system.l2.overall_hits::cpu3.data                3140                       # number of overall hits
system.l2.overall_hits::cpu4.inst               88888                       # number of overall hits
system.l2.overall_hits::cpu4.data                4545                       # number of overall hits
system.l2.overall_hits::cpu5.inst               92632                       # number of overall hits
system.l2.overall_hits::cpu5.data                3726                       # number of overall hits
system.l2.overall_hits::cpu6.inst               91275                       # number of overall hits
system.l2.overall_hits::cpu6.data                3189                       # number of overall hits
system.l2.overall_hits::cpu7.inst               59073                       # number of overall hits
system.l2.overall_hits::cpu7.data                1800                       # number of overall hits
system.l2.overall_hits::total                  981950                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data             75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data             76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data             17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data             35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data             49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data             11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                291                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          154                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           88                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data           67                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          177                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              756                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             388                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5698                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         3312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         1396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         1332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst         1127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu4.inst         1719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu5.inst         1318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu6.inst         1352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu7.inst         2140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13696                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         1256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data          434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data          519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu4.data          528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu5.data          442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu6.data          544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu7.data          552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4776                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               3312                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               2543                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               1396                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1214                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1332                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1122                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               1127                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst               1719                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               1062                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               1318                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               1113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst               1352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data               1374                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst               2140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24170                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              3312                       # number of overall misses
system.l2.overall_misses::cpu0.data              2543                       # number of overall misses
system.l2.overall_misses::cpu1.inst              1396                       # number of overall misses
system.l2.overall_misses::cpu1.data              1214                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1332                       # number of overall misses
system.l2.overall_misses::cpu2.data              1122                       # number of overall misses
system.l2.overall_misses::cpu3.inst              1127                       # number of overall misses
system.l2.overall_misses::cpu3.data              1106                       # number of overall misses
system.l2.overall_misses::cpu4.inst              1719                       # number of overall misses
system.l2.overall_misses::cpu4.data              1062                       # number of overall misses
system.l2.overall_misses::cpu5.inst              1318                       # number of overall misses
system.l2.overall_misses::cpu5.data              1113                       # number of overall misses
system.l2.overall_misses::cpu6.inst              1352                       # number of overall misses
system.l2.overall_misses::cpu6.data              1374                       # number of overall misses
system.l2.overall_misses::cpu7.inst              2140                       # number of overall misses
system.l2.overall_misses::cpu7.data               940                       # number of overall misses
system.l2.overall_misses::total                 24170                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       310500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        62000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       152500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       153500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data        62000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data       187000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1047000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data        94500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        94500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        62500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data        92500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu6.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       436500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     78878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     44011500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     42414500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     36145500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     32960000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     41287000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     51182000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     23983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     350862500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    204278000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst     85962000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst     82747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst     69514500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu4.inst    106701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu5.inst     82009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu6.inst     84123000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu7.inst    131153500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    846488500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     77661500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     30970500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data     26836000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     32043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu4.data     32536500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu5.data     27216500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu6.data     33347000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu7.data     33934500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    294545500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    204278000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    156540000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     85962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     74982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     82747000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     69250500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     69514500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     68188500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst    106701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     65496500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst     82009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     68503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst     84123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     84529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst    131153500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     57918000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1491896500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    204278000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    156540000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     85962000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     74982000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     82747000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     69250500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     69514500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     68188500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst    106701500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     65496500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst     82009000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     68503500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst     84123000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     84529000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst    131153500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     57918000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1491896500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        25548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       383153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       383153                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          516                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          474                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data          184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1412                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          230                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          202                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          1297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          1561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          1469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       341583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        93640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        92510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst        92457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu4.inst        90607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu5.inst        93950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu6.inst        92627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu7.inst        61213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         958587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         8943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         4028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         2933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         2907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu4.data         4310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu5.data         3278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu6.data         3094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu7.data         1793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           341583                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            15845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            93640                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             5401                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            92510                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             4292                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            92457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             4246                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst            90607                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             5607                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst            93950                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data             4839                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst            92627                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             4563                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst            61213                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             2740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1006120                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          341583                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           15845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           93640                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            5401                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           92510                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            4292                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           92457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            4246                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst           90607                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            5607                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst           93950                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data            4839                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst           92627                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            4563                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst           61213                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            2740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1006120                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.145349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.160338                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.590909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.652174                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.629630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.190217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.345070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.458333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.206091                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.669565                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.602740                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.820000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.374302                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.623239                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.554455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.055556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.610169                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.186468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.519301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.506255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.438387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.411719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.429853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.565010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.409715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.350711                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.009696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.014908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.014398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.012189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu4.inst     0.018972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu5.inst     0.014029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu6.inst     0.014596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu7.inst     0.034960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014288                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.140445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.124379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.147971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.178535                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu4.data     0.122506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu5.data     0.134838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu6.data     0.175824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu7.data     0.307864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152656                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.009696                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.160492                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.014908                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.224773                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.014398                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.261417                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.012189                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.260480                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.018972                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.189406                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.014029                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.230006                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.014596                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.301118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.034960                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.343066                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024023                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.009696                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.160492                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.014908                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.224773                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.014398                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.261417                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.012189                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.260480                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.018972                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.189406                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.014029                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.230006                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.014596                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.301118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.034960                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.343066                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024023                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data         4140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data   815.789474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data 10166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data  9029.411765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data  3414.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data  1265.306122                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data        17000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3597.938144                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data   613.636364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data   357.954545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data  1152.439024                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data   833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data  1380.597015                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data   166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu6.data   281.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   577.380952                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61288.655789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61727.208976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61648.982558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61576.660988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 61722.846442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 61530.551416                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 61665.060241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 61813.144330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61576.430326                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61678.140097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 61577.363897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 62122.372372                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 61681.011535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu4.inst 62071.844095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu5.inst 62222.306525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu6.inst 62221.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu7.inst 61286.682243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61805.527161                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61832.404459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61817.365269                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 61834.101382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 61739.884393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu4.data 61622.159091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu5.data 61575.791855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu6.data 61299.632353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu7.data 61475.543478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61672.005863                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61678.140097                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61557.215887                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 61577.363897                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61764.415157                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 62122.372372                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61720.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 61681.011535                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61653.254973                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 62071.844095                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 61672.787194                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 62222.306525                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 61548.517520                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 62221.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 61520.378457                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 61286.682243                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 61614.893617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61725.134464                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61678.140097                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61557.215887                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 61577.363897                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61764.415157                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 62122.372372                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61720.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 61681.011535                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61653.254973                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 62071.844095                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 61672.787194                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 62222.306525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 61548.517520                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 62221.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 61520.378457                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 61286.682243                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 61614.893617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61725.134464                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              179                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       3                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    59.666667                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 5386                       # number of writebacks
system.l2.writebacks::total                      5386                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           95                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst           86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu4.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu5.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu6.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu7.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           508                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           27                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           20                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu4.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu5.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu6.data           33                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu7.data           34                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          209                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data              29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data              33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data              34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 717                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data             29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data             33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data             34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                717                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1385                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1385                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           291                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data          154                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data           88                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data           82                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data           75                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data           67                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data          177                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          756                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          534                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          388                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5698                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         3274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         1301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         1283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst         1041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu4.inst         1648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu5.inst         1280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu6.inst         1314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu7.inst         2047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13188                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         1229                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data          415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data          499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu4.data          497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu5.data          413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu6.data          511                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu7.data          518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4567                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          3274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          2516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          1301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          1283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst          1041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst          1648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          1031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst          1280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          1084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst          1314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data          1341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst          2047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23453                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         3274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         2516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         1301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         1283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst         1041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst         1648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         1031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst         1280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         1084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst         1314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data         1341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst         2047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23453                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      1603500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data      1614500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       276500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       314500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data       357000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data       738000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data      1059000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data       229500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6192500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data      3308000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data      1879000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data      1762500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data      1608000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data      1436500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data      3798500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data      2405000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data        21500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16219000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     66008500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     36880003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     35534500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     30275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     27620000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     34576002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     42880504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     20103001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    293878010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    169489502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst     68107001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst     67309002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     54577500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu4.inst     86295001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu5.inst     67098001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu6.inst     68833501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu7.inst    105792001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    687501509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     63856000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data     25286000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data     21716501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     25918000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu4.data     25981001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu5.data     21571000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu6.data     26534006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu7.data     26990502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    237853010                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    169489502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    129864500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     68107001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     62166003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst     67309002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     57251001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     54577500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     56193500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst     86295001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     53601001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst     67098001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     56147002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst     68833501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     69414510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst    105792001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     47093503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1219232529                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    169489502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    129864500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     68107001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     62166003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst     67309002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     57251001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     54577500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     56193500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst     86295001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     53601001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst     67098001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     56147002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst     68833501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     69414510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst    105792001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     47093503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1219232529                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.145349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.160338                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.590909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.652174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.629630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.190217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.345070                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.458333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.206091                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.669565                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.602740                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.820000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.374302                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.623239                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.554455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data     0.055556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.610169                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.186468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.519301                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.506255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.438387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.411719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.429853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.565010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.409715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.350711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.009585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.013894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.013869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.011259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu4.inst     0.018188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu5.inst     0.013624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu6.inst     0.014186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu7.inst     0.033441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013758                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.137426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.120407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.141493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.171655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu4.data     0.115313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu5.data     0.125991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu6.data     0.165158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu7.data     0.288901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.145976                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.009585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.158788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.013894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.221811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.013869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.256990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.011259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.255770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.018188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.183877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.013624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.224013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.014186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.293886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.033441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.330657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023310                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.009585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.158788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.013894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.221811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.013869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.256990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.011259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.255770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.018188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.183877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.013624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.224013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.014186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.293886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.033441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.330657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023310                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        21380                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21243.421053                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 21269.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20966.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 21085.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 21612.244898                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 20863.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21280.068729                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 21480.519481                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 21352.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 21493.902439                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        21440                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 21440.298507                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 21460.451977                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 21473.214286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21453.703704                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51288.655789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51725.109397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51648.982558                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51576.660988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 51722.846442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 51529.064083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 51663.257831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 51811.858247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51575.642331                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51768.326817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 52349.731745                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 52462.199532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 52427.953890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu4.inst 52363.471481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu5.inst 52420.313281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu6.inst 52384.703957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu7.inst 51681.485589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 52130.839324                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51957.689178                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 52136.082474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 52328.918072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 51939.879760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu4.data 52275.655936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu5.data 52230.024213                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu6.data 51925.647750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu7.data 52105.216216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 52080.799212                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51768.326817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51615.461049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 52349.731745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51891.488314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 52462.199532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51904.805984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 52427.953890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51743.554328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 52363.471481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 51989.331717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 52420.313281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 51796.127306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 52384.703957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 51763.243848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 51681.485589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 51979.583885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51986.207692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51768.326817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51615.461049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 52349.731745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51891.488314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 52462.199532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51904.805984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 52427.953890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51743.554328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 52363.471481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 51989.331717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 52420.313281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 51796.127306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 52384.703957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 51763.243848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 51681.485589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 51979.583885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51986.207692                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         53242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        36857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17755                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5386                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7705                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5700                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8949                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5815                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5690                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17755                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        74755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  74755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      1845184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1845184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            13719                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39894                       # Request fanout histogram
system.membus.reqLayer0.occupancy            75185833                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          117225000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2058370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       575103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1067838                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          19345                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         9156                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87783654000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1013873                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30934                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       956542                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           46337                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6813                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9432                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          16245                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25044                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        958614                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1024497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        58913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       280681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        27636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       277275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        14930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       277115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        15521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       271565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        20362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       281596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        22563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       277631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        21303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       183383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        12167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3067138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     43706240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1582016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11969664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       539072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     11824896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       404288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     11818112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       408960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     11581312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       583616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     12009216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       467904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     11839936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       429056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      7818880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       262272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              127245440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           77617                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2463488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1086391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.979776                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.451562                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 427113     39.31%     39.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 186013     17.12%     56.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 135533     12.48%     68.91% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 110876     10.21%     79.12% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  51602      4.75%     83.87% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  52485      4.83%     88.70% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  52533      4.84%     93.53% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44863      4.13%     97.66% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   5491      0.51%     98.17% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   5557      0.51%     98.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  4267      0.39%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  2667      0.25%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  2699      0.25%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  1872      0.17%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  1953      0.18%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   854      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1086391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2011324401                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         512660843                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36265797                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         140784241                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          20500739                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         139127128                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           8935254                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        138977770                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          9600290                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy        136211346                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         12706110                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy        141307693                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         16444721                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        139281795                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         15914686                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         92101388                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          9569297                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
