

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 21:04:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_off (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      274|      274|  2.740 us|  2.740 us|  275|  275|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readImg       |       32|       32|         2|          -|          -|    16|        no|
        |- readweights   |       18|       18|         2|          -|          -|     9|        no|
        |- loop_orow     |      216|      216|       108|          -|          -|     2|        no|
        | + loop_ocol    |      106|      106|        53|          -|          -|     2|        no|
        |  ++ loop_k1    |       51|       51|        17|          -|          -|     3|        no|
        |   +++ loop_k2  |       15|       15|         5|          -|          -|     3|        no|
        |- writeImg      |        4|        4|         1|          -|          -|     4|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 14 
7 --> 8 6 
8 --> 9 7 
9 --> 10 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:13]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [conv2D0.cpp:7]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img_inT = alloca i64 1" [conv2D0.cpp:9]   --->   Operation 23 'alloca' 'img_inT' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weightsT = alloca i64 1" [conv2D0.cpp:11]   --->   Operation 24 'alloca' 'weightsT' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 0, i5 %i" [conv2D0.cpp:13]   --->   Operation 25 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [conv2D0.cpp:13]   --->   Operation 26 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [conv2D0.cpp:13]   --->   Operation 27 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%icmp_ln13 = icmp_eq  i5 %i_3, i5 16" [conv2D0.cpp:13]   --->   Operation 28 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%add_ln13 = add i5 %i_3, i5 1" [conv2D0.cpp:13]   --->   Operation 29 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %for.inc12.preheader" [conv2D0.cpp:13]   --->   Operation 30 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_3" [conv2D0.cpp:13]   --->   Operation 31 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8 %img_in, i64 0, i64 %zext_ln13" [conv2D0.cpp:15]   --->   Operation 32 'getelementptr' 'img_in_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%img_in_load = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 33 'load' 'img_in_load' <Predicate = (!icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln13 = store i5 %add_ln13, i5 %i" [conv2D0.cpp:13]   --->   Operation 34 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [conv2D0.cpp:16]   --->   Operation 35 'alloca' 'i_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 0, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = (icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc12" [conv2D0.cpp:16]   --->   Operation 37 'br' 'br_ln16' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [conv2D0.cpp:13]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv2D0.cpp:15]   --->   Operation 39 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%img_in_load = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 40 'load' 'img_in_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%img_inT_addr = getelementptr i8 %img_inT, i64 0, i64 %zext_ln13" [conv2D0.cpp:15]   --->   Operation 41 'getelementptr' 'img_inT_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln15 = store i8 %img_in_load, i4 %img_inT_addr" [conv2D0.cpp:15]   --->   Operation 42 'store' 'store_ln15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [conv2D0.cpp:13]   --->   Operation 43 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.32>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_1" [conv2D0.cpp:16]   --->   Operation 44 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.73ns)   --->   "%icmp_ln16 = icmp_eq  i4 %i_4, i4 9" [conv2D0.cpp:16]   --->   Operation 45 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %i_4, i4 1" [conv2D0.cpp:16]   --->   Operation 46 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc12.split, void %loop_ocol.preheader" [conv2D0.cpp:16]   --->   Operation 47 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %i_4" [conv2D0.cpp:16]   --->   Operation 48 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln16" [conv2D0.cpp:18]   --->   Operation 49 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [conv2D0.cpp:18]   --->   Operation 50 'load' 'weights_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %i_1" [conv2D0.cpp:16]   --->   Operation 51 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%orow = alloca i32 1" [conv2D0.cpp:20]   --->   Operation 52 'alloca' 'orow' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%img_outT_0_01 = alloca i32 1"   --->   Operation 53 'alloca' 'img_outT_0_01' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%img_outT_1_02 = alloca i32 1"   --->   Operation 54 'alloca' 'img_outT_1_02' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%img_outT_2_03 = alloca i32 1"   --->   Operation 55 'alloca' 'img_outT_2_03' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%img_outT_3_04 = alloca i32 1"   --->   Operation 56 'alloca' 'img_outT_3_04' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln20 = store i2 0, i2 %orow" [conv2D0.cpp:20]   --->   Operation 57 'store' 'store_ln20' <Predicate = (icmp_ln16)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln20 = br void %loop_ocol" [conv2D0.cpp:20]   --->   Operation 58 'br' 'br_ln20' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.64>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [conv2D0.cpp:16]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [conv2D0.cpp:18]   --->   Operation 60 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [conv2D0.cpp:18]   --->   Operation 61 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%weightsT_addr = getelementptr i8 %weightsT, i64 0, i64 %zext_ln16" [conv2D0.cpp:18]   --->   Operation 62 'getelementptr' 'weightsT_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln18 = store i8 %weights_load, i4 %weightsT_addr" [conv2D0.cpp:18]   --->   Operation 63 'store' 'store_ln18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc12" [conv2D0.cpp:16]   --->   Operation 64 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.15>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%orow_1 = load i2 %orow"   --->   Operation 65 'load' 'orow_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.56ns)   --->   "%icmp_ln20 = icmp_eq  i2 %orow_1, i2 2" [conv2D0.cpp:20]   --->   Operation 66 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %orow_1, i2 1" [conv2D0.cpp:20]   --->   Operation 67 'add' 'add_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %loop_ocol.split, void %for.inc69.preheader" [conv2D0.cpp:20]   --->   Operation 68 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [conv2D0.cpp:20]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [conv2D0.cpp:36]   --->   Operation 70 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty = trunc i2 %orow_1"   --->   Operation 71 'trunc' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i1 %empty" [conv2D0.cpp:34]   --->   Operation 72 'zext' 'zext_ln34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln22 = br void %loop_k1" [conv2D0.cpp:22]   --->   Operation 73 'br' 'br_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [conv2D0.cpp:38]   --->   Operation 74 'alloca' 'i_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln38 = store i3 0, i3 %i_2" [conv2D0.cpp:38]   --->   Operation 75 'store' 'store_ln38' <Predicate = (icmp_ln20)> <Delay = 1.58>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc69" [conv2D0.cpp:38]   --->   Operation 76 'br' 'br_ln38' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.15>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%ocol = phi i2 0, void %loop_ocol.split, i2 %add_ln22, void %for.inc548" [conv2D0.cpp:22]   --->   Operation 77 'phi' 'ocol' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.56ns)   --->   "%icmp_ln22 = icmp_eq  i2 %ocol, i2 2" [conv2D0.cpp:22]   --->   Operation 78 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.56ns)   --->   "%add_ln22 = add i2 %ocol, i2 1" [conv2D0.cpp:22]   --->   Operation 79 'add' 'add_ln22' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %loop_k1.split, void %for.inc57" [conv2D0.cpp:22]   --->   Operation 80 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [conv2D0.cpp:22]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [conv2D0.cpp:35]   --->   Operation 82 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln25 = br void %loop_k2" [conv2D0.cpp:25]   --->   Operation 83 'br' 'br_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_7 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln20 = store i2 %add_ln20, i2 %orow" [conv2D0.cpp:20]   --->   Operation 84 'store' 'store_ln20' <Predicate = (icmp_ln22)> <Delay = 1.58>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln20 = br void %loop_ocol" [conv2D0.cpp:20]   --->   Operation 85 'br' 'br_ln20' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.86>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%krow = phi i2 %add_ln25, void %for.inc47, i2 0, void %loop_k1.split" [conv2D0.cpp:25]   --->   Operation 86 'phi' 'krow' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%img_outT_0 = phi i8 %acc_1, void %for.inc47, i8 0, void %loop_k1.split"   --->   Operation 87 'phi' 'img_outT_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.56ns)   --->   "%icmp_ln25 = icmp_eq  i2 %krow, i2 3" [conv2D0.cpp:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.56ns)   --->   "%add_ln25 = add i2 %krow, i2 1" [conv2D0.cpp:25]   --->   Operation 89 'add' 'add_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %loop_k2.split, void %for.inc54" [conv2D0.cpp:25]   --->   Operation 90 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %krow" [conv2D0.cpp:34]   --->   Operation 91 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [conv2D0.cpp:24]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv2D0.cpp:33]   --->   Operation 93 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %krow, i2 0" [conv2D0.cpp:25]   --->   Operation 94 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.73ns)   --->   "%empty_12 = sub i4 %p_shl, i4 %zext_ln34_1" [conv2D0.cpp:25]   --->   Operation 95 'sub' 'empty_12' <Predicate = (!icmp_ln25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.56ns)   --->   "%empty_13 = add i2 %krow, i2 %zext_ln34" [conv2D0.cpp:25]   --->   Operation 96 'add' 'empty_13' <Predicate = (!icmp_ln25)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln27 = br void %for.inc44" [conv2D0.cpp:27]   --->   Operation 97 'br' 'br_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.58>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i2 %ocol" [conv2D0.cpp:34]   --->   Operation 98 'trunc' 'trunc_ln34' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 %trunc_ln34" [conv2D0.cpp:34]   --->   Operation 99 'bitconcatenate' 'add_ln' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.86ns)   --->   "%switch_ln34 = switch i2 %add_ln, void %branch3, i2 0, void %for.inc54.for.inc548_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [conv2D0.cpp:34]   --->   Operation 100 'switch' 'switch_ln34' <Predicate = (icmp_ln25)> <Delay = 1.86>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln31 = store i8 %img_outT_0, i8 %img_outT_2_03" [conv2D0.cpp:31]   --->   Operation 101 'store' 'store_ln31' <Predicate = (icmp_ln25 & add_ln == 2)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc548" [conv2D0.cpp:34]   --->   Operation 102 'br' 'br_ln34' <Predicate = (icmp_ln25 & add_ln == 2)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln31 = store i8 %img_outT_0, i8 %img_outT_1_02" [conv2D0.cpp:31]   --->   Operation 103 'store' 'store_ln31' <Predicate = (icmp_ln25 & add_ln == 1)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc548" [conv2D0.cpp:34]   --->   Operation 104 'br' 'br_ln34' <Predicate = (icmp_ln25 & add_ln == 1)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln31 = store i8 %img_outT_0, i8 %img_outT_0_01" [conv2D0.cpp:31]   --->   Operation 105 'store' 'store_ln31' <Predicate = (icmp_ln25 & add_ln == 0)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc548" [conv2D0.cpp:34]   --->   Operation 106 'br' 'br_ln34' <Predicate = (icmp_ln25 & add_ln == 0)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln31 = store i8 %img_outT_0, i8 %img_outT_3_04" [conv2D0.cpp:31]   --->   Operation 107 'store' 'store_ln31' <Predicate = (icmp_ln25 & add_ln == 3)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc548" [conv2D0.cpp:34]   --->   Operation 108 'br' 'br_ln34' <Predicate = (icmp_ln25 & add_ln == 3)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln22 = br void %loop_k1" [conv2D0.cpp:22]   --->   Operation 109 'br' 'br_ln22' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.05>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%kcol = phi i2 %add_ln27, void %for.inc44.split, i2 0, void %loop_k2.split" [conv2D0.cpp:27]   --->   Operation 110 'phi' 'kcol' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%acc_1 = phi i8 %acc, void %for.inc44.split, i8 %img_outT_0, void %loop_k2.split"   --->   Operation 111 'phi' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (1.56ns)   --->   "%icmp_ln27 = icmp_eq  i2 %kcol, i2 3" [conv2D0.cpp:27]   --->   Operation 112 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.56ns)   --->   "%add_ln27 = add i2 %kcol, i2 1" [conv2D0.cpp:27]   --->   Operation 113 'add' 'add_ln27' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc44.split, void %for.inc47" [conv2D0.cpp:27]   --->   Operation 114 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i2 %kcol" [conv2D0.cpp:27]   --->   Operation 115 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %zext_ln27, i4 %empty_12" [conv2D0.cpp:29]   --->   Operation 116 'add' 'add_ln29' <Predicate = (!icmp_ln27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %add_ln29" [conv2D0.cpp:30]   --->   Operation 117 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (1.56ns)   --->   "%add_ln30 = add i2 %ocol, i2 %kcol" [conv2D0.cpp:30]   --->   Operation 118 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%add_ln30_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_13, i2 %add_ln30" [conv2D0.cpp:30]   --->   Operation 119 'bitconcatenate' 'add_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %add_ln30_1" [conv2D0.cpp:31]   --->   Operation 120 'zext' 'zext_ln31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%weightsT_addr_1 = getelementptr i8 %weightsT, i64 0, i64 %zext_ln30" [conv2D0.cpp:31]   --->   Operation 121 'getelementptr' 'weightsT_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (2.32ns)   --->   "%weightsT_load = load i4 %weightsT_addr_1" [conv2D0.cpp:31]   --->   Operation 122 'load' 'weightsT_load' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%img_inT_addr_1 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln31" [conv2D0.cpp:31]   --->   Operation 123 'getelementptr' 'img_inT_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (2.32ns)   --->   "%img_inT_load = load i4 %img_inT_addr_1" [conv2D0.cpp:31]   --->   Operation 124 'load' 'img_inT_load' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln25 = br void %loop_k2" [conv2D0.cpp:25]   --->   Operation 125 'br' 'br_ln25' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 3.37>
ST_10 : Operation 126 [1/2] (2.32ns)   --->   "%weightsT_load = load i4 %weightsT_addr_1" [conv2D0.cpp:31]   --->   Operation 126 'load' 'weightsT_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 127 [1/2] (2.32ns)   --->   "%img_inT_load = load i4 %img_inT_addr_1" [conv2D0.cpp:31]   --->   Operation 127 'load' 'img_inT_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 128 [3/3] (1.05ns) (grouped into DSP with root node acc)   --->   "%mul_ln31 = mul i8 %img_inT_load, i8 %weightsT_load" [conv2D0.cpp:31]   --->   Operation 128 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 8> <Delay = 1.05>
ST_11 : Operation 129 [2/3] (1.05ns) (grouped into DSP with root node acc)   --->   "%mul_ln31 = mul i8 %img_inT_load, i8 %weightsT_load" [conv2D0.cpp:31]   --->   Operation 129 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 9> <Delay = 2.10>
ST_12 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node acc)   --->   "%mul_ln31 = mul i8 %img_inT_load, i8 %weightsT_load" [conv2D0.cpp:31]   --->   Operation 130 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc = add i8 %mul_ln31, i8 %acc_1" [conv2D0.cpp:31]   --->   Operation 131 'add' 'acc' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 10> <Delay = 2.10>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [conv2D0.cpp:24]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2D0.cpp:32]   --->   Operation 133 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc = add i8 %mul_ln31, i8 %acc_1" [conv2D0.cpp:31]   --->   Operation 134 'add' 'acc' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc44" [conv2D0.cpp:27]   --->   Operation 135 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 4.14>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i_2" [conv2D0.cpp:40]   --->   Operation 136 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.65ns)   --->   "%icmp_ln38 = icmp_eq  i3 %i_5, i3 4" [conv2D0.cpp:38]   --->   Operation 137 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (1.65ns)   --->   "%add_ln38 = add i3 %i_5, i3 1" [conv2D0.cpp:38]   --->   Operation 138 'add' 'add_ln38' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc69.split, void %for.end71" [conv2D0.cpp:38]   --->   Operation 139 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%img_outT_0_01_load = load i8 %img_outT_0_01" [conv2D0.cpp:40]   --->   Operation 140 'load' 'img_outT_0_01_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%img_outT_1_02_load = load i8 %img_outT_1_02" [conv2D0.cpp:40]   --->   Operation 141 'load' 'img_outT_1_02_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%img_outT_2_03_load = load i8 %img_outT_2_03" [conv2D0.cpp:40]   --->   Operation 142 'load' 'img_outT_2_03_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%img_outT_3_04_load = load i8 %img_outT_3_04" [conv2D0.cpp:40]   --->   Operation 143 'load' 'img_outT_3_04_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %i_5" [conv2D0.cpp:38]   --->   Operation 144 'zext' 'zext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [conv2D0.cpp:38]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv2D0.cpp:40]   --->   Operation 146 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i3 %i_5" [conv2D0.cpp:40]   --->   Operation 147 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.82ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %img_outT_0_01_load, i8 %img_outT_1_02_load, i8 %img_outT_2_03_load, i8 %img_outT_3_04_load, i2 %trunc_ln40" [conv2D0.cpp:40]   --->   Operation 148 'mux' 'tmp_1' <Predicate = (!icmp_ln38)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%img_out_addr = getelementptr i8 %img_out, i64 0, i64 %zext_ln38" [conv2D0.cpp:40]   --->   Operation 149 'getelementptr' 'img_out_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln40 = store i8 %tmp_1, i2 %img_out_addr" [conv2D0.cpp:40]   --->   Operation 150 'store' 'store_ln40' <Predicate = (!icmp_ln38)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_14 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln38 = store i3 %add_ln38, i3 %i_2" [conv2D0.cpp:38]   --->   Operation 151 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc69" [conv2D0.cpp:38]   --->   Operation 152 'br' 'br_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [conv2D0.cpp:41]   --->   Operation 153 'ret' 'ret_ln41' <Predicate = (icmp_ln38)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 5 bit ('i', conv2D0.cpp:13) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln13', conv2D0.cpp:13) of constant 0 on local variable 'i', conv2D0.cpp:13 [14]  (1.588 ns)

 <State 2>: 3.368ns
The critical path consists of the following:
	'load' operation 5 bit ('i', conv2D0.cpp:13) on local variable 'i', conv2D0.cpp:13 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', conv2D0.cpp:13) [18]  (1.780 ns)
	'store' operation 0 bit ('store_ln16', conv2D0.cpp:16) of constant 0 on local variable 'i', conv2D0.cpp:16 [33]  (1.588 ns)

 <State 3>: 4.644ns
The critical path consists of the following:
	'load' operation 8 bit ('img_in_load', conv2D0.cpp:15) on array 'img_in' [26]  (2.322 ns)
	'store' operation 0 bit ('store_ln15', conv2D0.cpp:15) of variable 'img_in_load', conv2D0.cpp:15 on array 'img_inT', conv2D0.cpp:9 [28]  (2.322 ns)

 <State 4>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i', conv2D0.cpp:16) on local variable 'i', conv2D0.cpp:16 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln16', conv2D0.cpp:16) [37]  (1.735 ns)
	'store' operation 0 bit ('store_ln20', conv2D0.cpp:20) of constant 0 on local variable 'orow', conv2D0.cpp:20 [56]  (1.588 ns)

 <State 5>: 4.644ns
The critical path consists of the following:
	'load' operation 8 bit ('weights_load', conv2D0.cpp:18) on array 'weights' [45]  (2.322 ns)
	'store' operation 0 bit ('store_ln18', conv2D0.cpp:18) of variable 'weights_load', conv2D0.cpp:18 on array 'weightsT', conv2D0.cpp:11 [47]  (2.322 ns)

 <State 6>: 3.153ns
The critical path consists of the following:
	'load' operation 2 bit ('orow') on local variable 'orow', conv2D0.cpp:20 [59]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', conv2D0.cpp:20) [60]  (1.565 ns)
	'store' operation 0 bit ('store_ln38', conv2D0.cpp:38) of constant 0 on local variable 'i', conv2D0.cpp:38 [139]  (1.588 ns)

 <State 7>: 3.153ns
The critical path consists of the following:
	'phi' operation 2 bit ('ocol', conv2D0.cpp:22) with incoming values : ('add_ln22', conv2D0.cpp:22) [70]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', conv2D0.cpp:22) [71]  (1.565 ns)
	'store' operation 0 bit ('store_ln20', conv2D0.cpp:20) of variable 'add_ln20', conv2D0.cpp:20 on local variable 'orow', conv2D0.cpp:20 [135]  (1.588 ns)

 <State 8>: 1.860ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln31', conv2D0.cpp:31) of variable 'acc' on local variable 'img_outT_0_01' [127]  (0.000 ns)
	blocking operation 1.86009 ns on control path)

 <State 9>: 4.057ns
The critical path consists of the following:
	'phi' operation 2 bit ('kcol', conv2D0.cpp:27) with incoming values : ('add_ln27', conv2D0.cpp:27) [93]  (0.000 ns)
	'add' operation 4 bit ('add_ln29', conv2D0.cpp:29) [102]  (1.735 ns)
	'getelementptr' operation 4 bit ('weightsT_addr_1', conv2D0.cpp:31) [107]  (0.000 ns)
	'load' operation 8 bit ('weightsT_load', conv2D0.cpp:31) on array 'weightsT', conv2D0.cpp:11 [108]  (2.322 ns)

 <State 10>: 3.372ns
The critical path consists of the following:
	'load' operation 8 bit ('weightsT_load', conv2D0.cpp:31) on array 'weightsT', conv2D0.cpp:11 [108]  (2.322 ns)
	'mul' operation 8 bit of DSP[112] ('mul_ln31', conv2D0.cpp:31) [111]  (1.050 ns)

 <State 11>: 1.050ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[112] ('mul_ln31', conv2D0.cpp:31) [111]  (1.050 ns)

 <State 12>: 2.100ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[112] ('mul_ln31', conv2D0.cpp:31) [111]  (0.000 ns)
	'add' operation 8 bit of DSP[112] ('acc', conv2D0.cpp:31) [112]  (2.100 ns)

 <State 13>: 2.100ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[112] ('acc', conv2D0.cpp:31) [112]  (2.100 ns)

 <State 14>: 4.149ns
The critical path consists of the following:
	'load' operation 3 bit ('i', conv2D0.cpp:40) on local variable 'i', conv2D0.cpp:38 [142]  (0.000 ns)
	'mux' operation 8 bit ('tmp_1', conv2D0.cpp:40) [155]  (1.827 ns)
	'store' operation 0 bit ('store_ln40', conv2D0.cpp:40) of variable 'tmp_1', conv2D0.cpp:40 on array 'img_out' [157]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
