#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 28 19:07:45 2024
# Process ID: 4292
# Current directory: E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11984 E:\Vivado\Gate_Level_Designs\full_adder_using_two_half_adder\full_adder_using_two_half_adder.xpr
# Log file: E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/vivado.log
# Journal file: E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: full_adder_using_two_half_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 886.270 ; gain = 96.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'full_adder_using_two_half_adder' [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_using_two_half_adder' (2#1) [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 940.965 ; gain = 151.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 940.965 ; gain = 151.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 940.965 ; gain = 151.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1490.047 ; gain = 700.117
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1490.047 ; gain = 700.117
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'full_adder_using_two_half_adder' [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:23]
ERROR: [Synth 8-439] module 'half_adder' not found [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:28]
ERROR: [Synth 8-6156] failed synthesizing module 'full_adder_using_two_half_adder' [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1516.168 ; gain = 26.121
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
close [ open E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v w ]
add_files E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_using_two_half_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj full_adder_using_two_half_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_using_two_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_using_two_half_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto edf306b48574461d88b192d80e8cee03 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_using_two_half_adder_tb_behav xil_defaultlib.full_adder_using_two_half_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder_using_two_half_adder
Compiling module xil_defaultlib.full_adder_using_two_half_adder_...
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_adder_using_two_half_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_adder_using_two_half_adder_tb_behav -key {Behavioral:sim_1:Functional:full_adder_using_two_half_adder_tb} -tclbatch {full_adder_using_two_half_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source full_adder_using_two_half_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_adder_using_two_half_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1516.645 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: full_adder_using_two_half_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1516.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'full_adder_using_two_half_adder' [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_using_two_half_adder' (2#1) [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1516.645 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1516.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1516.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.531 ; gain = 28.887
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.531 ; gain = 28.887
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property target_simulator ModelSim [current_project]
config_webtalk -user on
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v:]
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6d\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_using_two_half_adder_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {full_adder_using_two_half_adder_tb_compile.do}
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Copying C:/modeltech64_10.6d/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:57:43 on Jul 28,2024
# vlog -64 -incr -work xil_defaultlib ../../../../full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v ../../../../full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v ../../../../full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v 
# -- Compiling module full_adder_using_two_half_adder
# -- Compiling module half_adder
# -- Compiling module full_adder_using_two_half_adder_tb
# 
# Top level modules:
# 	full_adder_using_two_half_adder_tb
# End time: 19:57:43 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:57:43 on Jul 28,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:57:44 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/modelsim'
Program launched (PID=8180)
set_property target_simulator XSim [current_project]
update_ip_catalog
update_ip_catalog
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 19:59:33 2024...
