Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 10 11:18:33 2020
| Host         : robuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 263 register/latch pins with no clock driven by root clock pin: clk_div/o_50MHz_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 910 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.337        0.000                      0                  342        0.136        0.000                      0                  342        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.337        0.000                      0                  342        0.136        0.000                      0                  342        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 image_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/color_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 2.189ns (28.666%)  route 5.447ns (71.334%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  image_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  image_rom_address_reg[0]/Q
                         net (fo=234, routed)         2.238     7.846    mnist_dataset/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.148     7.994 r  mnist_dataset/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[627]_INST_0/O
                         net (fo=2, routed)           0.857     8.851    graphics_top/display_image/spo[627]
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.328     9.179 r  graphics_top/display_image/color_reg[0]_i_319/O
                         net (fo=1, routed)           0.567     9.746    graphics_top/display_image/color_reg[0]_i_319_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.870 r  graphics_top/display_image/color_reg[0]_i_156/O
                         net (fo=1, routed)           0.000     9.870    graphics_top/display_image/color_reg[0]_i_156_n_0
    SLICE_X11Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    10.082 r  graphics_top/display_image/color_reg_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    10.082    graphics_top/display_image/color_reg_reg[0]_i_75_n_0
    SLICE_X11Y4          MUXF8 (Prop_muxf8_I1_O)      0.094    10.176 r  graphics_top/display_image/color_reg_reg[0]_i_34/O
                         net (fo=1, routed)           0.726    10.902    graphics_top/display_image/color_reg_reg[0]_i_34_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.316    11.218 r  graphics_top/display_image/color_reg[0]_i_11/O
                         net (fo=1, routed)           0.000    11.218    graphics_top/display_image/color_reg[0]_i_11_n_0
    SLICE_X9Y4           MUXF7 (Prop_muxf7_I0_O)      0.212    11.430 r  graphics_top/display_image/color_reg_reg[0]_i_5/O
                         net (fo=1, routed)           1.060    12.490    graphics_top/display_image/color_reg_reg[0]_i_5_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.299    12.789 r  graphics_top/display_image/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.789    graphics_top/display_image/color_reg0
    SLICE_X1Y9           FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.517    14.858    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.029    15.126    graphics_top/display_image/color_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/prescaler_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.952ns (17.605%)  route 4.456ns (82.395%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.458 r  ss_display/prescaler[23]_i_1/O
                         net (fo=31, routed)          1.035    10.493    ss_display/digit_data_0
    SLICE_X35Y3          FDRE                                         r  ss_display/prescaler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    14.785    ss_display/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  ss_display/prescaler_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y3          FDRE (Setup_fdre_C_R)       -0.429    14.596    ss_display/prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/prescaler_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.952ns (17.605%)  route 4.456ns (82.395%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.458 r  ss_display/prescaler[23]_i_1/O
                         net (fo=31, routed)          1.035    10.493    ss_display/digit_data_0
    SLICE_X35Y3          FDRE                                         r  ss_display/prescaler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    14.785    ss_display/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  ss_display/prescaler_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y3          FDRE (Setup_fdre_C_R)       -0.429    14.596    ss_display/prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/prescaler_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.952ns (17.605%)  route 4.456ns (82.395%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.458 r  ss_display/prescaler[23]_i_1/O
                         net (fo=31, routed)          1.035    10.493    ss_display/digit_data_0
    SLICE_X35Y3          FDRE                                         r  ss_display/prescaler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    14.785    ss_display/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  ss_display/prescaler_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y3          FDRE (Setup_fdre_C_R)       -0.429    14.596    ss_display/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/prescaler_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.952ns (17.605%)  route 4.456ns (82.395%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.458 r  ss_display/prescaler[23]_i_1/O
                         net (fo=31, routed)          1.035    10.493    ss_display/digit_data_0
    SLICE_X35Y3          FDRE                                         r  ss_display/prescaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    14.785    ss_display/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  ss_display/prescaler_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y3          FDRE (Setup_fdre_C_R)       -0.429    14.596    ss_display/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/digit_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.980ns (20.012%)  route 3.917ns (79.988%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.486 r  ss_display/digit_data[3]_i_1/O
                         net (fo=6, routed)           0.497     9.982    ss_display/digit_data[3]_i_1_n_0
    SLICE_X38Y12         FDSE                                         r  ss_display/digit_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441    14.782    ss_display/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  ss_display/digit_data_reg[0]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X38Y12         FDSE (Setup_fdse_C_S)       -0.732    14.203    ss_display/digit_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/digit_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.980ns (20.012%)  route 3.917ns (79.988%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.486 r  ss_display/digit_data[3]_i_1/O
                         net (fo=6, routed)           0.497     9.982    ss_display/digit_data[3]_i_1_n_0
    SLICE_X38Y12         FDSE                                         r  ss_display/digit_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441    14.782    ss_display/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  ss_display/digit_data_reg[1]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X38Y12         FDSE (Setup_fdse_C_S)       -0.732    14.203    ss_display/digit_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/digit_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.980ns (20.012%)  route 3.917ns (79.988%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.486 r  ss_display/digit_data[3]_i_1/O
                         net (fo=6, routed)           0.497     9.982    ss_display/digit_data[3]_i_1_n_0
    SLICE_X38Y12         FDSE                                         r  ss_display/digit_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441    14.782    ss_display/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  ss_display/digit_data_reg[2]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X38Y12         FDSE (Setup_fdse_C_S)       -0.732    14.203    ss_display/digit_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/o_digit_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.980ns (20.012%)  route 3.917ns (79.988%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.486 r  ss_display/digit_data[3]_i_1/O
                         net (fo=6, routed)           0.497     9.982    ss_display/digit_data[3]_i_1_n_0
    SLICE_X38Y12         FDSE                                         r  ss_display/o_digit_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441    14.782    ss_display/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  ss_display/o_digit_reg[0]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X38Y12         FDSE (Setup_fdse_C_S)       -0.732    14.203    ss_display/o_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 ss_display/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/o_digit_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.980ns (20.012%)  route 3.917ns (79.988%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    ss_display/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  ss_display/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ss_display/prescaler_reg[7]/Q
                         net (fo=2, routed)           0.862     6.403    ss_display/prescaler[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.527 f  ss_display/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.307     6.835    ss_display/prescaler[0]_i_7_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.959 f  ss_display/prescaler[0]_i_5/O
                         net (fo=1, routed)           0.994     7.952    ss_display/prescaler[0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.076 f  ss_display/prescaler[0]_i_2/O
                         net (fo=5, routed)           1.257     9.334    ss_display/prescaler[0]_i_2_n_0
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.486 r  ss_display/digit_data[3]_i_1/O
                         net (fo=6, routed)           0.497     9.982    ss_display/digit_data[3]_i_1_n_0
    SLICE_X38Y12         FDSE                                         r  ss_display/o_digit_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441    14.782    ss_display/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  ss_display/o_digit_reg[1]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X38Y12         FDSE (Setup_fdse_C_S)       -0.732    14.203    ss_display/o_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 graphics_top/display_borders/o_rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    graphics_top/display_borders/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  graphics_top/display_borders/o_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  graphics_top/display_borders/o_rgb_reg[3]/Q
                         net (fo=1, routed)           0.054     1.669    graphics_top/display_borders/o_rgb[3]
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.045     1.714 r  graphics_top/display_borders/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.714    graphics_top/display_borders_n_5
    SLICE_X1Y14          FDRE                                         r  graphics_top/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.988    graphics_top/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  graphics_top/rgb_reg_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     1.578    graphics_top/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 graphics_top/display_borders/o_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    graphics_top/display_borders/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  graphics_top/display_borders/o_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  graphics_top/display_borders/o_rgb_reg[11]/Q
                         net (fo=1, routed)           0.115     1.731    graphics_top/display_borders/o_rgb[11]
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.776 r  graphics_top/display_borders/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.776    graphics_top/display_borders_n_1
    SLICE_X0Y15          FDRE                                         r  graphics_top/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     1.987    graphics_top/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  graphics_top/rgb_reg_reg[11]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.091     1.579    graphics_top/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.781%)  route 0.133ns (41.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.475    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  graphics_top/vga_timing_handler/v_count_reg[0]/Q
                         net (fo=10, routed)          0.133     1.749    graphics_top/vga_timing_handler/v_count[0]
    SLICE_X1Y12          LUT5 (Prop_lut5_I1_O)        0.048     1.797 r  graphics_top/vga_timing_handler/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    graphics_top/vga_timing_handler/v_count[4]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.862     1.989    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.107     1.595    graphics_top/vga_timing_handler/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.393%)  route 0.133ns (41.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.475    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  graphics_top/vga_timing_handler/v_count_reg[0]/Q
                         net (fo=10, routed)          0.133     1.749    graphics_top/vga_timing_handler/v_count[0]
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  graphics_top/vga_timing_handler/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics_top/vga_timing_handler/v_count[2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.862     1.989    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091     1.579    graphics_top/vga_timing_handler/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.210%)  route 0.134ns (41.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.475    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  graphics_top/vga_timing_handler/v_count_reg[0]/Q
                         net (fo=10, routed)          0.134     1.750    graphics_top/vga_timing_handler/v_count[0]
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.795 r  graphics_top/vga_timing_handler/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    graphics_top/vga_timing_handler/v_count[3]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.862     1.989    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.092     1.580    graphics_top/vga_timing_handler/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ss_display/digit_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/decoder/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.341%)  route 0.172ns (47.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     1.443    ss_display/clk_IBUF_BUFG
    SLICE_X37Y12         FDSE                                         r  ss_display/digit_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  ss_display/digit_data_reg[3]/Q
                         net (fo=7, routed)           0.172     1.756    ss_display/decoder/digit_data[3]
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.048     1.804 r  ss_display/decoder/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    ss_display/decoder/seg[1]
    SLICE_X41Y12         FDRE                                         r  ss_display/decoder/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829     1.956    ss_display/decoder/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  ss_display/decoder/seg_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.107     1.585    ss_display/decoder/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ss_display/digit_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/decoder/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.022%)  route 0.145ns (40.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     1.443    ss_display/clk_IBUF_BUFG
    SLICE_X38Y12         FDSE                                         r  ss_display/digit_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  ss_display/digit_data_reg[1]/Q
                         net (fo=7, routed)           0.145     1.752    ss_display/decoder/digit_data[1]
    SLICE_X41Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.797 r  ss_display/decoder/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.797    ss_display/decoder/seg[6]
    SLICE_X41Y12         FDRE                                         r  ss_display/decoder/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829     1.956    ss_display/decoder/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  ss_display/decoder/seg_reg[6]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.092     1.570    ss_display/decoder/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ss_display/digit_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/decoder/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.942%)  route 0.172ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     1.443    ss_display/clk_IBUF_BUFG
    SLICE_X37Y12         FDSE                                         r  ss_display/digit_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  ss_display/digit_data_reg[3]/Q
                         net (fo=7, routed)           0.172     1.756    ss_display/decoder/digit_data[3]
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  ss_display/decoder/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    ss_display/decoder/seg[0]
    SLICE_X41Y12         FDRE                                         r  ss_display/decoder/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829     1.956    ss_display/decoder/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  ss_display/decoder/seg_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.091     1.569    ss_display/decoder/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_deb/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.814%)  route 0.165ns (50.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.468    reset_deb/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  reset_deb/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  reset_deb/sync_0_reg/Q
                         net (fo=1, routed)           0.165     1.797    reset_deb/sync_0_reg_n_0
    SLICE_X4Y16          FDRE                                         r  reset_deb/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.857     1.984    reset_deb/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  reset_deb/sync_1_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.075     1.560    reset_deb/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.276%)  route 0.145ns (43.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.593     1.476    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  graphics_top/vga_timing_handler/v_count_reg[8]/Q
                         net (fo=10, routed)          0.145     1.762    graphics_top/vga_timing_handler/v_count[8]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  graphics_top/vga_timing_handler/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.807    graphics_top/vga_timing_handler/v_count[8]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     1.991    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092     1.568    graphics_top/vga_timing_handler/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    btnL_deb/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    btnL_deb/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    btnL_deb/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    btnL_deb/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    btnL_deb/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    btnL_deb/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    btnL_deb/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    btnL_deb/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    btnL_deb/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/o_50MHz_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnL_deb/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    btnL_deb/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    btnL_deb/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    btnL_deb/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    btnL_deb/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    btnL_deb/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnL_deb/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnL_deb/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnL_deb/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnL_deb/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    btnL_deb/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    btnL_deb/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnL_deb/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnL_deb/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    btnL_deb/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    btnL_deb/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    btnL_deb/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    btnL_deb/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    btnL_deb/count_reg[5]/C



