================================================================================ 
Commit: 45380c5278cbeae3674e817fe845238826b7ee88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 21 11:48:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Tue Jan 7 13:10:00 2020 -0800
Change-Id: I84b59bbe53c39f242178d538ae7871f2f1aa23cc
Original commit hash: 63e2fcafdc494fb88da71945282205a369f2f7c4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4a339706538c34bbbd4f38e30013e48882c14225 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 21 11:48:56 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Enable CRSREN for ITBT PCIe RP"

This reverts commit 1f0fe9e023c7632f86d3a5fe04b2f7df8a498630.
Needs further debugging on specific devices.

Hsd-es-id: no_hsd
Original commit date: Tue Jan 7 12:06:10 2020 -0800
Change-Id: Idf1f149dc9d252c4219ece731923503603decff4
Original commit hash: 91c80055237bb791daaa291c956323f14f691747

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c

================================================================================ 
Commit: ecd79791ff318cbad7226e168c8d011c6ff3e1f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 21 11:48:54 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 7 19:22:44 2020 +0000
Original commit date: Tue Jan 7 19:22:44 2020 +0000
Original commit hash: 7eddf7e4d3857414b5c65c8e76dfd2c6b9bd839d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ffe55137a5b11f1d2cf71b885923e07ce25dd87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 21 11:48:52 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14010657135][ICL MRC][Disable XARB bubble generator feature]

MRC needs to disable the XARB bubble generator feature, due to known HW bugs that are not going to be fixed.

  XARB_CFG_BUBBLE_INJ.bubble_inj_enable_any_cas_switch = 0
  XARB_CFG_BUBBLE_INJ.bubble_inj_enable_write_switch = 0
  XARB_CFG_BUBBLE_INJ.bubble_inj_enable_read_switch = 0

Hsd-es-id: 14010657135
Original commit date: Fri Jan 3 15:12:32 2020 -0800
Change-Id: I6656636d9c39aa1ed9f2448418df1dbf0daa7b44
Original commit hash: 366628b9366dcdf2e1e0cf0f1adc5101fe4480f4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: b6e8f2112cd6bc8a8a870a6a97333c64dd2ecfa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 21 11:48:50 2020 -0800 
-------------------------------------------------------------------------------- 
[ICL] Compiler fail when SndwBeepInitDxe was set to TRUE

Include in dsc files PeiDxePchSndwLib library.

Hsd-es-id: 1507675365
Original commit date: Fri Jan 3 16:25:40 2020 +0100
Change-Id: I14e6acc461e64689331b913e6e07bee44809997b
Original commit hash: a048e1708644753264bacb850e6f3146f55df1c0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/SndwBeepInit/Dxe/SndwBeepInitDxe.c
IceLakePlatSamplePkg/Library/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxePchSndwLib/PeiDxePchSndwLib.c
IceLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: ccec71a49e47e963ee58334a1332f8af80a6a79a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 21 11:48:47 2020 -0800 
-------------------------------------------------------------------------------- 
Enable CRSREN for ITBT PCIe RP

Hsd-es-id: 22010067252
Original commit date: Mon Jan 6 14:03:13 2020 +0800
Change-Id: Ie69ebdcfb205a8d3f4469fc9fc9861f7b351e003
Original commit hash: 1f0fe9e023c7632f86d3a5fe04b2f7df8a498630

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c

================================================================================ 
Commit: ad5c7bff38111ac828a6f1181a90142041347346 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 21 11:48:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ICL] Integrate latest microcode patch

Updated microcode patch to 0x64

Hsd-es-id: no_hsd
Original commit date: Mon Jan 6 13:25:21 2020 -0800
Change-Id: I72154739c01359a45a886763be75537579703a32
Original commit hash: 03974ce9ca834e21997601461f04cee38e1dcafe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf
ORG_Release_Notes.docx
Release_Notes.docx
~$lease_Notes.docx
