<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rs780d.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/rs780d.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/rs780d.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='rs780d.h.html'>rs780d.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rs780d.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2011 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/__RS780D_H__">__RS780D_H__</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/__RS780D_H__" data-ref="_M/__RS780D_H__">__RS780D_H__</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL" data-ref="_M/CG_SPLL_FUNC_CNTL">CG_SPLL_FUNC_CNTL</dfn>                                 0x600</u></td></tr>
<tr><th id="29">29</th><td><u>#       define <dfn class="macro" id="_M/SPLL_RESET" data-ref="_M/SPLL_RESET">SPLL_RESET</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="30">30</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SLEEP" data-ref="_M/SPLL_SLEEP">SPLL_SLEEP</dfn>                                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="31">31</th><td><u>#       define <dfn class="macro" id="_M/SPLL_REF_DIV" data-ref="_M/SPLL_REF_DIV">SPLL_REF_DIV</dfn>(x)                           ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="32">32</th><td><u>#       define <dfn class="macro" id="_M/SPLL_REF_DIV_MASK" data-ref="_M/SPLL_REF_DIV_MASK">SPLL_REF_DIV_MASK</dfn>                         (7 &lt;&lt; 2)</u></td></tr>
<tr><th id="33">33</th><td><u>#       define <dfn class="macro" id="_M/SPLL_REF_DIV_SHIFT" data-ref="_M/SPLL_REF_DIV_SHIFT">SPLL_REF_DIV_SHIFT</dfn>                        2</u></td></tr>
<tr><th id="34">34</th><td><u>#       define <dfn class="macro" id="_M/SPLL_FB_DIV" data-ref="_M/SPLL_FB_DIV">SPLL_FB_DIV</dfn>(x)                            ((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="35">35</th><td><u>#       define <dfn class="macro" id="_M/SPLL_FB_DIV_MASK" data-ref="_M/SPLL_FB_DIV_MASK">SPLL_FB_DIV_MASK</dfn>                          (0xff &lt;&lt; 2)</u></td></tr>
<tr><th id="36">36</th><td><u>#       define <dfn class="macro" id="_M/SPLL_FB_DIV_SHIFT" data-ref="_M/SPLL_FB_DIV_SHIFT">SPLL_FB_DIV_SHIFT</dfn>                         2</u></td></tr>
<tr><th id="37">37</th><td><u>#       define <dfn class="macro" id="_M/SPLL_PULSEEN" data-ref="_M/SPLL_PULSEEN">SPLL_PULSEEN</dfn>                              (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="38">38</th><td><u>#       define <dfn class="macro" id="_M/SPLL_PULSENUM" data-ref="_M/SPLL_PULSENUM">SPLL_PULSENUM</dfn>(x)                          ((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="39">39</th><td><u>#       define <dfn class="macro" id="_M/SPLL_PULSENUM_MASK" data-ref="_M/SPLL_PULSENUM_MASK">SPLL_PULSENUM_MASK</dfn>                        (3 &lt;&lt; 14)</u></td></tr>
<tr><th id="40">40</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_HILEN" data-ref="_M/SPLL_SW_HILEN">SPLL_SW_HILEN</dfn>(x)                          ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="41">41</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_HILEN_MASK" data-ref="_M/SPLL_SW_HILEN_MASK">SPLL_SW_HILEN_MASK</dfn>                        (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="42">42</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_HILEN_SHIFT" data-ref="_M/SPLL_SW_HILEN_SHIFT">SPLL_SW_HILEN_SHIFT</dfn>                       16</u></td></tr>
<tr><th id="43">43</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_LOLEN" data-ref="_M/SPLL_SW_LOLEN">SPLL_SW_LOLEN</dfn>(x)                          ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="44">44</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_LOLEN_MASK" data-ref="_M/SPLL_SW_LOLEN_MASK">SPLL_SW_LOLEN_MASK</dfn>                        (0xf &lt;&lt; 20)</u></td></tr>
<tr><th id="45">45</th><td><u>#       define <dfn class="macro" id="_M/SPLL_SW_LOLEN_SHIFT" data-ref="_M/SPLL_SW_LOLEN_SHIFT">SPLL_SW_LOLEN_SHIFT</dfn>                       20</u></td></tr>
<tr><th id="46">46</th><td><u>#       define <dfn class="macro" id="_M/SPLL_DIVEN" data-ref="_M/SPLL_DIVEN">SPLL_DIVEN</dfn>                                (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="47">47</th><td><u>#       define <dfn class="macro" id="_M/SPLL_BYPASS_EN" data-ref="_M/SPLL_BYPASS_EN">SPLL_BYPASS_EN</dfn>                            (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="48">48</th><td><u>#       define <dfn class="macro" id="_M/SPLL_CHG_STATUS" data-ref="_M/SPLL_CHG_STATUS">SPLL_CHG_STATUS</dfn>                           (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="49">49</th><td><u>#       define <dfn class="macro" id="_M/SPLL_CTLREQ" data-ref="_M/SPLL_CTLREQ">SPLL_CTLREQ</dfn>                               (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="50">50</th><td><u>#       define <dfn class="macro" id="_M/SPLL_CTLACK" data-ref="_M/SPLL_CTLACK">SPLL_CTLACK</dfn>                               (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* RS780/RS880 PM */</i></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_CNTRL_REG" data-ref="_M/FVTHROT_CNTRL_REG">FVTHROT_CNTRL_REG</dfn>				0x3000</u></td></tr>
<tr><th id="54">54</th><td><u>#define		<dfn class="macro" id="_M/DONT_WAIT_FOR_FBDIV_WRAP" data-ref="_M/DONT_WAIT_FOR_FBDIV_WRAP">DONT_WAIT_FOR_FBDIV_WRAP</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/MINIMUM_CIP" data-ref="_M/MINIMUM_CIP">MINIMUM_CIP</dfn>(x)				((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/MINIMUM_CIP_SHIFT" data-ref="_M/MINIMUM_CIP_SHIFT">MINIMUM_CIP_SHIFT</dfn>			1</u></td></tr>
<tr><th id="57">57</th><td><u>#define		<dfn class="macro" id="_M/MINIMUM_CIP_MASK" data-ref="_M/MINIMUM_CIP_MASK">MINIMUM_CIP_MASK</dfn>			0x1fffffe</u></td></tr>
<tr><th id="58">58</th><td><u>#define		<dfn class="macro" id="_M/REFRESH_RATE_DIVISOR" data-ref="_M/REFRESH_RATE_DIVISOR">REFRESH_RATE_DIVISOR</dfn>(x)			((x) &lt;&lt; 25)</u></td></tr>
<tr><th id="59">59</th><td><u>#define		<dfn class="macro" id="_M/REFRESH_RATE_DIVISOR_SHIFT" data-ref="_M/REFRESH_RATE_DIVISOR_SHIFT">REFRESH_RATE_DIVISOR_SHIFT</dfn>		25</u></td></tr>
<tr><th id="60">60</th><td><u>#define		<dfn class="macro" id="_M/REFRESH_RATE_DIVISOR_MASK" data-ref="_M/REFRESH_RATE_DIVISOR_MASK">REFRESH_RATE_DIVISOR_MASK</dfn>		(0x3 &lt;&lt; 25)</u></td></tr>
<tr><th id="61">61</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_FV_THROT" data-ref="_M/ENABLE_FV_THROT">ENABLE_FV_THROT</dfn>				(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_FV_UPDATE" data-ref="_M/ENABLE_FV_UPDATE">ENABLE_FV_UPDATE</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/TREND_SEL_MODE" data-ref="_M/TREND_SEL_MODE">TREND_SEL_MODE</dfn>				(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="64">64</th><td><u>#define		<dfn class="macro" id="_M/FORCE_TREND_SEL" data-ref="_M/FORCE_TREND_SEL">FORCE_TREND_SEL</dfn>				(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="65">65</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_FV_THROT_IO" data-ref="_M/ENABLE_FV_THROT_IO">ENABLE_FV_THROT_IO</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_TARGET_REG" data-ref="_M/FVTHROT_TARGET_REG">FVTHROT_TARGET_REG</dfn>				0x3004</u></td></tr>
<tr><th id="67">67</th><td><u>#define		<dfn class="macro" id="_M/TARGET_IDLE_COUNT" data-ref="_M/TARGET_IDLE_COUNT">TARGET_IDLE_COUNT</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="68">68</th><td><u>#define		<dfn class="macro" id="_M/TARGET_IDLE_COUNT_MASK" data-ref="_M/TARGET_IDLE_COUNT_MASK">TARGET_IDLE_COUNT_MASK</dfn>			0xffffff</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/TARGET_IDLE_COUNT_SHIFT" data-ref="_M/TARGET_IDLE_COUNT_SHIFT">TARGET_IDLE_COUNT_SHIFT</dfn>			0</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_CB1" data-ref="_M/FVTHROT_CB1">FVTHROT_CB1</dfn>					0x3008</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_CB2" data-ref="_M/FVTHROT_CB2">FVTHROT_CB2</dfn>					0x300c</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_CB3" data-ref="_M/FVTHROT_CB3">FVTHROT_CB3</dfn>					0x3010</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_CB4" data-ref="_M/FVTHROT_CB4">FVTHROT_CB4</dfn>					0x3014</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_UTC0" data-ref="_M/FVTHROT_UTC0">FVTHROT_UTC0</dfn>					0x3018</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_UTC1" data-ref="_M/FVTHROT_UTC1">FVTHROT_UTC1</dfn>					0x301c</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_UTC2" data-ref="_M/FVTHROT_UTC2">FVTHROT_UTC2</dfn>					0x3020</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_UTC3" data-ref="_M/FVTHROT_UTC3">FVTHROT_UTC3</dfn>					0x3024</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_UTC4" data-ref="_M/FVTHROT_UTC4">FVTHROT_UTC4</dfn>					0x3028</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_DTC0" data-ref="_M/FVTHROT_DTC0">FVTHROT_DTC0</dfn>					0x302c</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_DTC1" data-ref="_M/FVTHROT_DTC1">FVTHROT_DTC1</dfn>					0x3030</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_DTC2" data-ref="_M/FVTHROT_DTC2">FVTHROT_DTC2</dfn>					0x3034</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_DTC3" data-ref="_M/FVTHROT_DTC3">FVTHROT_DTC3</dfn>					0x3038</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_DTC4" data-ref="_M/FVTHROT_DTC4">FVTHROT_DTC4</dfn>					0x303c</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_FBDIV_REG0" data-ref="_M/FVTHROT_FBDIV_REG0">FVTHROT_FBDIV_REG0</dfn>				0x3040</u></td></tr>
<tr><th id="85">85</th><td><u>#define		<dfn class="macro" id="_M/MIN_FEEDBACK_DIV" data-ref="_M/MIN_FEEDBACK_DIV">MIN_FEEDBACK_DIV</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="86">86</th><td><u>#define		<dfn class="macro" id="_M/MIN_FEEDBACK_DIV_MASK" data-ref="_M/MIN_FEEDBACK_DIV_MASK">MIN_FEEDBACK_DIV_MASK</dfn>			0xfff</u></td></tr>
<tr><th id="87">87</th><td><u>#define		<dfn class="macro" id="_M/MIN_FEEDBACK_DIV_SHIFT" data-ref="_M/MIN_FEEDBACK_DIV_SHIFT">MIN_FEEDBACK_DIV_SHIFT</dfn>			0</u></td></tr>
<tr><th id="88">88</th><td><u>#define		<dfn class="macro" id="_M/MAX_FEEDBACK_DIV" data-ref="_M/MAX_FEEDBACK_DIV">MAX_FEEDBACK_DIV</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="89">89</th><td><u>#define		<dfn class="macro" id="_M/MAX_FEEDBACK_DIV_MASK" data-ref="_M/MAX_FEEDBACK_DIV_MASK">MAX_FEEDBACK_DIV_MASK</dfn>			(0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="90">90</th><td><u>#define		<dfn class="macro" id="_M/MAX_FEEDBACK_DIV_SHIFT" data-ref="_M/MAX_FEEDBACK_DIV_SHIFT">MAX_FEEDBACK_DIV_SHIFT</dfn>			12</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_FBDIV_REG1" data-ref="_M/FVTHROT_FBDIV_REG1">FVTHROT_FBDIV_REG1</dfn>				0x3044</u></td></tr>
<tr><th id="92">92</th><td><u>#define		<dfn class="macro" id="_M/MAX_FEEDBACK_STEP" data-ref="_M/MAX_FEEDBACK_STEP">MAX_FEEDBACK_STEP</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="93">93</th><td><u>#define		<dfn class="macro" id="_M/MAX_FEEDBACK_STEP_MASK" data-ref="_M/MAX_FEEDBACK_STEP_MASK">MAX_FEEDBACK_STEP_MASK</dfn>			0xfff</u></td></tr>
<tr><th id="94">94</th><td><u>#define		<dfn class="macro" id="_M/MAX_FEEDBACK_STEP_SHIFT" data-ref="_M/MAX_FEEDBACK_STEP_SHIFT">MAX_FEEDBACK_STEP_SHIFT</dfn>			0</u></td></tr>
<tr><th id="95">95</th><td><u>#define		<dfn class="macro" id="_M/STARTING_FEEDBACK_DIV" data-ref="_M/STARTING_FEEDBACK_DIV">STARTING_FEEDBACK_DIV</dfn>(x)		((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="96">96</th><td><u>#define		<dfn class="macro" id="_M/STARTING_FEEDBACK_DIV_MASK" data-ref="_M/STARTING_FEEDBACK_DIV_MASK">STARTING_FEEDBACK_DIV_MASK</dfn>		(0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="97">97</th><td><u>#define		<dfn class="macro" id="_M/STARTING_FEEDBACK_DIV_SHIFT" data-ref="_M/STARTING_FEEDBACK_DIV_SHIFT">STARTING_FEEDBACK_DIV_SHIFT</dfn>		12</u></td></tr>
<tr><th id="98">98</th><td><u>#define		<dfn class="macro" id="_M/FORCE_FEEDBACK_DIV" data-ref="_M/FORCE_FEEDBACK_DIV">FORCE_FEEDBACK_DIV</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_FBDIV_REG2" data-ref="_M/FVTHROT_FBDIV_REG2">FVTHROT_FBDIV_REG2</dfn>				0x3048</u></td></tr>
<tr><th id="100">100</th><td><u>#define		<dfn class="macro" id="_M/FORCED_FEEDBACK_DIV" data-ref="_M/FORCED_FEEDBACK_DIV">FORCED_FEEDBACK_DIV</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="101">101</th><td><u>#define		<dfn class="macro" id="_M/FORCED_FEEDBACK_DIV_MASK" data-ref="_M/FORCED_FEEDBACK_DIV_MASK">FORCED_FEEDBACK_DIV_MASK</dfn>		0xfff</u></td></tr>
<tr><th id="102">102</th><td><u>#define		<dfn class="macro" id="_M/FORCED_FEEDBACK_DIV_SHIFT" data-ref="_M/FORCED_FEEDBACK_DIV_SHIFT">FORCED_FEEDBACK_DIV_SHIFT</dfn>		0</u></td></tr>
<tr><th id="103">103</th><td><u>#define		<dfn class="macro" id="_M/FB_DIV_TIMER_VAL" data-ref="_M/FB_DIV_TIMER_VAL">FB_DIV_TIMER_VAL</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="104">104</th><td><u>#define		<dfn class="macro" id="_M/FB_DIV_TIMER_VAL_MASK" data-ref="_M/FB_DIV_TIMER_VAL_MASK">FB_DIV_TIMER_VAL_MASK</dfn>			(0xffff &lt;&lt; 12)</u></td></tr>
<tr><th id="105">105</th><td><u>#define		<dfn class="macro" id="_M/FB_DIV_TIMER_VAL_SHIFT" data-ref="_M/FB_DIV_TIMER_VAL_SHIFT">FB_DIV_TIMER_VAL_SHIFT</dfn>			12</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_FB_US_REG0" data-ref="_M/FVTHROT_FB_US_REG0">FVTHROT_FB_US_REG0</dfn>				0x304c</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_FB_US_REG1" data-ref="_M/FVTHROT_FB_US_REG1">FVTHROT_FB_US_REG1</dfn>				0x3050</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_FB_DS_REG0" data-ref="_M/FVTHROT_FB_DS_REG0">FVTHROT_FB_DS_REG0</dfn>				0x3054</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_FB_DS_REG1" data-ref="_M/FVTHROT_FB_DS_REG1">FVTHROT_FB_DS_REG1</dfn>				0x3058</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_CTRL_REG0" data-ref="_M/FVTHROT_PWM_CTRL_REG0">FVTHROT_PWM_CTRL_REG0</dfn>				0x305c</u></td></tr>
<tr><th id="111">111</th><td><u>#define		<dfn class="macro" id="_M/STARTING_PWM_HIGHTIME" data-ref="_M/STARTING_PWM_HIGHTIME">STARTING_PWM_HIGHTIME</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="112">112</th><td><u>#define		<dfn class="macro" id="_M/STARTING_PWM_HIGHTIME_MASK" data-ref="_M/STARTING_PWM_HIGHTIME_MASK">STARTING_PWM_HIGHTIME_MASK</dfn>		0xfff</u></td></tr>
<tr><th id="113">113</th><td><u>#define		<dfn class="macro" id="_M/STARTING_PWM_HIGHTIME_SHIFT" data-ref="_M/STARTING_PWM_HIGHTIME_SHIFT">STARTING_PWM_HIGHTIME_SHIFT</dfn>		0</u></td></tr>
<tr><th id="114">114</th><td><u>#define		<dfn class="macro" id="_M/NUMBER_OF_CYCLES_IN_PERIOD" data-ref="_M/NUMBER_OF_CYCLES_IN_PERIOD">NUMBER_OF_CYCLES_IN_PERIOD</dfn>(x)		((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="115">115</th><td><u>#define		<dfn class="macro" id="_M/NUMBER_OF_CYCLES_IN_PERIOD_MASK" data-ref="_M/NUMBER_OF_CYCLES_IN_PERIOD_MASK">NUMBER_OF_CYCLES_IN_PERIOD_MASK</dfn>		(0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="116">116</th><td><u>#define		<dfn class="macro" id="_M/NUMBER_OF_CYCLES_IN_PERIOD_SHIFT" data-ref="_M/NUMBER_OF_CYCLES_IN_PERIOD_SHIFT">NUMBER_OF_CYCLES_IN_PERIOD_SHIFT</dfn>	12</u></td></tr>
<tr><th id="117">117</th><td><u>#define		<dfn class="macro" id="_M/FORCE_STARTING_PWM_HIGHTIME" data-ref="_M/FORCE_STARTING_PWM_HIGHTIME">FORCE_STARTING_PWM_HIGHTIME</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="118">118</th><td><u>#define		<dfn class="macro" id="_M/INVERT_PWM_WAVEFORM" data-ref="_M/INVERT_PWM_WAVEFORM">INVERT_PWM_WAVEFORM</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_CTRL_REG1" data-ref="_M/FVTHROT_PWM_CTRL_REG1">FVTHROT_PWM_CTRL_REG1</dfn>				0x3060</u></td></tr>
<tr><th id="120">120</th><td><u>#define		<dfn class="macro" id="_M/MIN_PWM_HIGHTIME" data-ref="_M/MIN_PWM_HIGHTIME">MIN_PWM_HIGHTIME</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="121">121</th><td><u>#define		<dfn class="macro" id="_M/MIN_PWM_HIGHTIME_MASK" data-ref="_M/MIN_PWM_HIGHTIME_MASK">MIN_PWM_HIGHTIME_MASK</dfn>			0xfff</u></td></tr>
<tr><th id="122">122</th><td><u>#define		<dfn class="macro" id="_M/MIN_PWM_HIGHTIME_SHIFT" data-ref="_M/MIN_PWM_HIGHTIME_SHIFT">MIN_PWM_HIGHTIME_SHIFT</dfn>			0</u></td></tr>
<tr><th id="123">123</th><td><u>#define		<dfn class="macro" id="_M/MAX_PWM_HIGHTIME" data-ref="_M/MAX_PWM_HIGHTIME">MAX_PWM_HIGHTIME</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="124">124</th><td><u>#define		<dfn class="macro" id="_M/MAX_PWM_HIGHTIME_MASK" data-ref="_M/MAX_PWM_HIGHTIME_MASK">MAX_PWM_HIGHTIME_MASK</dfn>			(0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="125">125</th><td><u>#define		<dfn class="macro" id="_M/MAX_PWM_HIGHTIME_SHIFT" data-ref="_M/MAX_PWM_HIGHTIME_SHIFT">MAX_PWM_HIGHTIME_SHIFT</dfn>			12</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_US_REG0" data-ref="_M/FVTHROT_PWM_US_REG0">FVTHROT_PWM_US_REG0</dfn>				0x3064</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_US_REG1" data-ref="_M/FVTHROT_PWM_US_REG1">FVTHROT_PWM_US_REG1</dfn>				0x3068</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_DS_REG0" data-ref="_M/FVTHROT_PWM_DS_REG0">FVTHROT_PWM_DS_REG0</dfn>				0x306c</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_DS_REG1" data-ref="_M/FVTHROT_PWM_DS_REG1">FVTHROT_PWM_DS_REG1</dfn>				0x3070</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_STATUS_REG0" data-ref="_M/FVTHROT_STATUS_REG0">FVTHROT_STATUS_REG0</dfn>				0x3074</u></td></tr>
<tr><th id="131">131</th><td><u>#define		<dfn class="macro" id="_M/CURRENT_FEEDBACK_DIV_MASK" data-ref="_M/CURRENT_FEEDBACK_DIV_MASK">CURRENT_FEEDBACK_DIV_MASK</dfn>		0xfff</u></td></tr>
<tr><th id="132">132</th><td><u>#define		<dfn class="macro" id="_M/CURRENT_FEEDBACK_DIV_SHIFT" data-ref="_M/CURRENT_FEEDBACK_DIV_SHIFT">CURRENT_FEEDBACK_DIV_SHIFT</dfn>		0</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_STATUS_REG1" data-ref="_M/FVTHROT_STATUS_REG1">FVTHROT_STATUS_REG1</dfn>				0x3078</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_STATUS_REG2" data-ref="_M/FVTHROT_STATUS_REG2">FVTHROT_STATUS_REG2</dfn>				0x307c</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/CG_INTGFX_MISC" data-ref="_M/CG_INTGFX_MISC">CG_INTGFX_MISC</dfn>					0x3080</u></td></tr>
<tr><th id="136">136</th><td><u>#define		<dfn class="macro" id="_M/FVTHROT_VBLANK_SEL" data-ref="_M/FVTHROT_VBLANK_SEL">FVTHROT_VBLANK_SEL</dfn>			(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_FEEDBACK_DIV_REG1" data-ref="_M/FVTHROT_PWM_FEEDBACK_DIV_REG1">FVTHROT_PWM_FEEDBACK_DIV_REG1</dfn>			0x308c</u></td></tr>
<tr><th id="138">138</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_PWM_FEEDBACK_DIV" data-ref="_M/RANGE0_PWM_FEEDBACK_DIV">RANGE0_PWM_FEEDBACK_DIV</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="139">139</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_PWM_FEEDBACK_DIV_MASK" data-ref="_M/RANGE0_PWM_FEEDBACK_DIV_MASK">RANGE0_PWM_FEEDBACK_DIV_MASK</dfn>		0xfff</u></td></tr>
<tr><th id="140">140</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_PWM_FEEDBACK_DIV_SHIFT" data-ref="_M/RANGE0_PWM_FEEDBACK_DIV_SHIFT">RANGE0_PWM_FEEDBACK_DIV_SHIFT</dfn>		0</u></td></tr>
<tr><th id="141">141</th><td><u>#define		<dfn class="macro" id="_M/RANGE_PWM_FEEDBACK_DIV_EN" data-ref="_M/RANGE_PWM_FEEDBACK_DIV_EN">RANGE_PWM_FEEDBACK_DIV_EN</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_FEEDBACK_DIV_REG2" data-ref="_M/FVTHROT_PWM_FEEDBACK_DIV_REG2">FVTHROT_PWM_FEEDBACK_DIV_REG2</dfn>			0x3090</u></td></tr>
<tr><th id="143">143</th><td><u>#define		<dfn class="macro" id="_M/RANGE1_PWM_FEEDBACK_DIV" data-ref="_M/RANGE1_PWM_FEEDBACK_DIV">RANGE1_PWM_FEEDBACK_DIV</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="144">144</th><td><u>#define		<dfn class="macro" id="_M/RANGE1_PWM_FEEDBACK_DIV_MASK" data-ref="_M/RANGE1_PWM_FEEDBACK_DIV_MASK">RANGE1_PWM_FEEDBACK_DIV_MASK</dfn>		0xfff</u></td></tr>
<tr><th id="145">145</th><td><u>#define		<dfn class="macro" id="_M/RANGE1_PWM_FEEDBACK_DIV_SHIFT" data-ref="_M/RANGE1_PWM_FEEDBACK_DIV_SHIFT">RANGE1_PWM_FEEDBACK_DIV_SHIFT</dfn>		0</u></td></tr>
<tr><th id="146">146</th><td><u>#define		<dfn class="macro" id="_M/RANGE2_PWM_FEEDBACK_DIV" data-ref="_M/RANGE2_PWM_FEEDBACK_DIV">RANGE2_PWM_FEEDBACK_DIV</dfn>(x)		((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="147">147</th><td><u>#define		<dfn class="macro" id="_M/RANGE2_PWM_FEEDBACK_DIV_MASK" data-ref="_M/RANGE2_PWM_FEEDBACK_DIV_MASK">RANGE2_PWM_FEEDBACK_DIV_MASK</dfn>		(0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="148">148</th><td><u>#define		<dfn class="macro" id="_M/RANGE2_PWM_FEEDBACK_DIV_SHIFT" data-ref="_M/RANGE2_PWM_FEEDBACK_DIV_SHIFT">RANGE2_PWM_FEEDBACK_DIV_SHIFT</dfn>		12</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_FEEDBACK_DIV_REG3" data-ref="_M/FVTHROT_PWM_FEEDBACK_DIV_REG3">FVTHROT_PWM_FEEDBACK_DIV_REG3</dfn>			0x3094</u></td></tr>
<tr><th id="150">150</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_PWM" data-ref="_M/RANGE0_PWM">RANGE0_PWM</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="151">151</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_PWM_MASK" data-ref="_M/RANGE0_PWM_MASK">RANGE0_PWM_MASK</dfn>				0xfff</u></td></tr>
<tr><th id="152">152</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_PWM_SHIFT" data-ref="_M/RANGE0_PWM_SHIFT">RANGE0_PWM_SHIFT</dfn>			0</u></td></tr>
<tr><th id="153">153</th><td><u>#define		<dfn class="macro" id="_M/RANGE1_PWM" data-ref="_M/RANGE1_PWM">RANGE1_PWM</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="154">154</th><td><u>#define		<dfn class="macro" id="_M/RANGE1_PWM_MASK" data-ref="_M/RANGE1_PWM_MASK">RANGE1_PWM_MASK</dfn>				(0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="155">155</th><td><u>#define		<dfn class="macro" id="_M/RANGE1_PWM_SHIFT" data-ref="_M/RANGE1_PWM_SHIFT">RANGE1_PWM_SHIFT</dfn>			12</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_PWM_FEEDBACK_DIV_REG4" data-ref="_M/FVTHROT_PWM_FEEDBACK_DIV_REG4">FVTHROT_PWM_FEEDBACK_DIV_REG4</dfn>			0x3098</u></td></tr>
<tr><th id="157">157</th><td><u>#define		<dfn class="macro" id="_M/RANGE2_PWM" data-ref="_M/RANGE2_PWM">RANGE2_PWM</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="158">158</th><td><u>#define		<dfn class="macro" id="_M/RANGE2_PWM_MASK" data-ref="_M/RANGE2_PWM_MASK">RANGE2_PWM_MASK</dfn>				0xfff</u></td></tr>
<tr><th id="159">159</th><td><u>#define		<dfn class="macro" id="_M/RANGE2_PWM_SHIFT" data-ref="_M/RANGE2_PWM_SHIFT">RANGE2_PWM_SHIFT</dfn>			0</u></td></tr>
<tr><th id="160">160</th><td><u>#define		<dfn class="macro" id="_M/RANGE3_PWM" data-ref="_M/RANGE3_PWM">RANGE3_PWM</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="161">161</th><td><u>#define		<dfn class="macro" id="_M/RANGE3_PWM_MASK" data-ref="_M/RANGE3_PWM_MASK">RANGE3_PWM_MASK</dfn>				(0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="162">162</th><td><u>#define		<dfn class="macro" id="_M/RANGE3_PWM_SHIFT" data-ref="_M/RANGE3_PWM_SHIFT">RANGE3_PWM_SHIFT</dfn>			12</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/FVTHROT_SLOW_CLK_FEEDBACK_DIV_REG1" data-ref="_M/FVTHROT_SLOW_CLK_FEEDBACK_DIV_REG1">FVTHROT_SLOW_CLK_FEEDBACK_DIV_REG1</dfn>		0x30ac</u></td></tr>
<tr><th id="164">164</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_SLOW_CLK_FEEDBACK_DIV" data-ref="_M/RANGE0_SLOW_CLK_FEEDBACK_DIV">RANGE0_SLOW_CLK_FEEDBACK_DIV</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="165">165</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_SLOW_CLK_FEEDBACK_DIV_MASK" data-ref="_M/RANGE0_SLOW_CLK_FEEDBACK_DIV_MASK">RANGE0_SLOW_CLK_FEEDBACK_DIV_MASK</dfn>	0xfff</u></td></tr>
<tr><th id="166">166</th><td><u>#define		<dfn class="macro" id="_M/RANGE0_SLOW_CLK_FEEDBACK_DIV_SHIFT" data-ref="_M/RANGE0_SLOW_CLK_FEEDBACK_DIV_SHIFT">RANGE0_SLOW_CLK_FEEDBACK_DIV_SHIFT</dfn>	0</u></td></tr>
<tr><th id="167">167</th><td><u>#define		<dfn class="macro" id="_M/RANGE_SLOW_CLK_FEEDBACK_DIV_EN" data-ref="_M/RANGE_SLOW_CLK_FEEDBACK_DIV_EN">RANGE_SLOW_CLK_FEEDBACK_DIV_EN</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/GFX_MACRO_BYPASS_CNTL" data-ref="_M/GFX_MACRO_BYPASS_CNTL">GFX_MACRO_BYPASS_CNTL</dfn>				0x30c0</u></td></tr>
<tr><th id="170">170</th><td><u>#define		<dfn class="macro" id="_M/SPLL_BYPASS_CNTL" data-ref="_M/SPLL_BYPASS_CNTL">SPLL_BYPASS_CNTL</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="171">171</th><td><u>#define		<dfn class="macro" id="_M/UPLL_BYPASS_CNTL" data-ref="_M/UPLL_BYPASS_CNTL">UPLL_BYPASS_CNTL</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#<span data-ppcond="25">endif</span></u></td></tr>
<tr><th id="174">174</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_rs780_dpm.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_rs780_dpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
