
Final_Project_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d58  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004e64  08004e64  00005e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ee8  08004ee8  000060d8  2**0
                  CONTENTS
  4 .ARM          00000000  08004ee8  08004ee8  000060d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ee8  08004ee8  000060d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ee8  08004ee8  00005ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004eec  08004eec  00005eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  08004ef0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006cc  200000d8  08004fc8  000060d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007a4  08004fc8  000067a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000060d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d63  00000000  00000000  00006101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002db5  00000000  00000000  00017e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  0001ac20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f1f  00000000  00000000  0001bf78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d21  00000000  00000000  0001ce97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001805e  00000000  00000000  00036bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f4c4  00000000  00000000  0004ec16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de0da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005534  00000000  00000000  000de120  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000e3654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d8 	.word	0x200000d8
 8000128:	00000000 	.word	0x00000000
 800012c:	08004e4c 	.word	0x08004e4c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000dc 	.word	0x200000dc
 8000148:	08004e4c 	.word	0x08004e4c

0800014c <getKeyInput>:
	BUTTON2_GPIO_Port,
	BUTTON2_Pin
};

void getKeyInput(struct ButtonStruct* button)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button->keyBuffer[2] = button->keyBuffer[1];
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	685a      	ldr	r2, [r3, #4]
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	609a      	str	r2, [r3, #8]
	button->keyBuffer[1] = button->keyBuffer[0];
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	681a      	ldr	r2, [r3, #0]
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	605a      	str	r2, [r3, #4]

	button->keyBuffer[0] = HAL_GPIO_ReadPin(button->PORT, button->PIN);
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	69da      	ldr	r2, [r3, #28]
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	8c1b      	ldrh	r3, [r3, #32]
 800016c:	4619      	mov	r1, r3
 800016e:	4610      	mov	r0, r2
 8000170:	f001 ff04 	bl	8001f7c <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	461a      	mov	r2, r3
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	601a      	str	r2, [r3, #0]

	if ((button->keyBuffer[0] == button->keyBuffer[1]) && (button->keyBuffer[1] == button->keyBuffer[2]))
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	681a      	ldr	r2, [r3, #0]
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	685b      	ldr	r3, [r3, #4]
 8000184:	429a      	cmp	r2, r3
 8000186:	d12d      	bne.n	80001e4 <getKeyInput+0x98>
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	685a      	ldr	r2, [r3, #4]
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	689b      	ldr	r3, [r3, #8]
 8000190:	429a      	cmp	r2, r3
 8000192:	d127      	bne.n	80001e4 <getKeyInput+0x98>
	{
		if (button->keyBuffer[2] != button->keyBuffer[3])
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	689a      	ldr	r2, [r3, #8]
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	68db      	ldr	r3, [r3, #12]
 800019c:	429a      	cmp	r2, r3
 800019e:	d00e      	beq.n	80001be <getKeyInput+0x72>
		{
			button->keyBuffer[3] = button->keyBuffer[2];
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	689a      	ldr	r2, [r3, #8]
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	60da      	str	r2, [r3, #12]

			if (button->keyBuffer[3] == PRESSED_STATE)
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	68db      	ldr	r3, [r3, #12]
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d119      	bne.n	80001e4 <getKeyInput+0x98>
			{
				button->timeOutForPressed = LONG_PRESSED / 20;//read button
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	2219      	movs	r2, #25
 80001b4:	611a      	str	r2, [r3, #16]
				button->isPressed = 1;
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2201      	movs	r2, #1
 80001ba:	615a      	str	r2, [r3, #20]
					button->isLongPress = 1;
				}
			}
		}
	}
}
 80001bc:	e012      	b.n	80001e4 <getKeyInput+0x98>
			button->timeOutForPressed--;
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	691b      	ldr	r3, [r3, #16]
 80001c2:	1e5a      	subs	r2, r3, #1
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	611a      	str	r2, [r3, #16]
			if (button->timeOutForPressed <= 0)
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	691b      	ldr	r3, [r3, #16]
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	dc09      	bgt.n	80001e4 <getKeyInput+0x98>
				button->timeOutForPressed = LONG_PRESSED / 20;//read button
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2219      	movs	r2, #25
 80001d4:	611a      	str	r2, [r3, #16]
				if (button->keyBuffer[3] == PRESSED_STATE)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	68db      	ldr	r3, [r3, #12]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d102      	bne.n	80001e4 <getKeyInput+0x98>
					button->isLongPress = 1;
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	2201      	movs	r2, #1
 80001e2:	619a      	str	r2, [r3, #24]
}
 80001e4:	bf00      	nop
 80001e6:	3708      	adds	r7, #8
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bd80      	pop	{r7, pc}

080001ec <resetButton>:
	}
	return 0;
}

void resetButton(struct ButtonStruct* button)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
	button->isPressed = 0;
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	2200      	movs	r2, #0
 80001f8:	615a      	str	r2, [r3, #20]
	button->isLongPress = 0;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	2200      	movs	r2, #0
 80001fe:	619a      	str	r2, [r3, #24]
}
 8000200:	bf00      	nop
 8000202:	370c      	adds	r7, #12
 8000204:	46bd      	mov	sp, r7
 8000206:	bc80      	pop	{r7}
 8000208:	4770      	bx	lr
	...

0800020c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x27 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b086      	sub	sp, #24
 8000210:	af02      	add	r7, sp, #8
 8000212:	4603      	mov	r3, r0
 8000214:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	f023 030f 	bic.w	r3, r3, #15
 800021c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	011b      	lsls	r3, r3, #4
 8000222:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	f043 030c 	orr.w	r3, r3, #12
 800022a:	b2db      	uxtb	r3, r3
 800022c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800022e:	7bfb      	ldrb	r3, [r7, #15]
 8000230:	f043 0308 	orr.w	r3, r3, #8
 8000234:	b2db      	uxtb	r3, r3
 8000236:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000238:	7bbb      	ldrb	r3, [r7, #14]
 800023a:	f043 030c 	orr.w	r3, r3, #12
 800023e:	b2db      	uxtb	r3, r3
 8000240:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000242:	7bbb      	ldrb	r3, [r7, #14]
 8000244:	f043 0308 	orr.w	r3, r3, #8
 8000248:	b2db      	uxtb	r3, r3
 800024a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800024c:	f107 0208 	add.w	r2, r7, #8
 8000250:	2364      	movs	r3, #100	@ 0x64
 8000252:	9300      	str	r3, [sp, #0]
 8000254:	2304      	movs	r3, #4
 8000256:	214e      	movs	r1, #78	@ 0x4e
 8000258:	4803      	ldr	r0, [pc, #12]	@ (8000268 <lcd_send_cmd+0x5c>)
 800025a:	f002 f81b 	bl	8002294 <HAL_I2C_Master_Transmit>
}
 800025e:	bf00      	nop
 8000260:	3710      	adds	r7, #16
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	200000fc 	.word	0x200000fc

0800026c <lcd_send_data>:

void lcd_send_data (char data)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b086      	sub	sp, #24
 8000270:	af02      	add	r7, sp, #8
 8000272:	4603      	mov	r3, r0
 8000274:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	f023 030f 	bic.w	r3, r3, #15
 800027c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800027e:	79fb      	ldrb	r3, [r7, #7]
 8000280:	011b      	lsls	r3, r3, #4
 8000282:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000284:	7bfb      	ldrb	r3, [r7, #15]
 8000286:	f043 030d 	orr.w	r3, r3, #13
 800028a:	b2db      	uxtb	r3, r3
 800028c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800028e:	7bfb      	ldrb	r3, [r7, #15]
 8000290:	f043 0309 	orr.w	r3, r3, #9
 8000294:	b2db      	uxtb	r3, r3
 8000296:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000298:	7bbb      	ldrb	r3, [r7, #14]
 800029a:	f043 030d 	orr.w	r3, r3, #13
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80002a2:	7bbb      	ldrb	r3, [r7, #14]
 80002a4:	f043 0309 	orr.w	r3, r3, #9
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80002ac:	f107 0208 	add.w	r2, r7, #8
 80002b0:	2364      	movs	r3, #100	@ 0x64
 80002b2:	9300      	str	r3, [sp, #0]
 80002b4:	2304      	movs	r3, #4
 80002b6:	214e      	movs	r1, #78	@ 0x4e
 80002b8:	4803      	ldr	r0, [pc, #12]	@ (80002c8 <lcd_send_data+0x5c>)
 80002ba:	f001 ffeb 	bl	8002294 <HAL_I2C_Master_Transmit>
}
 80002be:	bf00      	nop
 80002c0:	3710      	adds	r7, #16
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	200000fc 	.word	0x200000fc

080002cc <lcd_init>:

void lcd_init (void) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 80002d0:	2033      	movs	r0, #51	@ 0x33
 80002d2:	f7ff ff9b 	bl	800020c <lcd_send_cmd>
	lcd_send_cmd (0x32);
 80002d6:	2032      	movs	r0, #50	@ 0x32
 80002d8:	f7ff ff98 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 80002dc:	2032      	movs	r0, #50	@ 0x32
 80002de:	f001 fac9 	bl	8001874 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 80002e2:	2028      	movs	r0, #40	@ 0x28
 80002e4:	f7ff ff92 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 80002e8:	2032      	movs	r0, #50	@ 0x32
 80002ea:	f001 fac3 	bl	8001874 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 80002ee:	2001      	movs	r0, #1
 80002f0:	f7ff ff8c 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 80002f4:	2032      	movs	r0, #50	@ 0x32
 80002f6:	f001 fabd 	bl	8001874 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 80002fa:	2006      	movs	r0, #6
 80002fc:	f7ff ff86 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 8000300:	2032      	movs	r0, #50	@ 0x32
 8000302:	f001 fab7 	bl	8001874 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 8000306:	200c      	movs	r0, #12
 8000308:	f7ff ff80 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 800030c:	2032      	movs	r0, #50	@ 0x32
 800030e:	f001 fab1 	bl	8001874 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000312:	2002      	movs	r0, #2
 8000314:	f7ff ff7a 	bl	800020c <lcd_send_cmd>
	HAL_Delay(50);
 8000318:	2032      	movs	r0, #50	@ 0x32
 800031a:	f001 faab 	bl	8001874 <HAL_Delay>
	lcd_send_cmd (0x80);
 800031e:	2080      	movs	r0, #128	@ 0x80
 8000320:	f7ff ff74 	bl	800020c <lcd_send_cmd>
}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}

08000328 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000330:	e006      	b.n	8000340 <lcd_send_string+0x18>
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	1c5a      	adds	r2, r3, #1
 8000336:	607a      	str	r2, [r7, #4]
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	4618      	mov	r0, r3
 800033c:	f7ff ff96 	bl	800026c <lcd_send_data>
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	2b00      	cmp	r3, #0
 8000346:	d1f4      	bne.n	8000332 <lcd_send_string+0xa>
}
 8000348:	bf00      	nop
 800034a:	bf00      	nop
 800034c:	3708      	adds	r7, #8
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}

08000352 <lcd_goto_XY>:
{
	lcd_send_cmd (0x01); //clear display
}

void lcd_goto_XY (int row, int col)
{
 8000352:	b580      	push	{r7, lr}
 8000354:	b084      	sub	sp, #16
 8000356:	af00      	add	r7, sp, #0
 8000358:	6078      	str	r0, [r7, #4]
 800035a:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2b01      	cmp	r3, #1
 8000360:	d108      	bne.n	8000374 <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	b2da      	uxtb	r2, r3
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	b2db      	uxtb	r3, r3
 800036a:	4413      	add	r3, r2
 800036c:	b2db      	uxtb	r3, r3
 800036e:	337f      	adds	r3, #127	@ 0x7f
 8000370:	73fb      	strb	r3, [r7, #15]
 8000372:	e008      	b.n	8000386 <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000374:	683b      	ldr	r3, [r7, #0]
 8000376:	b2db      	uxtb	r3, r3
 8000378:	3340      	adds	r3, #64	@ 0x40
 800037a:	b2db      	uxtb	r3, r3
 800037c:	b25b      	sxtb	r3, r3
 800037e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000382:	b25b      	sxtb	r3, r3
 8000384:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000386:	7bfb      	ldrb	r3, [r7, #15]
 8000388:	4618      	mov	r0, r3
 800038a:	f7ff ff3f 	bl	800020c <lcd_send_cmd>
}
 800038e:	bf00      	nop
 8000390:	3710      	adds	r7, #16
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
	...

08000398 <lcd_update>:

void lcd_update(char *label1, int time1, char *label2, int time2)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b08a      	sub	sp, #40	@ 0x28
 800039c:	af00      	add	r7, sp, #0
 800039e:	60f8      	str	r0, [r7, #12]
 80003a0:	60b9      	str	r1, [r7, #8]
 80003a2:	607a      	str	r2, [r7, #4]
 80003a4:	603b      	str	r3, [r7, #0]
	char buffer[17];
	lcd_goto_XY(1, 0);
 80003a6:	2100      	movs	r1, #0
 80003a8:	2001      	movs	r0, #1
 80003aa:	f7ff ffd2 	bl	8000352 <lcd_goto_XY>
	sprintf(buffer, "%s: %02d    ", label1, time1);
 80003ae:	f107 0014 	add.w	r0, r7, #20
 80003b2:	68bb      	ldr	r3, [r7, #8]
 80003b4:	68fa      	ldr	r2, [r7, #12]
 80003b6:	490e      	ldr	r1, [pc, #56]	@ (80003f0 <lcd_update+0x58>)
 80003b8:	f004 f898 	bl	80044ec <siprintf>
	lcd_send_string(buffer);
 80003bc:	f107 0314 	add.w	r3, r7, #20
 80003c0:	4618      	mov	r0, r3
 80003c2:	f7ff ffb1 	bl	8000328 <lcd_send_string>
	lcd_goto_XY(2, 0);
 80003c6:	2100      	movs	r1, #0
 80003c8:	2002      	movs	r0, #2
 80003ca:	f7ff ffc2 	bl	8000352 <lcd_goto_XY>
	sprintf(buffer, "%s: %02d    ", label2, time2);
 80003ce:	f107 0014 	add.w	r0, r7, #20
 80003d2:	683b      	ldr	r3, [r7, #0]
 80003d4:	687a      	ldr	r2, [r7, #4]
 80003d6:	4906      	ldr	r1, [pc, #24]	@ (80003f0 <lcd_update+0x58>)
 80003d8:	f004 f888 	bl	80044ec <siprintf>
	lcd_send_string(buffer);
 80003dc:	f107 0314 	add.w	r3, r7, #20
 80003e0:	4618      	mov	r0, r3
 80003e2:	f7ff ffa1 	bl	8000328 <lcd_send_string>
}
 80003e6:	bf00      	nop
 80003e8:	3728      	adds	r7, #40	@ 0x28
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	08004e64 	.word	0x08004e64

080003f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f8:	f001 f9da 	bl	80017b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fc:	f000 f832 	bl	8000464 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000400:	f000 f94e 	bl	80006a0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000404:	f000 f8d6 	bl	80005b4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000408:	f000 f86e 	bl	80004e8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800040c:	f000 f91e 	bl	800064c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000410:	f000 f898 	bl	8000544 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000414:	480e      	ldr	r0, [pc, #56]	@ (8000450 <main+0x5c>)
 8000416:	f002 ff95 	bl	8003344 <HAL_TIM_Base_Start_IT>

  SCH_Init();
 800041a:	f000 fbcb 	bl	8000bb4 <SCH_Init>
  lcd_init();
 800041e:	f7ff ff55 	bl	80002cc <lcd_init>

  SCH_Add_Task(blinkyLED, 0, 100);
 8000422:	2264      	movs	r2, #100	@ 0x64
 8000424:	2100      	movs	r1, #0
 8000426:	480b      	ldr	r0, [pc, #44]	@ (8000454 <main+0x60>)
 8000428:	f000 fc8c 	bl	8000d44 <SCH_Add_Task>
  SCH_Add_Task(timerRun, 0, 10);
 800042c:	220a      	movs	r2, #10
 800042e:	2100      	movs	r1, #0
 8000430:	4809      	ldr	r0, [pc, #36]	@ (8000458 <main+0x64>)
 8000432:	f000 fc87 	bl	8000d44 <SCH_Add_Task>
  SCH_Add_Task(getButtons, 0, 1);
 8000436:	2201      	movs	r2, #1
 8000438:	2100      	movs	r1, #0
 800043a:	4808      	ldr	r0, [pc, #32]	@ (800045c <main+0x68>)
 800043c:	f000 fc82 	bl	8000d44 <SCH_Add_Task>
  SCH_Add_Task(fsm, 0, 10);
 8000440:	220a      	movs	r2, #10
 8000442:	2100      	movs	r1, #0
 8000444:	4806      	ldr	r0, [pc, #24]	@ (8000460 <main+0x6c>)
 8000446:	f000 fc7d 	bl	8000d44 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 800044a:	f000 fc03 	bl	8000c54 <SCH_Dispatch_Tasks>
 800044e:	e7fc      	b.n	800044a <main+0x56>
 8000450:	200001a8 	.word	0x200001a8
 8000454:	08001245 	.word	0x08001245
 8000458:	08000e55 	.word	0x08000e55
 800045c:	08001259 	.word	0x08001259
 8000460:	08001281 	.word	0x08001281

08000464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b090      	sub	sp, #64	@ 0x40
 8000468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800046a:	f107 0318 	add.w	r3, r7, #24
 800046e:	2228      	movs	r2, #40	@ 0x28
 8000470:	2100      	movs	r1, #0
 8000472:	4618      	mov	r0, r3
 8000474:	f004 f85c 	bl	8004530 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
 800047e:	605a      	str	r2, [r3, #4]
 8000480:	609a      	str	r2, [r3, #8]
 8000482:	60da      	str	r2, [r3, #12]
 8000484:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000486:	2302      	movs	r3, #2
 8000488:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800048a:	2301      	movs	r3, #1
 800048c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800048e:	2310      	movs	r3, #16
 8000490:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000492:	2302      	movs	r3, #2
 8000494:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000496:	2300      	movs	r3, #0
 8000498:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800049a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800049e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004a0:	f107 0318 	add.w	r3, r7, #24
 80004a4:	4618      	mov	r0, r3
 80004a6:	f002 fa69 	bl	800297c <HAL_RCC_OscConfig>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80004b0:	f000 f97e 	bl	80007b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004b4:	230f      	movs	r3, #15
 80004b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004b8:	2302      	movs	r3, #2
 80004ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004bc:	2300      	movs	r3, #0
 80004be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004c6:	2300      	movs	r3, #0
 80004c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	2102      	movs	r1, #2
 80004ce:	4618      	mov	r0, r3
 80004d0:	f002 fcd6 	bl	8002e80 <HAL_RCC_ClockConfig>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80004da:	f000 f969 	bl	80007b0 <Error_Handler>
  }
}
 80004de:	bf00      	nop
 80004e0:	3740      	adds	r7, #64	@ 0x40
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
	...

080004e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004ec:	4b12      	ldr	r3, [pc, #72]	@ (8000538 <MX_I2C1_Init+0x50>)
 80004ee:	4a13      	ldr	r2, [pc, #76]	@ (800053c <MX_I2C1_Init+0x54>)
 80004f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004f2:	4b11      	ldr	r3, [pc, #68]	@ (8000538 <MX_I2C1_Init+0x50>)
 80004f4:	4a12      	ldr	r2, [pc, #72]	@ (8000540 <MX_I2C1_Init+0x58>)
 80004f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000538 <MX_I2C1_Init+0x50>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <MX_I2C1_Init+0x50>)
 8000500:	2200      	movs	r2, #0
 8000502:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000504:	4b0c      	ldr	r3, [pc, #48]	@ (8000538 <MX_I2C1_Init+0x50>)
 8000506:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800050a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800050c:	4b0a      	ldr	r3, [pc, #40]	@ (8000538 <MX_I2C1_Init+0x50>)
 800050e:	2200      	movs	r2, #0
 8000510:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000512:	4b09      	ldr	r3, [pc, #36]	@ (8000538 <MX_I2C1_Init+0x50>)
 8000514:	2200      	movs	r2, #0
 8000516:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000518:	4b07      	ldr	r3, [pc, #28]	@ (8000538 <MX_I2C1_Init+0x50>)
 800051a:	2200      	movs	r2, #0
 800051c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800051e:	4b06      	ldr	r3, [pc, #24]	@ (8000538 <MX_I2C1_Init+0x50>)
 8000520:	2200      	movs	r2, #0
 8000522:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000524:	4804      	ldr	r0, [pc, #16]	@ (8000538 <MX_I2C1_Init+0x50>)
 8000526:	f001 fd71 	bl	800200c <HAL_I2C_Init>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000530:	f000 f93e 	bl	80007b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}
 8000538:	200000fc 	.word	0x200000fc
 800053c:	40005400 	.word	0x40005400
 8000540:	000186a0 	.word	0x000186a0

08000544 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000548:	4b18      	ldr	r3, [pc, #96]	@ (80005ac <MX_SPI2_Init+0x68>)
 800054a:	4a19      	ldr	r2, [pc, #100]	@ (80005b0 <MX_SPI2_Init+0x6c>)
 800054c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800054e:	4b17      	ldr	r3, [pc, #92]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000550:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000554:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8000556:	4b15      	ldr	r3, [pc, #84]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000558:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800055c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800055e:	4b13      	ldr	r3, [pc, #76]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000560:	2200      	movs	r2, #0
 8000562:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000564:	4b11      	ldr	r3, [pc, #68]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000566:	2200      	movs	r2, #0
 8000568:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800056a:	4b10      	ldr	r3, [pc, #64]	@ (80005ac <MX_SPI2_Init+0x68>)
 800056c:	2200      	movs	r2, #0
 800056e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000570:	4b0e      	ldr	r3, [pc, #56]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000572:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000576:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000578:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <MX_SPI2_Init+0x68>)
 800057a:	2200      	movs	r2, #0
 800057c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800057e:	4b0b      	ldr	r3, [pc, #44]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000580:	2200      	movs	r2, #0
 8000582:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000584:	4b09      	ldr	r3, [pc, #36]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000586:	2200      	movs	r2, #0
 8000588:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800058a:	4b08      	ldr	r3, [pc, #32]	@ (80005ac <MX_SPI2_Init+0x68>)
 800058c:	2200      	movs	r2, #0
 800058e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000590:	4b06      	ldr	r3, [pc, #24]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000592:	220a      	movs	r2, #10
 8000594:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000596:	4805      	ldr	r0, [pc, #20]	@ (80005ac <MX_SPI2_Init+0x68>)
 8000598:	f002 fe00 	bl	800319c <HAL_SPI_Init>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 80005a2:	f000 f905 	bl	80007b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000150 	.word	0x20000150
 80005b0:	40003800 	.word	0x40003800

080005b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005ba:	f107 0308 	add.w	r3, r7, #8
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	605a      	str	r2, [r3, #4]
 80005c4:	609a      	str	r2, [r3, #8]
 80005c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005c8:	463b      	mov	r3, r7
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000648 <MX_TIM2_Init+0x94>)
 80005d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 80005d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000648 <MX_TIM2_Init+0x94>)
 80005da:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80005de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005e0:	4b19      	ldr	r3, [pc, #100]	@ (8000648 <MX_TIM2_Init+0x94>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80005e6:	4b18      	ldr	r3, [pc, #96]	@ (8000648 <MX_TIM2_Init+0x94>)
 80005e8:	2263      	movs	r2, #99	@ 0x63
 80005ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005ec:	4b16      	ldr	r3, [pc, #88]	@ (8000648 <MX_TIM2_Init+0x94>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005f2:	4b15      	ldr	r3, [pc, #84]	@ (8000648 <MX_TIM2_Init+0x94>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005f8:	4813      	ldr	r0, [pc, #76]	@ (8000648 <MX_TIM2_Init+0x94>)
 80005fa:	f002 fe53 	bl	80032a4 <HAL_TIM_Base_Init>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000604:	f000 f8d4 	bl	80007b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000608:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800060c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	4619      	mov	r1, r3
 8000614:	480c      	ldr	r0, [pc, #48]	@ (8000648 <MX_TIM2_Init+0x94>)
 8000616:	f002 ffd7 	bl	80035c8 <HAL_TIM_ConfigClockSource>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000620:	f000 f8c6 	bl	80007b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000624:	2300      	movs	r3, #0
 8000626:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000628:	2300      	movs	r3, #0
 800062a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800062c:	463b      	mov	r3, r7
 800062e:	4619      	mov	r1, r3
 8000630:	4805      	ldr	r0, [pc, #20]	@ (8000648 <MX_TIM2_Init+0x94>)
 8000632:	f003 f9b9 	bl	80039a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800063c:	f000 f8b8 	bl	80007b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000640:	bf00      	nop
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	200001a8 	.word	0x200001a8

0800064c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000650:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000652:	4a12      	ldr	r2, [pc, #72]	@ (800069c <MX_USART2_UART_Init+0x50>)
 8000654:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000656:	4b10      	ldr	r3, [pc, #64]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000658:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800065c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800065e:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000664:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800066a:	4b0b      	ldr	r3, [pc, #44]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000670:	4b09      	ldr	r3, [pc, #36]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000672:	220c      	movs	r2, #12
 8000674:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000676:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000678:	2200      	movs	r2, #0
 800067a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800067c:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 800067e:	2200      	movs	r2, #0
 8000680:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000682:	4805      	ldr	r0, [pc, #20]	@ (8000698 <MX_USART2_UART_Init+0x4c>)
 8000684:	f003 fa00 	bl	8003a88 <HAL_UART_Init>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800068e:	f000 f88f 	bl	80007b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000692:	bf00      	nop
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	200001f0 	.word	0x200001f0
 800069c:	40004400 	.word	0x40004400

080006a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b088      	sub	sp, #32
 80006a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a6:	f107 0310 	add.w	r3, r7, #16
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b4:	4b35      	ldr	r3, [pc, #212]	@ (800078c <MX_GPIO_Init+0xec>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	4a34      	ldr	r2, [pc, #208]	@ (800078c <MX_GPIO_Init+0xec>)
 80006ba:	f043 0310 	orr.w	r3, r3, #16
 80006be:	6193      	str	r3, [r2, #24]
 80006c0:	4b32      	ldr	r3, [pc, #200]	@ (800078c <MX_GPIO_Init+0xec>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	f003 0310 	and.w	r3, r3, #16
 80006c8:	60fb      	str	r3, [r7, #12]
 80006ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006cc:	4b2f      	ldr	r3, [pc, #188]	@ (800078c <MX_GPIO_Init+0xec>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	4a2e      	ldr	r2, [pc, #184]	@ (800078c <MX_GPIO_Init+0xec>)
 80006d2:	f043 0304 	orr.w	r3, r3, #4
 80006d6:	6193      	str	r3, [r2, #24]
 80006d8:	4b2c      	ldr	r3, [pc, #176]	@ (800078c <MX_GPIO_Init+0xec>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	f003 0304 	and.w	r3, r3, #4
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e4:	4b29      	ldr	r3, [pc, #164]	@ (800078c <MX_GPIO_Init+0xec>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a28      	ldr	r2, [pc, #160]	@ (800078c <MX_GPIO_Init+0xec>)
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b26      	ldr	r3, [pc, #152]	@ (800078c <MX_GPIO_Init+0xec>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f003 0308 	and.w	r3, r3, #8
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000702:	4823      	ldr	r0, [pc, #140]	@ (8000790 <MX_GPIO_Init+0xf0>)
 8000704:	f001 fc51 	bl	8001faa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LATCH_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	f244 0128 	movw	r1, #16424	@ 0x4028
 800070e:	4821      	ldr	r0, [pc, #132]	@ (8000794 <MX_GPIO_Init+0xf4>)
 8000710:	f001 fc4b 	bl	8001faa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin;
 8000714:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000718:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071a:	2300      	movs	r3, #0
 800071c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071e:	2300      	movs	r3, #0
 8000720:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 8000722:	f107 0310 	add.w	r3, r7, #16
 8000726:	4619      	mov	r1, r3
 8000728:	481b      	ldr	r0, [pc, #108]	@ (8000798 <MX_GPIO_Init+0xf8>)
 800072a:	f001 faa3 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED1_Pin|LED2_Pin;
 800072e:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000732:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000734:	2301      	movs	r3, #1
 8000736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000738:	2300      	movs	r3, #0
 800073a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073c:	2302      	movs	r3, #2
 800073e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000740:	f107 0310 	add.w	r3, r7, #16
 8000744:	4619      	mov	r1, r3
 8000746:	4812      	ldr	r0, [pc, #72]	@ (8000790 <MX_GPIO_Init+0xf0>)
 8000748:	f001 fa94 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON0_Pin;
 800074c:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8000750:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000752:	2300      	movs	r3, #0
 8000754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075a:	f107 0310 	add.w	r3, r7, #16
 800075e:	4619      	mov	r1, r3
 8000760:	480c      	ldr	r0, [pc, #48]	@ (8000794 <MX_GPIO_Init+0xf4>)
 8000762:	f001 fa87 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LATCH_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LATCH_Pin|LED3_Pin|LED4_Pin;
 8000766:	f244 0328 	movw	r3, #16424	@ 0x4028
 800076a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076c:	2301      	movs	r3, #1
 800076e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000770:	2300      	movs	r3, #0
 8000772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000774:	2302      	movs	r3, #2
 8000776:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000778:	f107 0310 	add.w	r3, r7, #16
 800077c:	4619      	mov	r1, r3
 800077e:	4805      	ldr	r0, [pc, #20]	@ (8000794 <MX_GPIO_Init+0xf4>)
 8000780:	f001 fa78 	bl	8001c74 <HAL_GPIO_Init>

}
 8000784:	bf00      	nop
 8000786:	3720      	adds	r7, #32
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40021000 	.word	0x40021000
 8000790:	40010800 	.word	0x40010800
 8000794:	40010c00 	.word	0x40010c00
 8000798:	40011000 	.word	0x40011000

0800079c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80007a4:	f000 fa12 	bl	8000bcc <SCH_Update>
}
 80007a8:	bf00      	nop
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b4:	b672      	cpsid	i
}
 80007b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b8:	bf00      	nop
 80007ba:	e7fd      	b.n	80007b8 <Error_Handler+0x8>

080007bc <List_resetNodeData>:
int32_t head = -1;
int32_t freeHead = 0;
uint32_t Error_code_G = ERROR_INIT;

void List_resetNodeData(int32_t index)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	SCH_task_G[index].data.pTask = NULL;
 80007c4:	491a      	ldr	r1, [pc, #104]	@ (8000830 <List_resetNodeData+0x74>)
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	4613      	mov	r3, r2
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	4413      	add	r3, r2
 80007ce:	00db      	lsls	r3, r3, #3
 80007d0:	440b      	add	r3, r1
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
	SCH_task_G[index].data.Delay = 0;
 80007d6:	4916      	ldr	r1, [pc, #88]	@ (8000830 <List_resetNodeData+0x74>)
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	4613      	mov	r3, r2
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	4413      	add	r3, r2
 80007e0:	00db      	lsls	r3, r3, #3
 80007e2:	440b      	add	r3, r1
 80007e4:	3304      	adds	r3, #4
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
	SCH_task_G[index].data.Period = 0;
 80007ea:	4911      	ldr	r1, [pc, #68]	@ (8000830 <List_resetNodeData+0x74>)
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	4613      	mov	r3, r2
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	4413      	add	r3, r2
 80007f4:	00db      	lsls	r3, r3, #3
 80007f6:	440b      	add	r3, r1
 80007f8:	3308      	adds	r3, #8
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
	SCH_task_G[index].data.RunMe = 0;
 80007fe:	490c      	ldr	r1, [pc, #48]	@ (8000830 <List_resetNodeData+0x74>)
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	4613      	mov	r3, r2
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	4413      	add	r3, r2
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	440b      	add	r3, r1
 800080c:	330c      	adds	r3, #12
 800080e:	2200      	movs	r2, #0
 8000810:	701a      	strb	r2, [r3, #0]
	SCH_task_G[index].data.TaskID = 0;
 8000812:	4907      	ldr	r1, [pc, #28]	@ (8000830 <List_resetNodeData+0x74>)
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	4613      	mov	r3, r2
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	4413      	add	r3, r2
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	440b      	add	r3, r1
 8000820:	3310      	adds	r3, #16
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
}
 8000826:	bf00      	nop
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr
 8000830:	20000238 	.word	0x20000238

08000834 <initFreeList>:

void initFreeList()
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
	for(int i = 0; i < SCH_MAX_TASKS - 1; ++i)
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
 800083e:	e00d      	b.n	800085c <initFreeList+0x28>
	{
		SCH_task_G[i].next = i + 1;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	1c59      	adds	r1, r3, #1
 8000844:	480c      	ldr	r0, [pc, #48]	@ (8000878 <initFreeList+0x44>)
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	4613      	mov	r3, r2
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	4413      	add	r3, r2
 800084e:	00db      	lsls	r3, r3, #3
 8000850:	4403      	add	r3, r0
 8000852:	3314      	adds	r3, #20
 8000854:	6019      	str	r1, [r3, #0]
	for(int i = 0; i < SCH_MAX_TASKS - 1; ++i)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3301      	adds	r3, #1
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2b26      	cmp	r3, #38	@ 0x26
 8000860:	ddee      	ble.n	8000840 <initFreeList+0xc>
	}
	SCH_task_G[SCH_MAX_TASKS - 1].next = -1;
 8000862:	4b05      	ldr	r3, [pc, #20]	@ (8000878 <initFreeList+0x44>)
 8000864:	f04f 32ff 	mov.w	r2, #4294967295
 8000868:	f8c3 23bc 	str.w	r2, [r3, #956]	@ 0x3bc
}
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	bc80      	pop	{r7}
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	20000238 	.word	0x20000238

0800087c <List_init>:

void List_init()
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	head = -1;
 8000880:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <List_init+0x1c>)
 8000882:	f04f 32ff 	mov.w	r2, #4294967295
 8000886:	601a      	str	r2, [r3, #0]
	freeHead = 0;
 8000888:	4b04      	ldr	r3, [pc, #16]	@ (800089c <List_init+0x20>)
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
	initFreeList();
 800088e:	f7ff ffd1 	bl	8000834 <initFreeList>
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	20000078 	.word	0x20000078
 800089c:	200005f8 	.word	0x200005f8

080008a0 <List_getFreeIndex>:

int32_t List_getFreeIndex()
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
	if(freeHead == -1)
 80008a6:	4b0e      	ldr	r3, [pc, #56]	@ (80008e0 <List_getFreeIndex+0x40>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008ae:	d102      	bne.n	80008b6 <List_getFreeIndex+0x16>
	{
		return -1;
 80008b0:	f04f 33ff 	mov.w	r3, #4294967295
 80008b4:	e00f      	b.n	80008d6 <List_getFreeIndex+0x36>
	}
	int32_t freeIndex = freeHead;
 80008b6:	4b0a      	ldr	r3, [pc, #40]	@ (80008e0 <List_getFreeIndex+0x40>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	607b      	str	r3, [r7, #4]
	freeHead = SCH_task_G[freeHead].next;
 80008bc:	4b08      	ldr	r3, [pc, #32]	@ (80008e0 <List_getFreeIndex+0x40>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4908      	ldr	r1, [pc, #32]	@ (80008e4 <List_getFreeIndex+0x44>)
 80008c2:	4613      	mov	r3, r2
 80008c4:	005b      	lsls	r3, r3, #1
 80008c6:	4413      	add	r3, r2
 80008c8:	00db      	lsls	r3, r3, #3
 80008ca:	440b      	add	r3, r1
 80008cc:	3314      	adds	r3, #20
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a03      	ldr	r2, [pc, #12]	@ (80008e0 <List_getFreeIndex+0x40>)
 80008d2:	6013      	str	r3, [r2, #0]

	return freeIndex;
 80008d4:	687b      	ldr	r3, [r7, #4]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr
 80008e0:	200005f8 	.word	0x200005f8
 80008e4:	20000238 	.word	0x20000238

080008e8 <List_freeIndex>:

void List_freeIndex(int32_t index)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
    if(index < 0 || index >= SCH_MAX_TASKS)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	db02      	blt.n	80008fc <List_freeIndex+0x14>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b27      	cmp	r3, #39	@ 0x27
 80008fa:	dd03      	ble.n	8000904 <List_freeIndex+0x1c>
    {
        Error_code_G = ERROR_SCH_EMPTY_LIST_CAN_NOT_DELETE;
 80008fc:	4b0b      	ldr	r3, [pc, #44]	@ (800092c <List_freeIndex+0x44>)
 80008fe:	2203      	movs	r2, #3
 8000900:	601a      	str	r2, [r3, #0]
        return;
 8000902:	e010      	b.n	8000926 <List_freeIndex+0x3e>
    }

	List_resetNodeData(index);
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff ff59 	bl	80007bc <List_resetNodeData>
	SCH_task_G[index].next = freeHead;
 800090a:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <List_freeIndex+0x48>)
 800090c:	6819      	ldr	r1, [r3, #0]
 800090e:	4809      	ldr	r0, [pc, #36]	@ (8000934 <List_freeIndex+0x4c>)
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	4613      	mov	r3, r2
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	4413      	add	r3, r2
 8000918:	00db      	lsls	r3, r3, #3
 800091a:	4403      	add	r3, r0
 800091c:	3314      	adds	r3, #20
 800091e:	6019      	str	r1, [r3, #0]
	freeHead = index;
 8000920:	4a03      	ldr	r2, [pc, #12]	@ (8000930 <List_freeIndex+0x48>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6013      	str	r3, [r2, #0]
}
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200005fc 	.word	0x200005fc
 8000930:	200005f8 	.word	0x200005f8
 8000934:	20000238 	.word	0x20000238

08000938 <List_isEmpty>:

uint8_t List_isEmpty()
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
	return head == -1;
 800093c:	4b05      	ldr	r3, [pc, #20]	@ (8000954 <List_isEmpty+0x1c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000944:	bf0c      	ite	eq
 8000946:	2301      	moveq	r3, #1
 8000948:	2300      	movne	r3, #0
 800094a:	b2db      	uxtb	r3, r3
}
 800094c:	4618      	mov	r0, r3
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	20000078 	.word	0x20000078

08000958 <List_insertNode>:

void List_insertNode(int32_t freeIndex)
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
	if(head == -1)//insert at head
 8000960:	4b82      	ldr	r3, [pc, #520]	@ (8000b6c <List_insertNode+0x214>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000968:	d124      	bne.n	80009b4 <List_insertNode+0x5c>
	{
		//delay=0 => run task
		if(SCH_task_G[freeIndex].data.Delay == 0)
 800096a:	4981      	ldr	r1, [pc, #516]	@ (8000b70 <List_insertNode+0x218>)
 800096c:	687a      	ldr	r2, [r7, #4]
 800096e:	4613      	mov	r3, r2
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	4413      	add	r3, r2
 8000974:	00db      	lsls	r3, r3, #3
 8000976:	440b      	add	r3, r1
 8000978:	3304      	adds	r3, #4
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d109      	bne.n	8000994 <List_insertNode+0x3c>
		{
			SCH_task_G[freeIndex].data.RunMe = 1;
 8000980:	497b      	ldr	r1, [pc, #492]	@ (8000b70 <List_insertNode+0x218>)
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	4613      	mov	r3, r2
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	4413      	add	r3, r2
 800098a:	00db      	lsls	r3, r3, #3
 800098c:	440b      	add	r3, r1
 800098e:	330c      	adds	r3, #12
 8000990:	2201      	movs	r2, #1
 8000992:	701a      	strb	r2, [r3, #0]
		}

		head = freeIndex;
 8000994:	4a75      	ldr	r2, [pc, #468]	@ (8000b6c <List_insertNode+0x214>)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6013      	str	r3, [r2, #0]
		SCH_task_G[head].next = -1;
 800099a:	4b74      	ldr	r3, [pc, #464]	@ (8000b6c <List_insertNode+0x214>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	4974      	ldr	r1, [pc, #464]	@ (8000b70 <List_insertNode+0x218>)
 80009a0:	4613      	mov	r3, r2
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	4413      	add	r3, r2
 80009a6:	00db      	lsls	r3, r3, #3
 80009a8:	440b      	add	r3, r1
 80009aa:	3314      	adds	r3, #20
 80009ac:	f04f 32ff 	mov.w	r2, #4294967295
 80009b0:	601a      	str	r2, [r3, #0]
		return;
 80009b2:	e0d6      	b.n	8000b62 <List_insertNode+0x20a>
	}
	//insert into index
	int32_t current = head;
 80009b4:	4b6d      	ldr	r3, [pc, #436]	@ (8000b6c <List_insertNode+0x214>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	60fb      	str	r3, [r7, #12]
	int32_t previous = -1;
 80009ba:	f04f 33ff 	mov.w	r3, #4294967295
 80009be:	60bb      	str	r3, [r7, #8]
	while(current != -1)
 80009c0:	e09e      	b.n	8000b00 <List_insertNode+0x1a8>
	{
		if(SCH_task_G[current].data.Delay > SCH_task_G[freeIndex].data.Delay)//insert next current
 80009c2:	496b      	ldr	r1, [pc, #428]	@ (8000b70 <List_insertNode+0x218>)
 80009c4:	68fa      	ldr	r2, [r7, #12]
 80009c6:	4613      	mov	r3, r2
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	4413      	add	r3, r2
 80009cc:	00db      	lsls	r3, r3, #3
 80009ce:	440b      	add	r3, r1
 80009d0:	3304      	adds	r3, #4
 80009d2:	6819      	ldr	r1, [r3, #0]
 80009d4:	4866      	ldr	r0, [pc, #408]	@ (8000b70 <List_insertNode+0x218>)
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	4613      	mov	r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4413      	add	r3, r2
 80009de:	00db      	lsls	r3, r3, #3
 80009e0:	4403      	add	r3, r0
 80009e2:	3304      	adds	r3, #4
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4299      	cmp	r1, r3
 80009e8:	d962      	bls.n	8000ab0 <List_insertNode+0x158>
		{
			if(SCH_task_G[freeIndex].data.Delay == 0)
 80009ea:	4961      	ldr	r1, [pc, #388]	@ (8000b70 <List_insertNode+0x218>)
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	4613      	mov	r3, r2
 80009f0:	005b      	lsls	r3, r3, #1
 80009f2:	4413      	add	r3, r2
 80009f4:	00db      	lsls	r3, r3, #3
 80009f6:	440b      	add	r3, r1
 80009f8:	3304      	adds	r3, #4
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d109      	bne.n	8000a14 <List_insertNode+0xbc>
			{
				SCH_task_G[freeIndex].data.RunMe = 1;
 8000a00:	495b      	ldr	r1, [pc, #364]	@ (8000b70 <List_insertNode+0x218>)
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	4613      	mov	r3, r2
 8000a06:	005b      	lsls	r3, r3, #1
 8000a08:	4413      	add	r3, r2
 8000a0a:	00db      	lsls	r3, r3, #3
 8000a0c:	440b      	add	r3, r1
 8000a0e:	330c      	adds	r3, #12
 8000a10:	2201      	movs	r2, #1
 8000a12:	701a      	strb	r2, [r3, #0]
			}

			SCH_task_G[freeIndex].next = current;
 8000a14:	4956      	ldr	r1, [pc, #344]	@ (8000b70 <List_insertNode+0x218>)
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	4613      	mov	r3, r2
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	4413      	add	r3, r2
 8000a1e:	00db      	lsls	r3, r3, #3
 8000a20:	440b      	add	r3, r1
 8000a22:	3314      	adds	r3, #20
 8000a24:	68fa      	ldr	r2, [r7, #12]
 8000a26:	601a      	str	r2, [r3, #0]
			if(previous == -1)
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a2e:	d103      	bne.n	8000a38 <List_insertNode+0xe0>
			{
				head = freeIndex;
 8000a30:	4a4e      	ldr	r2, [pc, #312]	@ (8000b6c <List_insertNode+0x214>)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6013      	str	r3, [r2, #0]
 8000a36:	e009      	b.n	8000a4c <List_insertNode+0xf4>
			}
			else
			{
				SCH_task_G[previous].next = freeIndex;
 8000a38:	494d      	ldr	r1, [pc, #308]	@ (8000b70 <List_insertNode+0x218>)
 8000a3a:	68ba      	ldr	r2, [r7, #8]
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	005b      	lsls	r3, r3, #1
 8000a40:	4413      	add	r3, r2
 8000a42:	00db      	lsls	r3, r3, #3
 8000a44:	440b      	add	r3, r1
 8000a46:	3314      	adds	r3, #20
 8000a48:	687a      	ldr	r2, [r7, #4]
 8000a4a:	601a      	str	r2, [r3, #0]
			}
			//The task behind need to minus by the new task delay
			SCH_task_G[current].data.Delay -= SCH_task_G[freeIndex].data.Delay;
 8000a4c:	4948      	ldr	r1, [pc, #288]	@ (8000b70 <List_insertNode+0x218>)
 8000a4e:	68fa      	ldr	r2, [r7, #12]
 8000a50:	4613      	mov	r3, r2
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	4413      	add	r3, r2
 8000a56:	00db      	lsls	r3, r3, #3
 8000a58:	440b      	add	r3, r1
 8000a5a:	3304      	adds	r3, #4
 8000a5c:	6819      	ldr	r1, [r3, #0]
 8000a5e:	4844      	ldr	r0, [pc, #272]	@ (8000b70 <List_insertNode+0x218>)
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	4613      	mov	r3, r2
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	4413      	add	r3, r2
 8000a68:	00db      	lsls	r3, r3, #3
 8000a6a:	4403      	add	r3, r0
 8000a6c:	3304      	adds	r3, #4
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	1ac9      	subs	r1, r1, r3
 8000a72:	483f      	ldr	r0, [pc, #252]	@ (8000b70 <List_insertNode+0x218>)
 8000a74:	68fa      	ldr	r2, [r7, #12]
 8000a76:	4613      	mov	r3, r2
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	4413      	add	r3, r2
 8000a7c:	00db      	lsls	r3, r3, #3
 8000a7e:	4403      	add	r3, r0
 8000a80:	3304      	adds	r3, #4
 8000a82:	6019      	str	r1, [r3, #0]
			if(SCH_task_G[current].data.Delay == 0)
 8000a84:	493a      	ldr	r1, [pc, #232]	@ (8000b70 <List_insertNode+0x218>)
 8000a86:	68fa      	ldr	r2, [r7, #12]
 8000a88:	4613      	mov	r3, r2
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	4413      	add	r3, r2
 8000a8e:	00db      	lsls	r3, r3, #3
 8000a90:	440b      	add	r3, r1
 8000a92:	3304      	adds	r3, #4
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d162      	bne.n	8000b60 <List_insertNode+0x208>
			{
				SCH_task_G[current].data.RunMe = 1;
 8000a9a:	4935      	ldr	r1, [pc, #212]	@ (8000b70 <List_insertNode+0x218>)
 8000a9c:	68fa      	ldr	r2, [r7, #12]
 8000a9e:	4613      	mov	r3, r2
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	4413      	add	r3, r2
 8000aa4:	00db      	lsls	r3, r3, #3
 8000aa6:	440b      	add	r3, r1
 8000aa8:	330c      	adds	r3, #12
 8000aaa:	2201      	movs	r2, #1
 8000aac:	701a      	strb	r2, [r3, #0]
			}
			return;
 8000aae:	e057      	b.n	8000b60 <List_insertNode+0x208>
		}
		//check on index, minus delay
		SCH_task_G[freeIndex].data.Delay -= SCH_task_G[current].data.Delay;
 8000ab0:	492f      	ldr	r1, [pc, #188]	@ (8000b70 <List_insertNode+0x218>)
 8000ab2:	687a      	ldr	r2, [r7, #4]
 8000ab4:	4613      	mov	r3, r2
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	4413      	add	r3, r2
 8000aba:	00db      	lsls	r3, r3, #3
 8000abc:	440b      	add	r3, r1
 8000abe:	3304      	adds	r3, #4
 8000ac0:	6819      	ldr	r1, [r3, #0]
 8000ac2:	482b      	ldr	r0, [pc, #172]	@ (8000b70 <List_insertNode+0x218>)
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	4413      	add	r3, r2
 8000acc:	00db      	lsls	r3, r3, #3
 8000ace:	4403      	add	r3, r0
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	1ac9      	subs	r1, r1, r3
 8000ad6:	4826      	ldr	r0, [pc, #152]	@ (8000b70 <List_insertNode+0x218>)
 8000ad8:	687a      	ldr	r2, [r7, #4]
 8000ada:	4613      	mov	r3, r2
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	4413      	add	r3, r2
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	4403      	add	r3, r0
 8000ae4:	3304      	adds	r3, #4
 8000ae6:	6019      	str	r1, [r3, #0]
		previous = current;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	60bb      	str	r3, [r7, #8]
		current = SCH_task_G[current].next;
 8000aec:	4920      	ldr	r1, [pc, #128]	@ (8000b70 <List_insertNode+0x218>)
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	4613      	mov	r3, r2
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	4413      	add	r3, r2
 8000af6:	00db      	lsls	r3, r3, #3
 8000af8:	440b      	add	r3, r1
 8000afa:	3314      	adds	r3, #20
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	60fb      	str	r3, [r7, #12]
	while(current != -1)
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b06:	f47f af5c 	bne.w	80009c2 <List_insertNode+0x6a>
	}

	//insert to tail, current = -1
	if(SCH_task_G[freeIndex].data.Delay == 0)//dispatch
 8000b0a:	4919      	ldr	r1, [pc, #100]	@ (8000b70 <List_insertNode+0x218>)
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	4613      	mov	r3, r2
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	4413      	add	r3, r2
 8000b14:	00db      	lsls	r3, r3, #3
 8000b16:	440b      	add	r3, r1
 8000b18:	3304      	adds	r3, #4
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d109      	bne.n	8000b34 <List_insertNode+0x1dc>
	{
		SCH_task_G[freeIndex].data.RunMe = 1;
 8000b20:	4913      	ldr	r1, [pc, #76]	@ (8000b70 <List_insertNode+0x218>)
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	4613      	mov	r3, r2
 8000b26:	005b      	lsls	r3, r3, #1
 8000b28:	4413      	add	r3, r2
 8000b2a:	00db      	lsls	r3, r3, #3
 8000b2c:	440b      	add	r3, r1
 8000b2e:	330c      	adds	r3, #12
 8000b30:	2201      	movs	r2, #1
 8000b32:	701a      	strb	r2, [r3, #0]
	}
	SCH_task_G[previous].next = freeIndex;
 8000b34:	490e      	ldr	r1, [pc, #56]	@ (8000b70 <List_insertNode+0x218>)
 8000b36:	68ba      	ldr	r2, [r7, #8]
 8000b38:	4613      	mov	r3, r2
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	4413      	add	r3, r2
 8000b3e:	00db      	lsls	r3, r3, #3
 8000b40:	440b      	add	r3, r1
 8000b42:	3314      	adds	r3, #20
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	601a      	str	r2, [r3, #0]
	SCH_task_G[freeIndex].next = -1;
 8000b48:	4909      	ldr	r1, [pc, #36]	@ (8000b70 <List_insertNode+0x218>)
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	4413      	add	r3, r2
 8000b52:	00db      	lsls	r3, r3, #3
 8000b54:	440b      	add	r3, r1
 8000b56:	3314      	adds	r3, #20
 8000b58:	f04f 32ff 	mov.w	r2, #4294967295
 8000b5c:	601a      	str	r2, [r3, #0]
 8000b5e:	e000      	b.n	8000b62 <List_insertNode+0x20a>
			return;
 8000b60:	bf00      	nop
}
 8000b62:	3714      	adds	r7, #20
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bc80      	pop	{r7}
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	20000078 	.word	0x20000078
 8000b70:	20000238 	.word	0x20000238

08000b74 <List_popHead>:

void List_popHead()
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
	if(head == -1)
 8000b78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <List_popHead+0x34>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b80:	d103      	bne.n	8000b8a <List_popHead+0x16>
	{
		Error_code_G = ERROR_SCH_EMPTY_LIST_CAN_NOT_REMOVED;
 8000b82:	4b0a      	ldr	r3, [pc, #40]	@ (8000bac <List_popHead+0x38>)
 8000b84:	2202      	movs	r2, #2
 8000b86:	601a      	str	r2, [r3, #0]
		return;
 8000b88:	e00b      	b.n	8000ba2 <List_popHead+0x2e>
	}
	head = SCH_task_G[head].next;
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <List_popHead+0x34>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	4908      	ldr	r1, [pc, #32]	@ (8000bb0 <List_popHead+0x3c>)
 8000b90:	4613      	mov	r3, r2
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	4413      	add	r3, r2
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	440b      	add	r3, r1
 8000b9a:	3314      	adds	r3, #20
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a02      	ldr	r2, [pc, #8]	@ (8000ba8 <List_popHead+0x34>)
 8000ba0:	6013      	str	r3, [r2, #0]
}
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr
 8000ba8:	20000078 	.word	0x20000078
 8000bac:	200005fc 	.word	0x200005fc
 8000bb0:	20000238 	.word	0x20000238

08000bb4 <SCH_Init>:

void SCH_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
	List_init();
 8000bb8:	f7ff fe60 	bl	800087c <List_init>
	Error_code_G = ERROR_INIT;
 8000bbc:	4b02      	ldr	r3, [pc, #8]	@ (8000bc8 <SCH_Init+0x14>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	200005fc 	.word	0x200005fc

08000bcc <SCH_Update>:

void SCH_Update(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	if(List_isEmpty())
 8000bd0:	f7ff feb2 	bl	8000938 <List_isEmpty>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d136      	bne.n	8000c48 <SCH_Update+0x7c>
	{
		return;
	}

	if(SCH_task_G[head].data.Delay > 0)
 8000bda:	4b1c      	ldr	r3, [pc, #112]	@ (8000c4c <SCH_Update+0x80>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	491c      	ldr	r1, [pc, #112]	@ (8000c50 <SCH_Update+0x84>)
 8000be0:	4613      	mov	r3, r2
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	4413      	add	r3, r2
 8000be6:	00db      	lsls	r3, r3, #3
 8000be8:	440b      	add	r3, r1
 8000bea:	3304      	adds	r3, #4
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d012      	beq.n	8000c18 <SCH_Update+0x4c>
	{
		SCH_task_G[head].data.Delay--;
 8000bf2:	4b16      	ldr	r3, [pc, #88]	@ (8000c4c <SCH_Update+0x80>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	4916      	ldr	r1, [pc, #88]	@ (8000c50 <SCH_Update+0x84>)
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	4413      	add	r3, r2
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	440b      	add	r3, r1
 8000c02:	3304      	adds	r3, #4
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	1e59      	subs	r1, r3, #1
 8000c08:	4811      	ldr	r0, [pc, #68]	@ (8000c50 <SCH_Update+0x84>)
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	4413      	add	r3, r2
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	4403      	add	r3, r0
 8000c14:	3304      	adds	r3, #4
 8000c16:	6019      	str	r1, [r3, #0]
	}

	if(SCH_task_G[head].data.Delay == 0)
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <SCH_Update+0x80>)
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	490c      	ldr	r1, [pc, #48]	@ (8000c50 <SCH_Update+0x84>)
 8000c1e:	4613      	mov	r3, r2
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	4413      	add	r3, r2
 8000c24:	00db      	lsls	r3, r3, #3
 8000c26:	440b      	add	r3, r1
 8000c28:	3304      	adds	r3, #4
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d10c      	bne.n	8000c4a <SCH_Update+0x7e>
	{
		SCH_task_G[head].data.RunMe = 1;
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <SCH_Update+0x80>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	4906      	ldr	r1, [pc, #24]	@ (8000c50 <SCH_Update+0x84>)
 8000c36:	4613      	mov	r3, r2
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	4413      	add	r3, r2
 8000c3c:	00db      	lsls	r3, r3, #3
 8000c3e:	440b      	add	r3, r1
 8000c40:	330c      	adds	r3, #12
 8000c42:	2201      	movs	r2, #1
 8000c44:	701a      	strb	r2, [r3, #0]
 8000c46:	e000      	b.n	8000c4a <SCH_Update+0x7e>
		return;
 8000c48:	bf00      	nop
	}
}
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20000078 	.word	0x20000078
 8000c50:	20000238 	.word	0x20000238

08000c54 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
	if(List_isEmpty())
 8000c5a:	f7ff fe6d 	bl	8000938 <List_isEmpty>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d161      	bne.n	8000d28 <SCH_Dispatch_Tasks+0xd4>
	{
		return;
	}

	int32_t current = head;
 8000c64:	4b34      	ldr	r3, [pc, #208]	@ (8000d38 <SCH_Dispatch_Tasks+0xe4>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	607b      	str	r3, [r7, #4]
	if(SCH_task_G[current].data.RunMe == 1)
 8000c6a:	4934      	ldr	r1, [pc, #208]	@ (8000d3c <SCH_Dispatch_Tasks+0xe8>)
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	4413      	add	r3, r2
 8000c74:	00db      	lsls	r3, r3, #3
 8000c76:	440b      	add	r3, r1
 8000c78:	330c      	adds	r3, #12
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d143      	bne.n	8000d08 <SCH_Dispatch_Tasks+0xb4>
	{
		SCH_task_G[current].data.pTask();
 8000c80:	492e      	ldr	r1, [pc, #184]	@ (8000d3c <SCH_Dispatch_Tasks+0xe8>)
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	4613      	mov	r3, r2
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	4413      	add	r3, r2
 8000c8a:	00db      	lsls	r3, r3, #3
 8000c8c:	440b      	add	r3, r1
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4798      	blx	r3
		SCH_task_G[current].data.RunMe = 0;
 8000c92:	492a      	ldr	r1, [pc, #168]	@ (8000d3c <SCH_Dispatch_Tasks+0xe8>)
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	4613      	mov	r3, r2
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	4413      	add	r3, r2
 8000c9c:	00db      	lsls	r3, r3, #3
 8000c9e:	440b      	add	r3, r1
 8000ca0:	330c      	adds	r3, #12
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	701a      	strb	r2, [r3, #0]

		int32_t deleted = current;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	603b      	str	r3, [r7, #0]
		List_popHead();
 8000caa:	f7ff ff63 	bl	8000b74 <List_popHead>
		if(head == -1) return; //empty list
 8000cae:	4b22      	ldr	r3, [pc, #136]	@ (8000d38 <SCH_Dispatch_Tasks+0xe4>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cb6:	d039      	beq.n	8000d2c <SCH_Dispatch_Tasks+0xd8>

		if(Error_code_G == ERROR_SCH_EMPTY_LIST_CAN_NOT_REMOVED)
 8000cb8:	4b21      	ldr	r3, [pc, #132]	@ (8000d40 <SCH_Dispatch_Tasks+0xec>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2b02      	cmp	r3, #2
 8000cbe:	d037      	beq.n	8000d30 <SCH_Dispatch_Tasks+0xdc>
		{
		    return; //avoid crash
		}
		if(SCH_task_G[deleted].data.Period == 0)
 8000cc0:	491e      	ldr	r1, [pc, #120]	@ (8000d3c <SCH_Dispatch_Tasks+0xe8>)
 8000cc2:	683a      	ldr	r2, [r7, #0]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	4413      	add	r3, r2
 8000cca:	00db      	lsls	r3, r3, #3
 8000ccc:	440b      	add	r3, r1
 8000cce:	3308      	adds	r3, #8
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d103      	bne.n	8000cde <SCH_Dispatch_Tasks+0x8a>
		{
			List_freeIndex(deleted);
 8000cd6:	6838      	ldr	r0, [r7, #0]
 8000cd8:	f7ff fe06 	bl	80008e8 <List_freeIndex>
 8000cdc:	e014      	b.n	8000d08 <SCH_Dispatch_Tasks+0xb4>
		}
		else
		{
			SCH_task_G[deleted].data.Delay = SCH_task_G[deleted].data.Period;
 8000cde:	4917      	ldr	r1, [pc, #92]	@ (8000d3c <SCH_Dispatch_Tasks+0xe8>)
 8000ce0:	683a      	ldr	r2, [r7, #0]
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	4413      	add	r3, r2
 8000ce8:	00db      	lsls	r3, r3, #3
 8000cea:	440b      	add	r3, r1
 8000cec:	3308      	adds	r3, #8
 8000cee:	6819      	ldr	r1, [r3, #0]
 8000cf0:	4812      	ldr	r0, [pc, #72]	@ (8000d3c <SCH_Dispatch_Tasks+0xe8>)
 8000cf2:	683a      	ldr	r2, [r7, #0]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	4413      	add	r3, r2
 8000cfa:	00db      	lsls	r3, r3, #3
 8000cfc:	4403      	add	r3, r0
 8000cfe:	3304      	adds	r3, #4
 8000d00:	6019      	str	r1, [r3, #0]
			List_insertNode(deleted);
 8000d02:	6838      	ldr	r0, [r7, #0]
 8000d04:	f7ff fe28 	bl	8000958 <List_insertNode>
		}
	}
	//check status
	SCH_Report_Status();
 8000d08:	f000 f86c 	bl	8000de4 <SCH_Report_Status>

	if(SCH_task_G[current].data.RunMe == 0)
 8000d0c:	490b      	ldr	r1, [pc, #44]	@ (8000d3c <SCH_Dispatch_Tasks+0xe8>)
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	4613      	mov	r3, r2
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	4413      	add	r3, r2
 8000d16:	00db      	lsls	r3, r3, #3
 8000d18:	440b      	add	r3, r1
 8000d1a:	330c      	adds	r3, #12
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d107      	bne.n	8000d32 <SCH_Dispatch_Tasks+0xde>
	{
		SCH_Go_To_Sleep();
 8000d22:	f000 f86b 	bl	8000dfc <SCH_Go_To_Sleep>
 8000d26:	e004      	b.n	8000d32 <SCH_Dispatch_Tasks+0xde>
		return;
 8000d28:	bf00      	nop
 8000d2a:	e002      	b.n	8000d32 <SCH_Dispatch_Tasks+0xde>
		if(head == -1) return; //empty list
 8000d2c:	bf00      	nop
 8000d2e:	e000      	b.n	8000d32 <SCH_Dispatch_Tasks+0xde>
		    return; //avoid crash
 8000d30:	bf00      	nop
	}
}
 8000d32:	3708      	adds	r7, #8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20000078 	.word	0x20000078
 8000d3c:	20000238 	.word	0x20000238
 8000d40:	200005fc 	.word	0x200005fc

08000d44 <SCH_Add_Task>:
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
	int32_t freeIndex = List_getFreeIndex();
 8000d50:	f7ff fda6 	bl	80008a0 <List_getFreeIndex>
 8000d54:	6178      	str	r0, [r7, #20]
	if(freeIndex == -1)
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d5c:	d105      	bne.n	8000d6a <SCH_Add_Task+0x26>
	{
		Error_code_G = ERROR_SCH_EXCEED_MAX_TASK;
 8000d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <SCH_Add_Task+0x98>)
 8000d60:	2201      	movs	r2, #1
 8000d62:	601a      	str	r2, [r3, #0]
		return UINT32_MAX;
 8000d64:	f04f 33ff 	mov.w	r3, #4294967295
 8000d68:	e034      	b.n	8000dd4 <SCH_Add_Task+0x90>
	}
	//assign data to freeIndex
	SCH_task_G[freeIndex].data.pTask = pFunction;
 8000d6a:	491d      	ldr	r1, [pc, #116]	@ (8000de0 <SCH_Add_Task+0x9c>)
 8000d6c:	697a      	ldr	r2, [r7, #20]
 8000d6e:	4613      	mov	r3, r2
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	4413      	add	r3, r2
 8000d74:	00db      	lsls	r3, r3, #3
 8000d76:	440b      	add	r3, r1
 8000d78:	68fa      	ldr	r2, [r7, #12]
 8000d7a:	601a      	str	r2, [r3, #0]
	SCH_task_G[freeIndex].data.Delay = DELAY;
 8000d7c:	4918      	ldr	r1, [pc, #96]	@ (8000de0 <SCH_Add_Task+0x9c>)
 8000d7e:	697a      	ldr	r2, [r7, #20]
 8000d80:	4613      	mov	r3, r2
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	4413      	add	r3, r2
 8000d86:	00db      	lsls	r3, r3, #3
 8000d88:	440b      	add	r3, r1
 8000d8a:	3304      	adds	r3, #4
 8000d8c:	68ba      	ldr	r2, [r7, #8]
 8000d8e:	601a      	str	r2, [r3, #0]
	SCH_task_G[freeIndex].data.Period = PERIOD;
 8000d90:	4913      	ldr	r1, [pc, #76]	@ (8000de0 <SCH_Add_Task+0x9c>)
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	4613      	mov	r3, r2
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	4413      	add	r3, r2
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	440b      	add	r3, r1
 8000d9e:	3308      	adds	r3, #8
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	601a      	str	r2, [r3, #0]
	SCH_task_G[freeIndex].data.RunMe = 0;
 8000da4:	490e      	ldr	r1, [pc, #56]	@ (8000de0 <SCH_Add_Task+0x9c>)
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	4613      	mov	r3, r2
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	4413      	add	r3, r2
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	440b      	add	r3, r1
 8000db2:	330c      	adds	r3, #12
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
	SCH_task_G[freeIndex].data.TaskID = freeIndex;
 8000db8:	6979      	ldr	r1, [r7, #20]
 8000dba:	4809      	ldr	r0, [pc, #36]	@ (8000de0 <SCH_Add_Task+0x9c>)
 8000dbc:	697a      	ldr	r2, [r7, #20]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	4413      	add	r3, r2
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	4403      	add	r3, r0
 8000dc8:	3310      	adds	r3, #16
 8000dca:	6019      	str	r1, [r3, #0]

	List_insertNode(freeIndex);
 8000dcc:	6978      	ldr	r0, [r7, #20]
 8000dce:	f7ff fdc3 	bl	8000958 <List_insertNode>
	return freeIndex; //return task ID
 8000dd2:	697b      	ldr	r3, [r7, #20]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3718      	adds	r7, #24
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	200005fc 	.word	0x200005fc
 8000de0:	20000238 	.word	0x20000238

08000de4 <SCH_Report_Status>:
		current = SCH_task_G[current].next;
	}
	return 0;
}
void SCH_Report_Status()
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
	//handle error
	//...
	Error_code_G = ERROR_INIT;
 8000de8:	4b03      	ldr	r3, [pc, #12]	@ (8000df8 <SCH_Report_Status+0x14>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
}
 8000dee:	bf00      	nop
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	200005fc 	.word	0x200005fc

08000dfc <SCH_Go_To_Sleep>:
void SCH_Go_To_Sleep()
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	//sleep mode
	HAL_SuspendTick();
 8000e00:	f000 fd5c 	bl	80018bc <HAL_SuspendTick>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000e04:	2101      	movs	r1, #1
 8000e06:	2000      	movs	r0, #0
 8000e08:	f001 fd9c 	bl	8002944 <HAL_PWR_EnterSLEEPMode>
	//After an ISR is execute: Exit sleep Mode
	HAL_ResumeTick();
 8000e0c:	f000 fd64 	bl	80018d8 <HAL_ResumeTick>
}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <setTimer>:

int timer_counter[MAX_TIMER];
int timer_flag[MAX_TIMER];

void setTimer(int index, int duration)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / MAX_TIMER;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	4a09      	ldr	r2, [pc, #36]	@ (8000e48 <setTimer+0x34>)
 8000e22:	fb82 1203 	smull	r1, r2, r2, r3
 8000e26:	1092      	asrs	r2, r2, #2
 8000e28:	17db      	asrs	r3, r3, #31
 8000e2a:	1ad2      	subs	r2, r2, r3
 8000e2c:	4907      	ldr	r1, [pc, #28]	@ (8000e4c <setTimer+0x38>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8000e34:	4a06      	ldr	r2, [pc, #24]	@ (8000e50 <setTimer+0x3c>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr
 8000e48:	66666667 	.word	0x66666667
 8000e4c:	20000600 	.word	0x20000600
 8000e50:	20000628 	.word	0x20000628

08000e54 <timerRun>:

void timerRun(){
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_TIMER; i++)
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	e01c      	b.n	8000e9a <timerRun+0x46>
	{
		if(timer_counter[i] > 0)
 8000e60:	4a12      	ldr	r2, [pc, #72]	@ (8000eac <timerRun+0x58>)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	dd13      	ble.n	8000e94 <timerRun+0x40>
		{
			timer_counter[i]--;
 8000e6c:	4a0f      	ldr	r2, [pc, #60]	@ (8000eac <timerRun+0x58>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e74:	1e5a      	subs	r2, r3, #1
 8000e76:	490d      	ldr	r1, [pc, #52]	@ (8000eac <timerRun+0x58>)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0)
 8000e7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000eac <timerRun+0x58>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	dc04      	bgt.n	8000e94 <timerRun+0x40>
			{
				timer_flag[i] = 1;
 8000e8a:	4a09      	ldr	r2, [pc, #36]	@ (8000eb0 <timerRun+0x5c>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2101      	movs	r1, #1
 8000e90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < MAX_TIMER; i++)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3301      	adds	r3, #1
 8000e98:	607b      	str	r3, [r7, #4]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2b09      	cmp	r3, #9
 8000e9e:	dddf      	ble.n	8000e60 <timerRun+0xc>
			}
		}
	}
}
 8000ea0:	bf00      	nop
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr
 8000eac:	20000600 	.word	0x20000600
 8000eb0:	20000628 	.word	0x20000628

08000eb4 <IsTimeExpired>:

int IsTimeExpired(int index)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	if(timer_flag[index] == 1){
 8000ebc:	4a06      	ldr	r2, [pc, #24]	@ (8000ed8 <IsTimeExpired+0x24>)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d101      	bne.n	8000ecc <IsTimeExpired+0x18>
		return 1;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	e000      	b.n	8000ece <IsTimeExpired+0x1a>
	}
	return 0;
 8000ecc:	2300      	movs	r3, #0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr
 8000ed8:	20000628 	.word	0x20000628

08000edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ee2:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <HAL_MspInit+0x5c>)
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	4a14      	ldr	r2, [pc, #80]	@ (8000f38 <HAL_MspInit+0x5c>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6193      	str	r3, [r2, #24]
 8000eee:	4b12      	ldr	r3, [pc, #72]	@ (8000f38 <HAL_MspInit+0x5c>)
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000efa:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <HAL_MspInit+0x5c>)
 8000efc:	69db      	ldr	r3, [r3, #28]
 8000efe:	4a0e      	ldr	r2, [pc, #56]	@ (8000f38 <HAL_MspInit+0x5c>)
 8000f00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f04:	61d3      	str	r3, [r2, #28]
 8000f06:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <HAL_MspInit+0x5c>)
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f12:	4b0a      	ldr	r3, [pc, #40]	@ (8000f3c <HAL_MspInit+0x60>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	4a04      	ldr	r2, [pc, #16]	@ (8000f3c <HAL_MspInit+0x60>)
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	3714      	adds	r7, #20
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	40010000 	.word	0x40010000

08000f40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08a      	sub	sp, #40	@ 0x28
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a1d      	ldr	r2, [pc, #116]	@ (8000fd0 <HAL_I2C_MspInit+0x90>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d132      	bne.n	8000fc6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f60:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000f62:	699b      	ldr	r3, [r3, #24]
 8000f64:	4a1b      	ldr	r2, [pc, #108]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000f66:	f043 0308 	orr.w	r3, r3, #8
 8000f6a:	6193      	str	r3, [r2, #24]
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000f6e:	699b      	ldr	r3, [r3, #24]
 8000f70:	f003 0308 	and.w	r3, r3, #8
 8000f74:	613b      	str	r3, [r7, #16]
 8000f76:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f78:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f7e:	2312      	movs	r3, #18
 8000f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f82:	2303      	movs	r3, #3
 8000f84:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4812      	ldr	r0, [pc, #72]	@ (8000fd8 <HAL_I2C_MspInit+0x98>)
 8000f8e:	f000 fe71 	bl	8001c74 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000f92:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <HAL_I2C_MspInit+0x9c>)
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa2:	f043 0302 	orr.w	r3, r3, #2
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fa8:	4a0c      	ldr	r2, [pc, #48]	@ (8000fdc <HAL_I2C_MspInit+0x9c>)
 8000faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fac:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	4a08      	ldr	r2, [pc, #32]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000fb4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fb8:	61d3      	str	r3, [r2, #28]
 8000fba:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <HAL_I2C_MspInit+0x94>)
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000fc6:	bf00      	nop
 8000fc8:	3728      	adds	r7, #40	@ 0x28
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40005400 	.word	0x40005400
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	40010c00 	.word	0x40010c00
 8000fdc:	40010000 	.word	0x40010000

08000fe0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	f107 0310 	add.w	r3, r7, #16
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a16      	ldr	r2, [pc, #88]	@ (8001054 <HAL_SPI_MspInit+0x74>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d124      	bne.n	800104a <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001000:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <HAL_SPI_MspInit+0x78>)
 8001002:	69db      	ldr	r3, [r3, #28]
 8001004:	4a14      	ldr	r2, [pc, #80]	@ (8001058 <HAL_SPI_MspInit+0x78>)
 8001006:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800100a:	61d3      	str	r3, [r2, #28]
 800100c:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <HAL_SPI_MspInit+0x78>)
 800100e:	69db      	ldr	r3, [r3, #28]
 8001010:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <HAL_SPI_MspInit+0x78>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	4a0e      	ldr	r2, [pc, #56]	@ (8001058 <HAL_SPI_MspInit+0x78>)
 800101e:	f043 0308 	orr.w	r3, r3, #8
 8001022:	6193      	str	r3, [r2, #24]
 8001024:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <HAL_SPI_MspInit+0x78>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	f003 0308 	and.w	r3, r3, #8
 800102c:	60bb      	str	r3, [r7, #8]
 800102e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001030:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001034:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	2302      	movs	r3, #2
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800103a:	2303      	movs	r3, #3
 800103c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103e:	f107 0310 	add.w	r3, r7, #16
 8001042:	4619      	mov	r1, r3
 8001044:	4805      	ldr	r0, [pc, #20]	@ (800105c <HAL_SPI_MspInit+0x7c>)
 8001046:	f000 fe15 	bl	8001c74 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800104a:	bf00      	nop
 800104c:	3720      	adds	r7, #32
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40003800 	.word	0x40003800
 8001058:	40021000 	.word	0x40021000
 800105c:	40010c00 	.word	0x40010c00

08001060 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001070:	d113      	bne.n	800109a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001072:	4b0c      	ldr	r3, [pc, #48]	@ (80010a4 <HAL_TIM_Base_MspInit+0x44>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	4a0b      	ldr	r2, [pc, #44]	@ (80010a4 <HAL_TIM_Base_MspInit+0x44>)
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	61d3      	str	r3, [r2, #28]
 800107e:	4b09      	ldr	r3, [pc, #36]	@ (80010a4 <HAL_TIM_Base_MspInit+0x44>)
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2100      	movs	r1, #0
 800108e:	201c      	movs	r0, #28
 8001090:	f000 fd07 	bl	8001aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001094:	201c      	movs	r0, #28
 8001096:	f000 fd20 	bl	8001ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40021000 	.word	0x40021000

080010a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001140 <HAL_UART_MspInit+0x98>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d137      	bne.n	8001138 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001144 <HAL_UART_MspInit+0x9c>)
 80010ca:	69db      	ldr	r3, [r3, #28]
 80010cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001144 <HAL_UART_MspInit+0x9c>)
 80010ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010d2:	61d3      	str	r3, [r2, #28]
 80010d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001144 <HAL_UART_MspInit+0x9c>)
 80010d6:	69db      	ldr	r3, [r3, #28]
 80010d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e0:	4b18      	ldr	r3, [pc, #96]	@ (8001144 <HAL_UART_MspInit+0x9c>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	4a17      	ldr	r2, [pc, #92]	@ (8001144 <HAL_UART_MspInit+0x9c>)
 80010e6:	f043 0304 	orr.w	r3, r3, #4
 80010ea:	6193      	str	r3, [r2, #24]
 80010ec:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <HAL_UART_MspInit+0x9c>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	f003 0304 	and.w	r3, r3, #4
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010f8:	2304      	movs	r3, #4
 80010fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fc:	2302      	movs	r3, #2
 80010fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001100:	2303      	movs	r3, #3
 8001102:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001104:	f107 0310 	add.w	r3, r7, #16
 8001108:	4619      	mov	r1, r3
 800110a:	480f      	ldr	r0, [pc, #60]	@ (8001148 <HAL_UART_MspInit+0xa0>)
 800110c:	f000 fdb2 	bl	8001c74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001110:	2308      	movs	r3, #8
 8001112:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0310 	add.w	r3, r7, #16
 8001120:	4619      	mov	r1, r3
 8001122:	4809      	ldr	r0, [pc, #36]	@ (8001148 <HAL_UART_MspInit+0xa0>)
 8001124:	f000 fda6 	bl	8001c74 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001128:	2200      	movs	r2, #0
 800112a:	2100      	movs	r1, #0
 800112c:	2026      	movs	r0, #38	@ 0x26
 800112e:	f000 fcb8 	bl	8001aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001132:	2026      	movs	r0, #38	@ 0x26
 8001134:	f000 fcd1 	bl	8001ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001138:	bf00      	nop
 800113a:	3720      	adds	r7, #32
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40004400 	.word	0x40004400
 8001144:	40021000 	.word	0x40021000
 8001148:	40010800 	.word	0x40010800

0800114c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <NMI_Handler+0x4>

08001154 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <HardFault_Handler+0x4>

0800115c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <MemManage_Handler+0x4>

08001164 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <BusFault_Handler+0x4>

0800116c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <UsageFault_Handler+0x4>

08001174 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr

08001180 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr

0800118c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800119c:	f000 fb4e 	bl	800183c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011a8:	4802      	ldr	r0, [pc, #8]	@ (80011b4 <TIM2_IRQHandler+0x10>)
 80011aa:	f002 f91d 	bl	80033e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200001a8 	.word	0x200001a8

080011b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011bc:	4802      	ldr	r0, [pc, #8]	@ (80011c8 <USART2_IRQHandler+0x10>)
 80011be:	f002 fcb3 	bl	8003b28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200001f0 	.word	0x200001f0

080011cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011d4:	4a14      	ldr	r2, [pc, #80]	@ (8001228 <_sbrk+0x5c>)
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <_sbrk+0x60>)
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e0:	4b13      	ldr	r3, [pc, #76]	@ (8001230 <_sbrk+0x64>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d102      	bne.n	80011ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011e8:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <_sbrk+0x64>)
 80011ea:	4a12      	ldr	r2, [pc, #72]	@ (8001234 <_sbrk+0x68>)
 80011ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ee:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <_sbrk+0x64>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4413      	add	r3, r2
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d207      	bcs.n	800120c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011fc:	f003 f9a0 	bl	8004540 <__errno>
 8001200:	4603      	mov	r3, r0
 8001202:	220c      	movs	r2, #12
 8001204:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001206:	f04f 33ff 	mov.w	r3, #4294967295
 800120a:	e009      	b.n	8001220 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800120c:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <_sbrk+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001212:	4b07      	ldr	r3, [pc, #28]	@ (8001230 <_sbrk+0x64>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4413      	add	r3, r2
 800121a:	4a05      	ldr	r2, [pc, #20]	@ (8001230 <_sbrk+0x64>)
 800121c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800121e:	68fb      	ldr	r3, [r7, #12]
}
 8001220:	4618      	mov	r0, r3
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20005000 	.word	0x20005000
 800122c:	00000400 	.word	0x00000400
 8001230:	20000650 	.word	0x20000650
 8001234:	200007a8 	.word	0x200007a8

08001238 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr

08001244 <blinkyLED>:
 *      Author: DELL
 */
#include "tasks.h"

void blinkyLED()
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001248:	2120      	movs	r1, #32
 800124a:	4802      	ldr	r0, [pc, #8]	@ (8001254 <blinkyLED+0x10>)
 800124c:	f000 fec5 	bl	8001fda <HAL_GPIO_TogglePin>
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40010800 	.word	0x40010800

08001258 <getButtons>:

void getButtons()
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	getKeyInput(&button0);
 800125c:	4805      	ldr	r0, [pc, #20]	@ (8001274 <getButtons+0x1c>)
 800125e:	f7fe ff75 	bl	800014c <getKeyInput>
	getKeyInput(&button1);
 8001262:	4805      	ldr	r0, [pc, #20]	@ (8001278 <getButtons+0x20>)
 8001264:	f7fe ff72 	bl	800014c <getKeyInput>
	getKeyInput(&button2);
 8001268:	4804      	ldr	r0, [pc, #16]	@ (800127c <getButtons+0x24>)
 800126a:	f7fe ff6f 	bl	800014c <getKeyInput>
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000000 	.word	0x20000000
 8001278:	20000024 	.word	0x20000024
 800127c:	20000048 	.word	0x20000048

08001280 <fsm>:

void fsm()
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	fsm_traffic_light();
 8001284:	f000 f802 	bl	800128c <fsm_traffic_light>
}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}

0800128c <fsm_traffic_light>:
#include "traffic_light.h"

enum TrafficLightState TRAFFIC_LIGHT_STATE = INIT;

void fsm_traffic_light()
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
    switch (TRAFFIC_LIGHT_STATE)
 8001290:	4b2d      	ldr	r3, [pc, #180]	@ (8001348 <fsm_traffic_light+0xbc>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b04      	cmp	r3, #4
 8001296:	d84b      	bhi.n	8001330 <fsm_traffic_light+0xa4>
 8001298:	a201      	add	r2, pc, #4	@ (adr r2, 80012a0 <fsm_traffic_light+0x14>)
 800129a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129e:	bf00      	nop
 80012a0:	080012b5 	.word	0x080012b5
 80012a4:	080012c1 	.word	0x080012c1
 80012a8:	080012dd 	.word	0x080012dd
 80012ac:	080012f9 	.word	0x080012f9
 80012b0:	08001315 	.word	0x08001315
    {
    case INIT:
        if (1)
        {
            init_auto_red_green();
 80012b4:	f000 f8c2 	bl	800143c <init_auto_red_green>
            TRAFFIC_LIGHT_STATE = AUTO_RED_GREEN;
 80012b8:	4b23      	ldr	r3, [pc, #140]	@ (8001348 <fsm_traffic_light+0xbc>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
        }
        break;
 80012be:	e040      	b.n	8001342 <fsm_traffic_light+0xb6>
    case AUTO_RED_GREEN:
        auto_red_green();
 80012c0:	f000 f8f8 	bl	80014b4 <auto_red_green>
        if (IsTimeExpired(TIMER_TRAFFIC_LIGHT))
 80012c4:	2006      	movs	r0, #6
 80012c6:	f7ff fdf5 	bl	8000eb4 <IsTimeExpired>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d031      	beq.n	8001334 <fsm_traffic_light+0xa8>
        {
            init_auto_red_amber();
 80012d0:	f000 f91a 	bl	8001508 <init_auto_red_amber>
            TRAFFIC_LIGHT_STATE = AUTO_RED_AMBER;
 80012d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001348 <fsm_traffic_light+0xbc>)
 80012d6:	2202      	movs	r2, #2
 80012d8:	701a      	strb	r2, [r3, #0]
        //			else if (isButtonPressed(&button0)) //
        //			{
        //				init_red_time_config();
        //				TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
        //			}
        break;
 80012da:	e02b      	b.n	8001334 <fsm_traffic_light+0xa8>
    case AUTO_RED_AMBER:
        auto_red_amber();
 80012dc:	f000 f94e 	bl	800157c <auto_red_amber>
        if (IsTimeExpired(TIMER_TRAFFIC_LIGHT))
 80012e0:	2006      	movs	r0, #6
 80012e2:	f7ff fde7 	bl	8000eb4 <IsTimeExpired>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d025      	beq.n	8001338 <fsm_traffic_light+0xac>
        {
            init_auto_green_red();
 80012ec:	f000 f970 	bl	80015d0 <init_auto_green_red>
            TRAFFIC_LIGHT_STATE = AUTO_GREEN_RED;
 80012f0:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <fsm_traffic_light+0xbc>)
 80012f2:	2203      	movs	r2, #3
 80012f4:	701a      	strb	r2, [r3, #0]
        //				else if (isButtonPressed(&button0)) //
        //				{
        //					init_red_time_config();
        //					TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
        //				}
        break;
 80012f6:	e01f      	b.n	8001338 <fsm_traffic_light+0xac>
    case AUTO_GREEN_RED:
        auto_green_red();
 80012f8:	f000 f9a6 	bl	8001648 <auto_green_red>

        if (IsTimeExpired(TIMER_TRAFFIC_LIGHT)) //
 80012fc:	2006      	movs	r0, #6
 80012fe:	f7ff fdd9 	bl	8000eb4 <IsTimeExpired>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d019      	beq.n	800133c <fsm_traffic_light+0xb0>
        {
            init_auto_amber_red();
 8001308:	f000 f9c8 	bl	800169c <init_auto_amber_red>
            TRAFFIC_LIGHT_STATE = AUTO_AMBER_RED;
 800130c:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <fsm_traffic_light+0xbc>)
 800130e:	2204      	movs	r2, #4
 8001310:	701a      	strb	r2, [r3, #0]
        //				else if (isButtonPressed(&button0)) //
        //				{
        //					init_red_time_config();
        //					TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
        //				}
        break;
 8001312:	e013      	b.n	800133c <fsm_traffic_light+0xb0>
    case AUTO_AMBER_RED:
        auto_amber_red();
 8001314:	f000 f9fc 	bl	8001710 <auto_amber_red>

        if (IsTimeExpired(TIMER_TRAFFIC_LIGHT)) //
 8001318:	2006      	movs	r0, #6
 800131a:	f7ff fdcb 	bl	8000eb4 <IsTimeExpired>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d00d      	beq.n	8001340 <fsm_traffic_light+0xb4>
        {
            init_auto_red_green();
 8001324:	f000 f88a 	bl	800143c <init_auto_red_green>
            TRAFFIC_LIGHT_STATE = AUTO_RED_GREEN;
 8001328:	4b07      	ldr	r3, [pc, #28]	@ (8001348 <fsm_traffic_light+0xbc>)
 800132a:	2201      	movs	r2, #1
 800132c:	701a      	strb	r2, [r3, #0]
        //				else if (isButtonPressed(&button0)) //
        //				{
        //					init_red_time_config();
        //					TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
        //				}
        break;
 800132e:	e007      	b.n	8001340 <fsm_traffic_light+0xb4>
    default:
        break;
 8001330:	bf00      	nop
 8001332:	e006      	b.n	8001342 <fsm_traffic_light+0xb6>
        break;
 8001334:	bf00      	nop
 8001336:	e004      	b.n	8001342 <fsm_traffic_light+0xb6>
        break;
 8001338:	bf00      	nop
 800133a:	e002      	b.n	8001342 <fsm_traffic_light+0xb6>
        break;
 800133c:	bf00      	nop
 800133e:	e000      	b.n	8001342 <fsm_traffic_light+0xb6>
        break;
 8001340:	bf00      	nop
    }
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000654 	.word	0x20000654

0800134c <turn_on_red_green>:

void turn_on_red_green()
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_ON);
 8001350:	2201      	movs	r2, #1
 8001352:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001356:	480a      	ldr	r0, [pc, #40]	@ (8001380 <turn_on_red_green+0x34>)
 8001358:	f000 fe27 	bl	8001faa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_ON);
 800135c:	2201      	movs	r2, #1
 800135e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001362:	4807      	ldr	r0, [pc, #28]	@ (8001380 <turn_on_red_green+0x34>)
 8001364:	f000 fe21 	bl	8001faa <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, LED_ON);
 8001368:	2201      	movs	r2, #1
 800136a:	2108      	movs	r1, #8
 800136c:	4805      	ldr	r0, [pc, #20]	@ (8001384 <turn_on_red_green+0x38>)
 800136e:	f000 fe1c 	bl	8001faa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, LED_OFF);
 8001372:	2200      	movs	r2, #0
 8001374:	2120      	movs	r1, #32
 8001376:	4803      	ldr	r0, [pc, #12]	@ (8001384 <turn_on_red_green+0x38>)
 8001378:	f000 fe17 	bl	8001faa <HAL_GPIO_WritePin>
}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40010800 	.word	0x40010800
 8001384:	40010c00 	.word	0x40010c00

08001388 <turn_on_red_amber>:

void turn_on_red_amber()
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_ON);
 800138c:	2201      	movs	r2, #1
 800138e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001392:	480a      	ldr	r0, [pc, #40]	@ (80013bc <turn_on_red_amber+0x34>)
 8001394:	f000 fe09 	bl	8001faa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_ON);
 8001398:	2201      	movs	r2, #1
 800139a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800139e:	4807      	ldr	r0, [pc, #28]	@ (80013bc <turn_on_red_amber+0x34>)
 80013a0:	f000 fe03 	bl	8001faa <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, LED_OFF);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2108      	movs	r1, #8
 80013a8:	4805      	ldr	r0, [pc, #20]	@ (80013c0 <turn_on_red_amber+0x38>)
 80013aa:	f000 fdfe 	bl	8001faa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, LED_ON);
 80013ae:	2201      	movs	r2, #1
 80013b0:	2120      	movs	r1, #32
 80013b2:	4803      	ldr	r0, [pc, #12]	@ (80013c0 <turn_on_red_amber+0x38>)
 80013b4:	f000 fdf9 	bl	8001faa <HAL_GPIO_WritePin>
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40010800 	.word	0x40010800
 80013c0:	40010c00 	.word	0x40010c00

080013c4 <turn_on_green_red>:

void turn_on_green_red()
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_ON);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013ce:	480a      	ldr	r0, [pc, #40]	@ (80013f8 <turn_on_green_red+0x34>)
 80013d0:	f000 fdeb 	bl	8001faa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_OFF);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013da:	4807      	ldr	r0, [pc, #28]	@ (80013f8 <turn_on_green_red+0x34>)
 80013dc:	f000 fde5 	bl	8001faa <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, LED_ON);
 80013e0:	2201      	movs	r2, #1
 80013e2:	2108      	movs	r1, #8
 80013e4:	4805      	ldr	r0, [pc, #20]	@ (80013fc <turn_on_green_red+0x38>)
 80013e6:	f000 fde0 	bl	8001faa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, LED_ON);
 80013ea:	2201      	movs	r2, #1
 80013ec:	2120      	movs	r1, #32
 80013ee:	4803      	ldr	r0, [pc, #12]	@ (80013fc <turn_on_green_red+0x38>)
 80013f0:	f000 fddb 	bl	8001faa <HAL_GPIO_WritePin>
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40010800 	.word	0x40010800
 80013fc:	40010c00 	.word	0x40010c00

08001400 <turn_on_amber_red>:

void turn_on_amber_red()
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, LED_OFF);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800140a:	480a      	ldr	r0, [pc, #40]	@ (8001434 <turn_on_amber_red+0x34>)
 800140c:	f000 fdcd 	bl	8001faa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, LED_ON);
 8001410:	2201      	movs	r2, #1
 8001412:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001416:	4807      	ldr	r0, [pc, #28]	@ (8001434 <turn_on_amber_red+0x34>)
 8001418:	f000 fdc7 	bl	8001faa <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, LED_ON);
 800141c:	2201      	movs	r2, #1
 800141e:	2108      	movs	r1, #8
 8001420:	4805      	ldr	r0, [pc, #20]	@ (8001438 <turn_on_amber_red+0x38>)
 8001422:	f000 fdc2 	bl	8001faa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, LED_ON);
 8001426:	2201      	movs	r2, #1
 8001428:	2120      	movs	r1, #32
 800142a:	4803      	ldr	r0, [pc, #12]	@ (8001438 <turn_on_amber_red+0x38>)
 800142c:	f000 fdbd 	bl	8001faa <HAL_GPIO_WritePin>
}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40010800 	.word	0x40010800
 8001438:	40010c00 	.word	0x40010c00

0800143c <init_auto_red_green>:

void init_auto_red_green()
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
    setTimer(TIMER_TRAFFIC_LIGHT, green_time * 100);
 8001440:	4b13      	ldr	r3, [pc, #76]	@ (8001490 <init_auto_red_green+0x54>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2264      	movs	r2, #100	@ 0x64
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	4619      	mov	r1, r3
 800144c:	2006      	movs	r0, #6
 800144e:	f7ff fce1 	bl	8000e14 <setTimer>
    resetButton(&button0);
 8001452:	4810      	ldr	r0, [pc, #64]	@ (8001494 <init_auto_red_green+0x58>)
 8001454:	f7fe feca 	bl	80001ec <resetButton>
    resetButton(&button1);
 8001458:	480f      	ldr	r0, [pc, #60]	@ (8001498 <init_auto_red_green+0x5c>)
 800145a:	f7fe fec7 	bl	80001ec <resetButton>
    resetButton(&button2);
 800145e:	480f      	ldr	r0, [pc, #60]	@ (800149c <init_auto_red_green+0x60>)
 8001460:	f7fe fec4 	bl	80001ec <resetButton>
    setTimer(TIMER_1S, TIME_1S);
 8001464:	2164      	movs	r1, #100	@ 0x64
 8001466:	2003      	movs	r0, #3
 8001468:	f7ff fcd4 	bl	8000e14 <setTimer>
    counter_way0 = red_time;
 800146c:	4b0c      	ldr	r3, [pc, #48]	@ (80014a0 <init_auto_red_green+0x64>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a0c      	ldr	r2, [pc, #48]	@ (80014a4 <init_auto_red_green+0x68>)
 8001472:	6013      	str	r3, [r2, #0]
    counter_way1 = green_time;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <init_auto_red_green+0x54>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a0b      	ldr	r2, [pc, #44]	@ (80014a8 <init_auto_red_green+0x6c>)
 800147a:	6013      	str	r3, [r2, #0]
    lcd_update("RED", counter_way0, "GREEN", counter_way1);
 800147c:	4b09      	ldr	r3, [pc, #36]	@ (80014a4 <init_auto_red_green+0x68>)
 800147e:	6819      	ldr	r1, [r3, #0]
 8001480:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <init_auto_red_green+0x6c>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a09      	ldr	r2, [pc, #36]	@ (80014ac <init_auto_red_green+0x70>)
 8001486:	480a      	ldr	r0, [pc, #40]	@ (80014b0 <init_auto_red_green+0x74>)
 8001488:	f7fe ff86 	bl	8000398 <lcd_update>
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000074 	.word	0x20000074
 8001494:	20000000 	.word	0x20000000
 8001498:	20000024 	.word	0x20000024
 800149c:	20000048 	.word	0x20000048
 80014a0:	2000006c 	.word	0x2000006c
 80014a4:	200000f4 	.word	0x200000f4
 80014a8:	200000f8 	.word	0x200000f8
 80014ac:	08004e74 	.word	0x08004e74
 80014b0:	08004e7c 	.word	0x08004e7c

080014b4 <auto_red_green>:

void auto_red_green()
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
    if (1)
    {
        turn_on_red_green();
 80014b8:	f7ff ff48 	bl	800134c <turn_on_red_green>
    }

    if (IsTimeExpired(TIMER_1S))
 80014bc:	2003      	movs	r0, #3
 80014be:	f7ff fcf9 	bl	8000eb4 <IsTimeExpired>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d015      	beq.n	80014f4 <auto_red_green+0x40>
    {
        counter_way0--;
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <auto_red_green+0x44>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	3b01      	subs	r3, #1
 80014ce:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <auto_red_green+0x44>)
 80014d0:	6013      	str	r3, [r2, #0]
        counter_way1--;
 80014d2:	4b0a      	ldr	r3, [pc, #40]	@ (80014fc <auto_red_green+0x48>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	4a08      	ldr	r2, [pc, #32]	@ (80014fc <auto_red_green+0x48>)
 80014da:	6013      	str	r3, [r2, #0]
        lcd_update("RED", counter_way0, "GREEN", counter_way1);
 80014dc:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <auto_red_green+0x44>)
 80014de:	6819      	ldr	r1, [r3, #0]
 80014e0:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <auto_red_green+0x48>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a06      	ldr	r2, [pc, #24]	@ (8001500 <auto_red_green+0x4c>)
 80014e6:	4807      	ldr	r0, [pc, #28]	@ (8001504 <auto_red_green+0x50>)
 80014e8:	f7fe ff56 	bl	8000398 <lcd_update>
        setTimer(TIMER_1S, TIME_1S);
 80014ec:	2164      	movs	r1, #100	@ 0x64
 80014ee:	2003      	movs	r0, #3
 80014f0:	f7ff fc90 	bl	8000e14 <setTimer>
    }
}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	200000f4 	.word	0x200000f4
 80014fc:	200000f8 	.word	0x200000f8
 8001500:	08004e74 	.word	0x08004e74
 8001504:	08004e7c 	.word	0x08004e7c

08001508 <init_auto_red_amber>:

void init_auto_red_amber()
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
    setTimer(TIMER_TRAFFIC_LIGHT, amber_time * 100);
 800150c:	4b13      	ldr	r3, [pc, #76]	@ (800155c <init_auto_red_amber+0x54>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2264      	movs	r2, #100	@ 0x64
 8001512:	fb02 f303 	mul.w	r3, r2, r3
 8001516:	4619      	mov	r1, r3
 8001518:	2006      	movs	r0, #6
 800151a:	f7ff fc7b 	bl	8000e14 <setTimer>
    resetButton(&button0);
 800151e:	4810      	ldr	r0, [pc, #64]	@ (8001560 <init_auto_red_amber+0x58>)
 8001520:	f7fe fe64 	bl	80001ec <resetButton>
    resetButton(&button1);
 8001524:	480f      	ldr	r0, [pc, #60]	@ (8001564 <init_auto_red_amber+0x5c>)
 8001526:	f7fe fe61 	bl	80001ec <resetButton>
    resetButton(&button2);
 800152a:	480f      	ldr	r0, [pc, #60]	@ (8001568 <init_auto_red_amber+0x60>)
 800152c:	f7fe fe5e 	bl	80001ec <resetButton>
    setTimer(TIMER_1S, TIME_1S);
 8001530:	2164      	movs	r1, #100	@ 0x64
 8001532:	2003      	movs	r0, #3
 8001534:	f7ff fc6e 	bl	8000e14 <setTimer>
    counter_way0 = amber_time;
 8001538:	4b08      	ldr	r3, [pc, #32]	@ (800155c <init_auto_red_amber+0x54>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a0b      	ldr	r2, [pc, #44]	@ (800156c <init_auto_red_amber+0x64>)
 800153e:	6013      	str	r3, [r2, #0]
    counter_way1 = amber_time;
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <init_auto_red_amber+0x54>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a0a      	ldr	r2, [pc, #40]	@ (8001570 <init_auto_red_amber+0x68>)
 8001546:	6013      	str	r3, [r2, #0]
    lcd_update("RED", counter_way0, "AMBER", counter_way1);
 8001548:	4b08      	ldr	r3, [pc, #32]	@ (800156c <init_auto_red_amber+0x64>)
 800154a:	6819      	ldr	r1, [r3, #0]
 800154c:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <init_auto_red_amber+0x68>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a08      	ldr	r2, [pc, #32]	@ (8001574 <init_auto_red_amber+0x6c>)
 8001552:	4809      	ldr	r0, [pc, #36]	@ (8001578 <init_auto_red_amber+0x70>)
 8001554:	f7fe ff20 	bl	8000398 <lcd_update>
}
 8001558:	bf00      	nop
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000070 	.word	0x20000070
 8001560:	20000000 	.word	0x20000000
 8001564:	20000024 	.word	0x20000024
 8001568:	20000048 	.word	0x20000048
 800156c:	200000f4 	.word	0x200000f4
 8001570:	200000f8 	.word	0x200000f8
 8001574:	08004e80 	.word	0x08004e80
 8001578:	08004e7c 	.word	0x08004e7c

0800157c <auto_red_amber>:

void auto_red_amber()
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
    if (1)
    {
        turn_on_red_amber();
 8001580:	f7ff ff02 	bl	8001388 <turn_on_red_amber>
    }

    if (IsTimeExpired(TIMER_1S))
 8001584:	2003      	movs	r0, #3
 8001586:	f7ff fc95 	bl	8000eb4 <IsTimeExpired>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d015      	beq.n	80015bc <auto_red_amber+0x40>
    {
        counter_way0--;
 8001590:	4b0b      	ldr	r3, [pc, #44]	@ (80015c0 <auto_red_amber+0x44>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	3b01      	subs	r3, #1
 8001596:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <auto_red_amber+0x44>)
 8001598:	6013      	str	r3, [r2, #0]
        counter_way1--;
 800159a:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <auto_red_amber+0x48>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	3b01      	subs	r3, #1
 80015a0:	4a08      	ldr	r2, [pc, #32]	@ (80015c4 <auto_red_amber+0x48>)
 80015a2:	6013      	str	r3, [r2, #0]
        lcd_update("RED", counter_way0, "AMBER", counter_way1);
 80015a4:	4b06      	ldr	r3, [pc, #24]	@ (80015c0 <auto_red_amber+0x44>)
 80015a6:	6819      	ldr	r1, [r3, #0]
 80015a8:	4b06      	ldr	r3, [pc, #24]	@ (80015c4 <auto_red_amber+0x48>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a06      	ldr	r2, [pc, #24]	@ (80015c8 <auto_red_amber+0x4c>)
 80015ae:	4807      	ldr	r0, [pc, #28]	@ (80015cc <auto_red_amber+0x50>)
 80015b0:	f7fe fef2 	bl	8000398 <lcd_update>
        setTimer(TIMER_1S, TIME_1S);
 80015b4:	2164      	movs	r1, #100	@ 0x64
 80015b6:	2003      	movs	r0, #3
 80015b8:	f7ff fc2c 	bl	8000e14 <setTimer>
    }
}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	200000f4 	.word	0x200000f4
 80015c4:	200000f8 	.word	0x200000f8
 80015c8:	08004e80 	.word	0x08004e80
 80015cc:	08004e7c 	.word	0x08004e7c

080015d0 <init_auto_green_red>:

void init_auto_green_red()
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
    setTimer(TIMER_TRAFFIC_LIGHT, green_time * 100);
 80015d4:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <init_auto_green_red+0x54>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2264      	movs	r2, #100	@ 0x64
 80015da:	fb02 f303 	mul.w	r3, r2, r3
 80015de:	4619      	mov	r1, r3
 80015e0:	2006      	movs	r0, #6
 80015e2:	f7ff fc17 	bl	8000e14 <setTimer>
    resetButton(&button0);
 80015e6:	4810      	ldr	r0, [pc, #64]	@ (8001628 <init_auto_green_red+0x58>)
 80015e8:	f7fe fe00 	bl	80001ec <resetButton>
    resetButton(&button1);
 80015ec:	480f      	ldr	r0, [pc, #60]	@ (800162c <init_auto_green_red+0x5c>)
 80015ee:	f7fe fdfd 	bl	80001ec <resetButton>
    resetButton(&button2);
 80015f2:	480f      	ldr	r0, [pc, #60]	@ (8001630 <init_auto_green_red+0x60>)
 80015f4:	f7fe fdfa 	bl	80001ec <resetButton>
    setTimer(TIMER_1S, TIME_1S);
 80015f8:	2164      	movs	r1, #100	@ 0x64
 80015fa:	2003      	movs	r0, #3
 80015fc:	f7ff fc0a 	bl	8000e14 <setTimer>
    counter_way0 = green_time;
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <init_auto_green_red+0x54>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0b      	ldr	r2, [pc, #44]	@ (8001634 <init_auto_green_red+0x64>)
 8001606:	6013      	str	r3, [r2, #0]
    counter_way1 = red_time;
 8001608:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <init_auto_green_red+0x68>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a0b      	ldr	r2, [pc, #44]	@ (800163c <init_auto_green_red+0x6c>)
 800160e:	6013      	str	r3, [r2, #0]
    lcd_update("GREEN", counter_way0, "RED", counter_way1);
 8001610:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <init_auto_green_red+0x64>)
 8001612:	6819      	ldr	r1, [r3, #0]
 8001614:	4b09      	ldr	r3, [pc, #36]	@ (800163c <init_auto_green_red+0x6c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a09      	ldr	r2, [pc, #36]	@ (8001640 <init_auto_green_red+0x70>)
 800161a:	480a      	ldr	r0, [pc, #40]	@ (8001644 <init_auto_green_red+0x74>)
 800161c:	f7fe febc 	bl	8000398 <lcd_update>
}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000074 	.word	0x20000074
 8001628:	20000000 	.word	0x20000000
 800162c:	20000024 	.word	0x20000024
 8001630:	20000048 	.word	0x20000048
 8001634:	200000f4 	.word	0x200000f4
 8001638:	2000006c 	.word	0x2000006c
 800163c:	200000f8 	.word	0x200000f8
 8001640:	08004e7c 	.word	0x08004e7c
 8001644:	08004e74 	.word	0x08004e74

08001648 <auto_green_red>:

void auto_green_red()
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
    if (1)
    {
        turn_on_green_red();
 800164c:	f7ff feba 	bl	80013c4 <turn_on_green_red>
    }

    if (IsTimeExpired(TIMER_1S))
 8001650:	2003      	movs	r0, #3
 8001652:	f7ff fc2f 	bl	8000eb4 <IsTimeExpired>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d015      	beq.n	8001688 <auto_green_red+0x40>
    {
        counter_way0--;
 800165c:	4b0b      	ldr	r3, [pc, #44]	@ (800168c <auto_green_red+0x44>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	3b01      	subs	r3, #1
 8001662:	4a0a      	ldr	r2, [pc, #40]	@ (800168c <auto_green_red+0x44>)
 8001664:	6013      	str	r3, [r2, #0]
        counter_way1--;
 8001666:	4b0a      	ldr	r3, [pc, #40]	@ (8001690 <auto_green_red+0x48>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	3b01      	subs	r3, #1
 800166c:	4a08      	ldr	r2, [pc, #32]	@ (8001690 <auto_green_red+0x48>)
 800166e:	6013      	str	r3, [r2, #0]
        lcd_update("GREEN", counter_way0, "RED", counter_way1);
 8001670:	4b06      	ldr	r3, [pc, #24]	@ (800168c <auto_green_red+0x44>)
 8001672:	6819      	ldr	r1, [r3, #0]
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <auto_green_red+0x48>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a06      	ldr	r2, [pc, #24]	@ (8001694 <auto_green_red+0x4c>)
 800167a:	4807      	ldr	r0, [pc, #28]	@ (8001698 <auto_green_red+0x50>)
 800167c:	f7fe fe8c 	bl	8000398 <lcd_update>
        setTimer(TIMER_1S, TIME_1S);
 8001680:	2164      	movs	r1, #100	@ 0x64
 8001682:	2003      	movs	r0, #3
 8001684:	f7ff fbc6 	bl	8000e14 <setTimer>
    }
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}
 800168c:	200000f4 	.word	0x200000f4
 8001690:	200000f8 	.word	0x200000f8
 8001694:	08004e7c 	.word	0x08004e7c
 8001698:	08004e74 	.word	0x08004e74

0800169c <init_auto_amber_red>:

void init_auto_amber_red()
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
    setTimer(TIMER_TRAFFIC_LIGHT, amber_time * 100);
 80016a0:	4b13      	ldr	r3, [pc, #76]	@ (80016f0 <init_auto_amber_red+0x54>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2264      	movs	r2, #100	@ 0x64
 80016a6:	fb02 f303 	mul.w	r3, r2, r3
 80016aa:	4619      	mov	r1, r3
 80016ac:	2006      	movs	r0, #6
 80016ae:	f7ff fbb1 	bl	8000e14 <setTimer>
    resetButton(&button0);
 80016b2:	4810      	ldr	r0, [pc, #64]	@ (80016f4 <init_auto_amber_red+0x58>)
 80016b4:	f7fe fd9a 	bl	80001ec <resetButton>
    resetButton(&button1);
 80016b8:	480f      	ldr	r0, [pc, #60]	@ (80016f8 <init_auto_amber_red+0x5c>)
 80016ba:	f7fe fd97 	bl	80001ec <resetButton>
    resetButton(&button2);
 80016be:	480f      	ldr	r0, [pc, #60]	@ (80016fc <init_auto_amber_red+0x60>)
 80016c0:	f7fe fd94 	bl	80001ec <resetButton>
    setTimer(TIMER_1S, TIME_1S);
 80016c4:	2164      	movs	r1, #100	@ 0x64
 80016c6:	2003      	movs	r0, #3
 80016c8:	f7ff fba4 	bl	8000e14 <setTimer>
    counter_way0 = amber_time;
 80016cc:	4b08      	ldr	r3, [pc, #32]	@ (80016f0 <init_auto_amber_red+0x54>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001700 <init_auto_amber_red+0x64>)
 80016d2:	6013      	str	r3, [r2, #0]
    counter_way1 = amber_time;
 80016d4:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <init_auto_amber_red+0x54>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001704 <init_auto_amber_red+0x68>)
 80016da:	6013      	str	r3, [r2, #0]
    lcd_update("AMBER", counter_way0, "RED", counter_way1);
 80016dc:	4b08      	ldr	r3, [pc, #32]	@ (8001700 <init_auto_amber_red+0x64>)
 80016de:	6819      	ldr	r1, [r3, #0]
 80016e0:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <init_auto_amber_red+0x68>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a08      	ldr	r2, [pc, #32]	@ (8001708 <init_auto_amber_red+0x6c>)
 80016e6:	4809      	ldr	r0, [pc, #36]	@ (800170c <init_auto_amber_red+0x70>)
 80016e8:	f7fe fe56 	bl	8000398 <lcd_update>
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20000070 	.word	0x20000070
 80016f4:	20000000 	.word	0x20000000
 80016f8:	20000024 	.word	0x20000024
 80016fc:	20000048 	.word	0x20000048
 8001700:	200000f4 	.word	0x200000f4
 8001704:	200000f8 	.word	0x200000f8
 8001708:	08004e7c 	.word	0x08004e7c
 800170c:	08004e80 	.word	0x08004e80

08001710 <auto_amber_red>:

void auto_amber_red()
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
    if (1)
    {
        turn_on_amber_red();
 8001714:	f7ff fe74 	bl	8001400 <turn_on_amber_red>
    }

    if (IsTimeExpired(TIMER_1S))
 8001718:	2003      	movs	r0, #3
 800171a:	f7ff fbcb 	bl	8000eb4 <IsTimeExpired>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d015      	beq.n	8001750 <auto_amber_red+0x40>
    {
        counter_way0--;
 8001724:	4b0b      	ldr	r3, [pc, #44]	@ (8001754 <auto_amber_red+0x44>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	3b01      	subs	r3, #1
 800172a:	4a0a      	ldr	r2, [pc, #40]	@ (8001754 <auto_amber_red+0x44>)
 800172c:	6013      	str	r3, [r2, #0]
        counter_way1--;
 800172e:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <auto_amber_red+0x48>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	3b01      	subs	r3, #1
 8001734:	4a08      	ldr	r2, [pc, #32]	@ (8001758 <auto_amber_red+0x48>)
 8001736:	6013      	str	r3, [r2, #0]
        lcd_update("AMBER", counter_way0, "RED", counter_way1);
 8001738:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <auto_amber_red+0x44>)
 800173a:	6819      	ldr	r1, [r3, #0]
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <auto_amber_red+0x48>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a06      	ldr	r2, [pc, #24]	@ (800175c <auto_amber_red+0x4c>)
 8001742:	4807      	ldr	r0, [pc, #28]	@ (8001760 <auto_amber_red+0x50>)
 8001744:	f7fe fe28 	bl	8000398 <lcd_update>
        setTimer(TIMER_1S, TIME_1S);
 8001748:	2164      	movs	r1, #100	@ 0x64
 800174a:	2003      	movs	r0, #3
 800174c:	f7ff fb62 	bl	8000e14 <setTimer>
    }
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200000f4 	.word	0x200000f4
 8001758:	200000f8 	.word	0x200000f8
 800175c:	08004e7c 	.word	0x08004e7c
 8001760:	08004e80 	.word	0x08004e80

08001764 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001764:	f7ff fd68 	bl	8001238 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001768:	480b      	ldr	r0, [pc, #44]	@ (8001798 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800176a:	490c      	ldr	r1, [pc, #48]	@ (800179c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800176c:	4a0c      	ldr	r2, [pc, #48]	@ (80017a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800176e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001770:	e002      	b.n	8001778 <LoopCopyDataInit>

08001772 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001772:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001774:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001776:	3304      	adds	r3, #4

08001778 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001778:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800177a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800177c:	d3f9      	bcc.n	8001772 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177e:	4a09      	ldr	r2, [pc, #36]	@ (80017a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001780:	4c09      	ldr	r4, [pc, #36]	@ (80017a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001784:	e001      	b.n	800178a <LoopFillZerobss>

08001786 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001786:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001788:	3204      	adds	r2, #4

0800178a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800178a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800178c:	d3fb      	bcc.n	8001786 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800178e:	f002 fedd 	bl	800454c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001792:	f7fe fe2f 	bl	80003f4 <main>
  bx lr
 8001796:	4770      	bx	lr
  ldr r0, =_sdata
 8001798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800179c:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 80017a0:	08004ef0 	.word	0x08004ef0
  ldr r2, =_sbss
 80017a4:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 80017a8:	200007a4 	.word	0x200007a4

080017ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017ac:	e7fe      	b.n	80017ac <ADC1_2_IRQHandler>
	...

080017b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b4:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <HAL_Init+0x28>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a07      	ldr	r2, [pc, #28]	@ (80017d8 <HAL_Init+0x28>)
 80017ba:	f043 0310 	orr.w	r3, r3, #16
 80017be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c0:	2003      	movs	r0, #3
 80017c2:	f000 f963 	bl	8001a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017c6:	200f      	movs	r0, #15
 80017c8:	f000 f808 	bl	80017dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017cc:	f7ff fb86 	bl	8000edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40022000 	.word	0x40022000

080017dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e4:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <HAL_InitTick+0x54>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_InitTick+0x58>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	4619      	mov	r1, r3
 80017ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f97b 	bl	8001af6 <HAL_SYSTICK_Config>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e00e      	b.n	8001828 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d80a      	bhi.n	8001826 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001810:	2200      	movs	r2, #0
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f000 f943 	bl	8001aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800181c:	4a06      	ldr	r2, [pc, #24]	@ (8001838 <HAL_InitTick+0x5c>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001822:	2300      	movs	r3, #0
 8001824:	e000      	b.n	8001828 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
}
 8001828:	4618      	mov	r0, r3
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	2000007c 	.word	0x2000007c
 8001834:	20000084 	.word	0x20000084
 8001838:	20000080 	.word	0x20000080

0800183c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001840:	4b05      	ldr	r3, [pc, #20]	@ (8001858 <HAL_IncTick+0x1c>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	461a      	mov	r2, r3
 8001846:	4b05      	ldr	r3, [pc, #20]	@ (800185c <HAL_IncTick+0x20>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4413      	add	r3, r2
 800184c:	4a03      	ldr	r2, [pc, #12]	@ (800185c <HAL_IncTick+0x20>)
 800184e:	6013      	str	r3, [r2, #0]
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	20000084 	.word	0x20000084
 800185c:	20000658 	.word	0x20000658

08001860 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return uwTick;
 8001864:	4b02      	ldr	r3, [pc, #8]	@ (8001870 <HAL_GetTick+0x10>)
 8001866:	681b      	ldr	r3, [r3, #0]
}
 8001868:	4618      	mov	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	20000658 	.word	0x20000658

08001874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800187c:	f7ff fff0 	bl	8001860 <HAL_GetTick>
 8001880:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800188c:	d005      	beq.n	800189a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800188e:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <HAL_Delay+0x44>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4413      	add	r3, r2
 8001898:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800189a:	bf00      	nop
 800189c:	f7ff ffe0 	bl	8001860 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d8f7      	bhi.n	800189c <HAL_Delay+0x28>
  {
  }
}
 80018ac:	bf00      	nop
 80018ae:	bf00      	nop
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000084 	.word	0x20000084

080018bc <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80018c0:	4b04      	ldr	r3, [pc, #16]	@ (80018d4 <HAL_SuspendTick+0x18>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a03      	ldr	r2, [pc, #12]	@ (80018d4 <HAL_SuspendTick+0x18>)
 80018c6:	f023 0302 	bic.w	r3, r3, #2
 80018ca:	6013      	str	r3, [r2, #0]
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr
 80018d4:	e000e010 	.word	0xe000e010

080018d8 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80018dc:	4b04      	ldr	r3, [pc, #16]	@ (80018f0 <HAL_ResumeTick+0x18>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a03      	ldr	r2, [pc, #12]	@ (80018f0 <HAL_ResumeTick+0x18>)
 80018e2:	f043 0302 	orr.w	r3, r3, #2
 80018e6:	6013      	str	r3, [r2, #0]
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	e000e010 	.word	0xe000e010

080018f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001904:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <__NVIC_SetPriorityGrouping+0x44>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800190a:	68ba      	ldr	r2, [r7, #8]
 800190c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001910:	4013      	ands	r3, r2
 8001912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800191c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001920:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001926:	4a04      	ldr	r2, [pc, #16]	@ (8001938 <__NVIC_SetPriorityGrouping+0x44>)
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	60d3      	str	r3, [r2, #12]
}
 800192c:	bf00      	nop
 800192e:	3714      	adds	r7, #20
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001940:	4b04      	ldr	r3, [pc, #16]	@ (8001954 <__NVIC_GetPriorityGrouping+0x18>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	f003 0307 	and.w	r3, r3, #7
}
 800194a:	4618      	mov	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	2b00      	cmp	r3, #0
 8001968:	db0b      	blt.n	8001982 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	f003 021f 	and.w	r2, r3, #31
 8001970:	4906      	ldr	r1, [pc, #24]	@ (800198c <__NVIC_EnableIRQ+0x34>)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	095b      	lsrs	r3, r3, #5
 8001978:	2001      	movs	r0, #1
 800197a:	fa00 f202 	lsl.w	r2, r0, r2
 800197e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr
 800198c:	e000e100 	.word	0xe000e100

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	db0a      	blt.n	80019ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	490c      	ldr	r1, [pc, #48]	@ (80019dc <__NVIC_SetPriority+0x4c>)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	0112      	lsls	r2, r2, #4
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	440b      	add	r3, r1
 80019b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b8:	e00a      	b.n	80019d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4908      	ldr	r1, [pc, #32]	@ (80019e0 <__NVIC_SetPriority+0x50>)
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	3b04      	subs	r3, #4
 80019c8:	0112      	lsls	r2, r2, #4
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	440b      	add	r3, r1
 80019ce:	761a      	strb	r2, [r3, #24]
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	e000e100 	.word	0xe000e100
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f1c3 0307 	rsb	r3, r3, #7
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	bf28      	it	cs
 8001a02:	2304      	movcs	r3, #4
 8001a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	2b06      	cmp	r3, #6
 8001a0c:	d902      	bls.n	8001a14 <NVIC_EncodePriority+0x30>
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3b03      	subs	r3, #3
 8001a12:	e000      	b.n	8001a16 <NVIC_EncodePriority+0x32>
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	f04f 32ff 	mov.w	r2, #4294967295
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43da      	mvns	r2, r3
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	401a      	ands	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa01 f303 	lsl.w	r3, r1, r3
 8001a36:	43d9      	mvns	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	4313      	orrs	r3, r2
         );
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3724      	adds	r7, #36	@ 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr

08001a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a58:	d301      	bcc.n	8001a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e00f      	b.n	8001a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a88 <SysTick_Config+0x40>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a66:	210f      	movs	r1, #15
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295
 8001a6c:	f7ff ff90 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a70:	4b05      	ldr	r3, [pc, #20]	@ (8001a88 <SysTick_Config+0x40>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a76:	4b04      	ldr	r3, [pc, #16]	@ (8001a88 <SysTick_Config+0x40>)
 8001a78:	2207      	movs	r2, #7
 8001a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	e000e010 	.word	0xe000e010

08001a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ff2d 	bl	80018f4 <__NVIC_SetPriorityGrouping>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b086      	sub	sp, #24
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab4:	f7ff ff42 	bl	800193c <__NVIC_GetPriorityGrouping>
 8001ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	68b9      	ldr	r1, [r7, #8]
 8001abe:	6978      	ldr	r0, [r7, #20]
 8001ac0:	f7ff ff90 	bl	80019e4 <NVIC_EncodePriority>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aca:	4611      	mov	r1, r2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ff5f 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad2:	bf00      	nop
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff35 	bl	8001958 <__NVIC_EnableIRQ>
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff ffa2 	bl	8001a48 <SysTick_Config>
 8001b04:	4603      	mov	r3, r0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b085      	sub	sp, #20
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b16:	2300      	movs	r3, #0
 8001b18:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d008      	beq.n	8001b38 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2204      	movs	r2, #4
 8001b2a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e020      	b.n	8001b7a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f022 020e 	bic.w	r2, r2, #14
 8001b46:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f022 0201 	bic.w	r2, r2, #1
 8001b56:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b60:	2101      	movs	r1, #1
 8001b62:	fa01 f202 	lsl.w	r2, r1, r2
 8001b66:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3714      	adds	r7, #20
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr

08001b84 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d005      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2204      	movs	r2, #4
 8001ba0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	73fb      	strb	r3, [r7, #15]
 8001ba6:	e051      	b.n	8001c4c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f022 020e 	bic.w	r2, r2, #14
 8001bb6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f022 0201 	bic.w	r2, r2, #1
 8001bc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a22      	ldr	r2, [pc, #136]	@ (8001c58 <HAL_DMA_Abort_IT+0xd4>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d029      	beq.n	8001c26 <HAL_DMA_Abort_IT+0xa2>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a21      	ldr	r2, [pc, #132]	@ (8001c5c <HAL_DMA_Abort_IT+0xd8>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d022      	beq.n	8001c22 <HAL_DMA_Abort_IT+0x9e>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c60 <HAL_DMA_Abort_IT+0xdc>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d01a      	beq.n	8001c1c <HAL_DMA_Abort_IT+0x98>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a1e      	ldr	r2, [pc, #120]	@ (8001c64 <HAL_DMA_Abort_IT+0xe0>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d012      	beq.n	8001c16 <HAL_DMA_Abort_IT+0x92>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c68 <HAL_DMA_Abort_IT+0xe4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d00a      	beq.n	8001c10 <HAL_DMA_Abort_IT+0x8c>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a1b      	ldr	r2, [pc, #108]	@ (8001c6c <HAL_DMA_Abort_IT+0xe8>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d102      	bne.n	8001c0a <HAL_DMA_Abort_IT+0x86>
 8001c04:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001c08:	e00e      	b.n	8001c28 <HAL_DMA_Abort_IT+0xa4>
 8001c0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c0e:	e00b      	b.n	8001c28 <HAL_DMA_Abort_IT+0xa4>
 8001c10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c14:	e008      	b.n	8001c28 <HAL_DMA_Abort_IT+0xa4>
 8001c16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c1a:	e005      	b.n	8001c28 <HAL_DMA_Abort_IT+0xa4>
 8001c1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c20:	e002      	b.n	8001c28 <HAL_DMA_Abort_IT+0xa4>
 8001c22:	2310      	movs	r3, #16
 8001c24:	e000      	b.n	8001c28 <HAL_DMA_Abort_IT+0xa4>
 8001c26:	2301      	movs	r3, #1
 8001c28:	4a11      	ldr	r2, [pc, #68]	@ (8001c70 <HAL_DMA_Abort_IT+0xec>)
 8001c2a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d003      	beq.n	8001c4c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	4798      	blx	r3
    } 
  }
  return status;
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40020008 	.word	0x40020008
 8001c5c:	4002001c 	.word	0x4002001c
 8001c60:	40020030 	.word	0x40020030
 8001c64:	40020044 	.word	0x40020044
 8001c68:	40020058 	.word	0x40020058
 8001c6c:	4002006c 	.word	0x4002006c
 8001c70:	40020000 	.word	0x40020000

08001c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b08b      	sub	sp, #44	@ 0x2c
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c82:	2300      	movs	r3, #0
 8001c84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c86:	e169      	b.n	8001f5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c88:	2201      	movs	r2, #1
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	69fa      	ldr	r2, [r7, #28]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	f040 8158 	bne.w	8001f56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	4a9a      	ldr	r2, [pc, #616]	@ (8001f14 <HAL_GPIO_Init+0x2a0>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d05e      	beq.n	8001d6e <HAL_GPIO_Init+0xfa>
 8001cb0:	4a98      	ldr	r2, [pc, #608]	@ (8001f14 <HAL_GPIO_Init+0x2a0>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d875      	bhi.n	8001da2 <HAL_GPIO_Init+0x12e>
 8001cb6:	4a98      	ldr	r2, [pc, #608]	@ (8001f18 <HAL_GPIO_Init+0x2a4>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d058      	beq.n	8001d6e <HAL_GPIO_Init+0xfa>
 8001cbc:	4a96      	ldr	r2, [pc, #600]	@ (8001f18 <HAL_GPIO_Init+0x2a4>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d86f      	bhi.n	8001da2 <HAL_GPIO_Init+0x12e>
 8001cc2:	4a96      	ldr	r2, [pc, #600]	@ (8001f1c <HAL_GPIO_Init+0x2a8>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d052      	beq.n	8001d6e <HAL_GPIO_Init+0xfa>
 8001cc8:	4a94      	ldr	r2, [pc, #592]	@ (8001f1c <HAL_GPIO_Init+0x2a8>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d869      	bhi.n	8001da2 <HAL_GPIO_Init+0x12e>
 8001cce:	4a94      	ldr	r2, [pc, #592]	@ (8001f20 <HAL_GPIO_Init+0x2ac>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d04c      	beq.n	8001d6e <HAL_GPIO_Init+0xfa>
 8001cd4:	4a92      	ldr	r2, [pc, #584]	@ (8001f20 <HAL_GPIO_Init+0x2ac>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d863      	bhi.n	8001da2 <HAL_GPIO_Init+0x12e>
 8001cda:	4a92      	ldr	r2, [pc, #584]	@ (8001f24 <HAL_GPIO_Init+0x2b0>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d046      	beq.n	8001d6e <HAL_GPIO_Init+0xfa>
 8001ce0:	4a90      	ldr	r2, [pc, #576]	@ (8001f24 <HAL_GPIO_Init+0x2b0>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d85d      	bhi.n	8001da2 <HAL_GPIO_Init+0x12e>
 8001ce6:	2b12      	cmp	r3, #18
 8001ce8:	d82a      	bhi.n	8001d40 <HAL_GPIO_Init+0xcc>
 8001cea:	2b12      	cmp	r3, #18
 8001cec:	d859      	bhi.n	8001da2 <HAL_GPIO_Init+0x12e>
 8001cee:	a201      	add	r2, pc, #4	@ (adr r2, 8001cf4 <HAL_GPIO_Init+0x80>)
 8001cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf4:	08001d6f 	.word	0x08001d6f
 8001cf8:	08001d49 	.word	0x08001d49
 8001cfc:	08001d5b 	.word	0x08001d5b
 8001d00:	08001d9d 	.word	0x08001d9d
 8001d04:	08001da3 	.word	0x08001da3
 8001d08:	08001da3 	.word	0x08001da3
 8001d0c:	08001da3 	.word	0x08001da3
 8001d10:	08001da3 	.word	0x08001da3
 8001d14:	08001da3 	.word	0x08001da3
 8001d18:	08001da3 	.word	0x08001da3
 8001d1c:	08001da3 	.word	0x08001da3
 8001d20:	08001da3 	.word	0x08001da3
 8001d24:	08001da3 	.word	0x08001da3
 8001d28:	08001da3 	.word	0x08001da3
 8001d2c:	08001da3 	.word	0x08001da3
 8001d30:	08001da3 	.word	0x08001da3
 8001d34:	08001da3 	.word	0x08001da3
 8001d38:	08001d51 	.word	0x08001d51
 8001d3c:	08001d65 	.word	0x08001d65
 8001d40:	4a79      	ldr	r2, [pc, #484]	@ (8001f28 <HAL_GPIO_Init+0x2b4>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d013      	beq.n	8001d6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d46:	e02c      	b.n	8001da2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	623b      	str	r3, [r7, #32]
          break;
 8001d4e:	e029      	b.n	8001da4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	3304      	adds	r3, #4
 8001d56:	623b      	str	r3, [r7, #32]
          break;
 8001d58:	e024      	b.n	8001da4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	3308      	adds	r3, #8
 8001d60:	623b      	str	r3, [r7, #32]
          break;
 8001d62:	e01f      	b.n	8001da4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	330c      	adds	r3, #12
 8001d6a:	623b      	str	r3, [r7, #32]
          break;
 8001d6c:	e01a      	b.n	8001da4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d102      	bne.n	8001d7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d76:	2304      	movs	r3, #4
 8001d78:	623b      	str	r3, [r7, #32]
          break;
 8001d7a:	e013      	b.n	8001da4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d105      	bne.n	8001d90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d84:	2308      	movs	r3, #8
 8001d86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	69fa      	ldr	r2, [r7, #28]
 8001d8c:	611a      	str	r2, [r3, #16]
          break;
 8001d8e:	e009      	b.n	8001da4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d90:	2308      	movs	r3, #8
 8001d92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69fa      	ldr	r2, [r7, #28]
 8001d98:	615a      	str	r2, [r3, #20]
          break;
 8001d9a:	e003      	b.n	8001da4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	623b      	str	r3, [r7, #32]
          break;
 8001da0:	e000      	b.n	8001da4 <HAL_GPIO_Init+0x130>
          break;
 8001da2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	2bff      	cmp	r3, #255	@ 0xff
 8001da8:	d801      	bhi.n	8001dae <HAL_GPIO_Init+0x13a>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	e001      	b.n	8001db2 <HAL_GPIO_Init+0x13e>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	3304      	adds	r3, #4
 8001db2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	2bff      	cmp	r3, #255	@ 0xff
 8001db8:	d802      	bhi.n	8001dc0 <HAL_GPIO_Init+0x14c>
 8001dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	e002      	b.n	8001dc6 <HAL_GPIO_Init+0x152>
 8001dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc2:	3b08      	subs	r3, #8
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	210f      	movs	r1, #15
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	6a39      	ldr	r1, [r7, #32]
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8001de0:	431a      	orrs	r2, r3
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 80b1 	beq.w	8001f56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001df4:	4b4d      	ldr	r3, [pc, #308]	@ (8001f2c <HAL_GPIO_Init+0x2b8>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	4a4c      	ldr	r2, [pc, #304]	@ (8001f2c <HAL_GPIO_Init+0x2b8>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6193      	str	r3, [r2, #24]
 8001e00:	4b4a      	ldr	r3, [pc, #296]	@ (8001f2c <HAL_GPIO_Init+0x2b8>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	60bb      	str	r3, [r7, #8]
 8001e0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e0c:	4a48      	ldr	r2, [pc, #288]	@ (8001f30 <HAL_GPIO_Init+0x2bc>)
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e10:	089b      	lsrs	r3, r3, #2
 8001e12:	3302      	adds	r3, #2
 8001e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1c:	f003 0303 	and.w	r3, r3, #3
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	220f      	movs	r2, #15
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4a40      	ldr	r2, [pc, #256]	@ (8001f34 <HAL_GPIO_Init+0x2c0>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d013      	beq.n	8001e60 <HAL_GPIO_Init+0x1ec>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a3f      	ldr	r2, [pc, #252]	@ (8001f38 <HAL_GPIO_Init+0x2c4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d00d      	beq.n	8001e5c <HAL_GPIO_Init+0x1e8>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4a3e      	ldr	r2, [pc, #248]	@ (8001f3c <HAL_GPIO_Init+0x2c8>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d007      	beq.n	8001e58 <HAL_GPIO_Init+0x1e4>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a3d      	ldr	r2, [pc, #244]	@ (8001f40 <HAL_GPIO_Init+0x2cc>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d101      	bne.n	8001e54 <HAL_GPIO_Init+0x1e0>
 8001e50:	2303      	movs	r3, #3
 8001e52:	e006      	b.n	8001e62 <HAL_GPIO_Init+0x1ee>
 8001e54:	2304      	movs	r3, #4
 8001e56:	e004      	b.n	8001e62 <HAL_GPIO_Init+0x1ee>
 8001e58:	2302      	movs	r3, #2
 8001e5a:	e002      	b.n	8001e62 <HAL_GPIO_Init+0x1ee>
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e000      	b.n	8001e62 <HAL_GPIO_Init+0x1ee>
 8001e60:	2300      	movs	r3, #0
 8001e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e64:	f002 0203 	and.w	r2, r2, #3
 8001e68:	0092      	lsls	r2, r2, #2
 8001e6a:	4093      	lsls	r3, r2
 8001e6c:	68fa      	ldr	r2, [r7, #12]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e72:	492f      	ldr	r1, [pc, #188]	@ (8001f30 <HAL_GPIO_Init+0x2bc>)
 8001e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e76:	089b      	lsrs	r3, r3, #2
 8001e78:	3302      	adds	r3, #2
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d006      	beq.n	8001e9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	492c      	ldr	r1, [pc, #176]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	608b      	str	r3, [r1, #8]
 8001e98:	e006      	b.n	8001ea8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	4928      	ldr	r1, [pc, #160]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d006      	beq.n	8001ec2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001eb4:	4b23      	ldr	r3, [pc, #140]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	4922      	ldr	r1, [pc, #136]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	60cb      	str	r3, [r1, #12]
 8001ec0:	e006      	b.n	8001ed0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ec2:	4b20      	ldr	r3, [pc, #128]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001ec4:	68da      	ldr	r2, [r3, #12]
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	491e      	ldr	r1, [pc, #120]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001ecc:	4013      	ands	r3, r2
 8001ece:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d006      	beq.n	8001eea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001edc:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	4918      	ldr	r1, [pc, #96]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	604b      	str	r3, [r1, #4]
 8001ee8:	e006      	b.n	8001ef8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001eea:	4b16      	ldr	r3, [pc, #88]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	4914      	ldr	r1, [pc, #80]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d021      	beq.n	8001f48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f04:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	490e      	ldr	r1, [pc, #56]	@ (8001f44 <HAL_GPIO_Init+0x2d0>)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	600b      	str	r3, [r1, #0]
 8001f10:	e021      	b.n	8001f56 <HAL_GPIO_Init+0x2e2>
 8001f12:	bf00      	nop
 8001f14:	10320000 	.word	0x10320000
 8001f18:	10310000 	.word	0x10310000
 8001f1c:	10220000 	.word	0x10220000
 8001f20:	10210000 	.word	0x10210000
 8001f24:	10120000 	.word	0x10120000
 8001f28:	10110000 	.word	0x10110000
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	40010000 	.word	0x40010000
 8001f34:	40010800 	.word	0x40010800
 8001f38:	40010c00 	.word	0x40010c00
 8001f3c:	40011000 	.word	0x40011000
 8001f40:	40011400 	.word	0x40011400
 8001f44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f48:	4b0b      	ldr	r3, [pc, #44]	@ (8001f78 <HAL_GPIO_Init+0x304>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	4909      	ldr	r1, [pc, #36]	@ (8001f78 <HAL_GPIO_Init+0x304>)
 8001f52:	4013      	ands	r3, r2
 8001f54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f58:	3301      	adds	r3, #1
 8001f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f62:	fa22 f303 	lsr.w	r3, r2, r3
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f47f ae8e 	bne.w	8001c88 <HAL_GPIO_Init+0x14>
  }
}
 8001f6c:	bf00      	nop
 8001f6e:	bf00      	nop
 8001f70:	372c      	adds	r7, #44	@ 0x2c
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr
 8001f78:	40010400 	.word	0x40010400

08001f7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	460b      	mov	r3, r1
 8001f86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	887b      	ldrh	r3, [r7, #2]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d002      	beq.n	8001f9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f94:	2301      	movs	r3, #1
 8001f96:	73fb      	strb	r3, [r7, #15]
 8001f98:	e001      	b.n	8001f9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr

08001faa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b083      	sub	sp, #12
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	807b      	strh	r3, [r7, #2]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fba:	787b      	ldrb	r3, [r7, #1]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d003      	beq.n	8001fc8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fc0:	887a      	ldrh	r2, [r7, #2]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001fc6:	e003      	b.n	8001fd0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001fc8:	887b      	ldrh	r3, [r7, #2]
 8001fca:	041a      	lsls	r2, r3, #16
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	611a      	str	r2, [r3, #16]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b085      	sub	sp, #20
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fec:	887a      	ldrh	r2, [r7, #2]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	041a      	lsls	r2, r3, #16
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	43d9      	mvns	r1, r3
 8001ff8:	887b      	ldrh	r3, [r7, #2]
 8001ffa:	400b      	ands	r3, r1
 8001ffc:	431a      	orrs	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	611a      	str	r2, [r3, #16]
}
 8002002:	bf00      	nop
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d101      	bne.n	800201e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e12b      	b.n	8002276 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d106      	bne.n	8002038 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7fe ff84 	bl	8000f40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2224      	movs	r2, #36	@ 0x24
 800203c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 0201 	bic.w	r2, r2, #1
 800204e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800205e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800206e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002070:	f001 f84e 	bl	8003110 <HAL_RCC_GetPCLK1Freq>
 8002074:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	4a81      	ldr	r2, [pc, #516]	@ (8002280 <HAL_I2C_Init+0x274>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d807      	bhi.n	8002090 <HAL_I2C_Init+0x84>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4a80      	ldr	r2, [pc, #512]	@ (8002284 <HAL_I2C_Init+0x278>)
 8002084:	4293      	cmp	r3, r2
 8002086:	bf94      	ite	ls
 8002088:	2301      	movls	r3, #1
 800208a:	2300      	movhi	r3, #0
 800208c:	b2db      	uxtb	r3, r3
 800208e:	e006      	b.n	800209e <HAL_I2C_Init+0x92>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4a7d      	ldr	r2, [pc, #500]	@ (8002288 <HAL_I2C_Init+0x27c>)
 8002094:	4293      	cmp	r3, r2
 8002096:	bf94      	ite	ls
 8002098:	2301      	movls	r3, #1
 800209a:	2300      	movhi	r3, #0
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e0e7      	b.n	8002276 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4a78      	ldr	r2, [pc, #480]	@ (800228c <HAL_I2C_Init+0x280>)
 80020aa:	fba2 2303 	umull	r2, r3, r2, r3
 80020ae:	0c9b      	lsrs	r3, r3, #18
 80020b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68ba      	ldr	r2, [r7, #8]
 80020c2:	430a      	orrs	r2, r1
 80020c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	4a6a      	ldr	r2, [pc, #424]	@ (8002280 <HAL_I2C_Init+0x274>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d802      	bhi.n	80020e0 <HAL_I2C_Init+0xd4>
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	3301      	adds	r3, #1
 80020de:	e009      	b.n	80020f4 <HAL_I2C_Init+0xe8>
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020e6:	fb02 f303 	mul.w	r3, r2, r3
 80020ea:	4a69      	ldr	r2, [pc, #420]	@ (8002290 <HAL_I2C_Init+0x284>)
 80020ec:	fba2 2303 	umull	r2, r3, r2, r3
 80020f0:	099b      	lsrs	r3, r3, #6
 80020f2:	3301      	adds	r3, #1
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	6812      	ldr	r2, [r2, #0]
 80020f8:	430b      	orrs	r3, r1
 80020fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002106:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	495c      	ldr	r1, [pc, #368]	@ (8002280 <HAL_I2C_Init+0x274>)
 8002110:	428b      	cmp	r3, r1
 8002112:	d819      	bhi.n	8002148 <HAL_I2C_Init+0x13c>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	1e59      	subs	r1, r3, #1
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002122:	1c59      	adds	r1, r3, #1
 8002124:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002128:	400b      	ands	r3, r1
 800212a:	2b00      	cmp	r3, #0
 800212c:	d00a      	beq.n	8002144 <HAL_I2C_Init+0x138>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	1e59      	subs	r1, r3, #1
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	fbb1 f3f3 	udiv	r3, r1, r3
 800213c:	3301      	adds	r3, #1
 800213e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002142:	e051      	b.n	80021e8 <HAL_I2C_Init+0x1dc>
 8002144:	2304      	movs	r3, #4
 8002146:	e04f      	b.n	80021e8 <HAL_I2C_Init+0x1dc>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d111      	bne.n	8002174 <HAL_I2C_Init+0x168>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	1e58      	subs	r0, r3, #1
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6859      	ldr	r1, [r3, #4]
 8002158:	460b      	mov	r3, r1
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	440b      	add	r3, r1
 800215e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002162:	3301      	adds	r3, #1
 8002164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002168:	2b00      	cmp	r3, #0
 800216a:	bf0c      	ite	eq
 800216c:	2301      	moveq	r3, #1
 800216e:	2300      	movne	r3, #0
 8002170:	b2db      	uxtb	r3, r3
 8002172:	e012      	b.n	800219a <HAL_I2C_Init+0x18e>
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	1e58      	subs	r0, r3, #1
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6859      	ldr	r1, [r3, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	440b      	add	r3, r1
 8002182:	0099      	lsls	r1, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	fbb0 f3f3 	udiv	r3, r0, r3
 800218a:	3301      	adds	r3, #1
 800218c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002190:	2b00      	cmp	r3, #0
 8002192:	bf0c      	ite	eq
 8002194:	2301      	moveq	r3, #1
 8002196:	2300      	movne	r3, #0
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_I2C_Init+0x196>
 800219e:	2301      	movs	r3, #1
 80021a0:	e022      	b.n	80021e8 <HAL_I2C_Init+0x1dc>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10e      	bne.n	80021c8 <HAL_I2C_Init+0x1bc>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	1e58      	subs	r0, r3, #1
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6859      	ldr	r1, [r3, #4]
 80021b2:	460b      	mov	r3, r1
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	440b      	add	r3, r1
 80021b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80021bc:	3301      	adds	r3, #1
 80021be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021c6:	e00f      	b.n	80021e8 <HAL_I2C_Init+0x1dc>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1e58      	subs	r0, r3, #1
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6859      	ldr	r1, [r3, #4]
 80021d0:	460b      	mov	r3, r1
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	440b      	add	r3, r1
 80021d6:	0099      	lsls	r1, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	fbb0 f3f3 	udiv	r3, r0, r3
 80021de:	3301      	adds	r3, #1
 80021e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	6809      	ldr	r1, [r1, #0]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69da      	ldr	r2, [r3, #28]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	430a      	orrs	r2, r1
 800220a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002216:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	6911      	ldr	r1, [r2, #16]
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	68d2      	ldr	r2, [r2, #12]
 8002222:	4311      	orrs	r1, r2
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6812      	ldr	r2, [r2, #0]
 8002228:	430b      	orrs	r3, r1
 800222a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	695a      	ldr	r2, [r3, #20]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	431a      	orrs	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	430a      	orrs	r2, r1
 8002246:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0201 	orr.w	r2, r2, #1
 8002256:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2220      	movs	r2, #32
 8002262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	000186a0 	.word	0x000186a0
 8002284:	001e847f 	.word	0x001e847f
 8002288:	003d08ff 	.word	0x003d08ff
 800228c:	431bde83 	.word	0x431bde83
 8002290:	10624dd3 	.word	0x10624dd3

08002294 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af02      	add	r7, sp, #8
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	607a      	str	r2, [r7, #4]
 800229e:	461a      	mov	r2, r3
 80022a0:	460b      	mov	r3, r1
 80022a2:	817b      	strh	r3, [r7, #10]
 80022a4:	4613      	mov	r3, r2
 80022a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022a8:	f7ff fada 	bl	8001860 <HAL_GetTick>
 80022ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b20      	cmp	r3, #32
 80022b8:	f040 80e0 	bne.w	800247c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	2319      	movs	r3, #25
 80022c2:	2201      	movs	r2, #1
 80022c4:	4970      	ldr	r1, [pc, #448]	@ (8002488 <HAL_I2C_Master_Transmit+0x1f4>)
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f000 f964 	bl	8002594 <I2C_WaitOnFlagUntilTimeout>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022d2:	2302      	movs	r3, #2
 80022d4:	e0d3      	b.n	800247e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d101      	bne.n	80022e4 <HAL_I2C_Master_Transmit+0x50>
 80022e0:	2302      	movs	r3, #2
 80022e2:	e0cc      	b.n	800247e <HAL_I2C_Master_Transmit+0x1ea>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d007      	beq.n	800230a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f042 0201 	orr.w	r2, r2, #1
 8002308:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002318:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2221      	movs	r2, #33	@ 0x21
 800231e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2210      	movs	r2, #16
 8002326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2200      	movs	r2, #0
 800232e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	893a      	ldrh	r2, [r7, #8]
 800233a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002340:	b29a      	uxth	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	4a50      	ldr	r2, [pc, #320]	@ (800248c <HAL_I2C_Master_Transmit+0x1f8>)
 800234a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800234c:	8979      	ldrh	r1, [r7, #10]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	6a3a      	ldr	r2, [r7, #32]
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f000 f89c 	bl	8002490 <I2C_MasterRequestWrite>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e08d      	b.n	800247e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	613b      	str	r3, [r7, #16]
 8002376:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002378:	e066      	b.n	8002448 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	6a39      	ldr	r1, [r7, #32]
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f000 fa22 	bl	80027c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00d      	beq.n	80023a6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	2b04      	cmp	r3, #4
 8002390:	d107      	bne.n	80023a2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e06b      	b.n	800247e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023aa:	781a      	ldrb	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	3b01      	subs	r3, #1
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	695b      	ldr	r3, [r3, #20]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b04      	cmp	r3, #4
 80023e2:	d11b      	bne.n	800241c <HAL_I2C_Master_Transmit+0x188>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d017      	beq.n	800241c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f0:	781a      	ldrb	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fc:	1c5a      	adds	r2, r3, #1
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002406:	b29b      	uxth	r3, r3
 8002408:	3b01      	subs	r3, #1
 800240a:	b29a      	uxth	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002414:	3b01      	subs	r3, #1
 8002416:	b29a      	uxth	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800241c:	697a      	ldr	r2, [r7, #20]
 800241e:	6a39      	ldr	r1, [r7, #32]
 8002420:	68f8      	ldr	r0, [r7, #12]
 8002422:	f000 fa19 	bl	8002858 <I2C_WaitOnBTFFlagUntilTimeout>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00d      	beq.n	8002448 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002430:	2b04      	cmp	r3, #4
 8002432:	d107      	bne.n	8002444 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002442:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e01a      	b.n	800247e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800244c:	2b00      	cmp	r3, #0
 800244e:	d194      	bne.n	800237a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800245e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2220      	movs	r2, #32
 8002464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002478:	2300      	movs	r3, #0
 800247a:	e000      	b.n	800247e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800247c:	2302      	movs	r3, #2
  }
}
 800247e:	4618      	mov	r0, r3
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	00100002 	.word	0x00100002
 800248c:	ffff0000 	.word	0xffff0000

08002490 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af02      	add	r7, sp, #8
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	607a      	str	r2, [r7, #4]
 800249a:	603b      	str	r3, [r7, #0]
 800249c:	460b      	mov	r3, r1
 800249e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	2b08      	cmp	r3, #8
 80024aa:	d006      	beq.n	80024ba <I2C_MasterRequestWrite+0x2a>
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d003      	beq.n	80024ba <I2C_MasterRequestWrite+0x2a>
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80024b8:	d108      	bne.n	80024cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	e00b      	b.n	80024e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d0:	2b12      	cmp	r3, #18
 80024d2:	d107      	bne.n	80024e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80024f0:	68f8      	ldr	r0, [r7, #12]
 80024f2:	f000 f84f 	bl	8002594 <I2C_WaitOnFlagUntilTimeout>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00d      	beq.n	8002518 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800250a:	d103      	bne.n	8002514 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002512:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e035      	b.n	8002584 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002520:	d108      	bne.n	8002534 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002522:	897b      	ldrh	r3, [r7, #10]
 8002524:	b2db      	uxtb	r3, r3
 8002526:	461a      	mov	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002530:	611a      	str	r2, [r3, #16]
 8002532:	e01b      	b.n	800256c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002534:	897b      	ldrh	r3, [r7, #10]
 8002536:	11db      	asrs	r3, r3, #7
 8002538:	b2db      	uxtb	r3, r3
 800253a:	f003 0306 	and.w	r3, r3, #6
 800253e:	b2db      	uxtb	r3, r3
 8002540:	f063 030f 	orn	r3, r3, #15
 8002544:	b2da      	uxtb	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	490e      	ldr	r1, [pc, #56]	@ (800258c <I2C_MasterRequestWrite+0xfc>)
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f000 f898 	bl	8002688 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e010      	b.n	8002584 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002562:	897b      	ldrh	r3, [r7, #10]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	4907      	ldr	r1, [pc, #28]	@ (8002590 <I2C_MasterRequestWrite+0x100>)
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f000 f888 	bl	8002688 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e000      	b.n	8002584 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	00010008 	.word	0x00010008
 8002590:	00010002 	.word	0x00010002

08002594 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	4613      	mov	r3, r2
 80025a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025a4:	e048      	b.n	8002638 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ac:	d044      	beq.n	8002638 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025ae:	f7ff f957 	bl	8001860 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d302      	bcc.n	80025c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d139      	bne.n	8002638 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	0c1b      	lsrs	r3, r3, #16
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d10d      	bne.n	80025ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	695b      	ldr	r3, [r3, #20]
 80025d4:	43da      	mvns	r2, r3
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	4013      	ands	r3, r2
 80025da:	b29b      	uxth	r3, r3
 80025dc:	2b00      	cmp	r3, #0
 80025de:	bf0c      	ite	eq
 80025e0:	2301      	moveq	r3, #1
 80025e2:	2300      	movne	r3, #0
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	461a      	mov	r2, r3
 80025e8:	e00c      	b.n	8002604 <I2C_WaitOnFlagUntilTimeout+0x70>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	43da      	mvns	r2, r3
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	4013      	ands	r3, r2
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	bf0c      	ite	eq
 80025fc:	2301      	moveq	r3, #1
 80025fe:	2300      	movne	r3, #0
 8002600:	b2db      	uxtb	r3, r3
 8002602:	461a      	mov	r2, r3
 8002604:	79fb      	ldrb	r3, [r7, #7]
 8002606:	429a      	cmp	r2, r3
 8002608:	d116      	bne.n	8002638 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2220      	movs	r2, #32
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002624:	f043 0220 	orr.w	r2, r3, #32
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e023      	b.n	8002680 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	0c1b      	lsrs	r3, r3, #16
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b01      	cmp	r3, #1
 8002640:	d10d      	bne.n	800265e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	695b      	ldr	r3, [r3, #20]
 8002648:	43da      	mvns	r2, r3
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	4013      	ands	r3, r2
 800264e:	b29b      	uxth	r3, r3
 8002650:	2b00      	cmp	r3, #0
 8002652:	bf0c      	ite	eq
 8002654:	2301      	moveq	r3, #1
 8002656:	2300      	movne	r3, #0
 8002658:	b2db      	uxtb	r3, r3
 800265a:	461a      	mov	r2, r3
 800265c:	e00c      	b.n	8002678 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	43da      	mvns	r2, r3
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	4013      	ands	r3, r2
 800266a:	b29b      	uxth	r3, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf0c      	ite	eq
 8002670:	2301      	moveq	r3, #1
 8002672:	2300      	movne	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	461a      	mov	r2, r3
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	429a      	cmp	r2, r3
 800267c:	d093      	beq.n	80025a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
 8002694:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002696:	e071      	b.n	800277c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026a6:	d123      	bne.n	80026f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026b6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80026c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2220      	movs	r2, #32
 80026cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026dc:	f043 0204 	orr.w	r2, r3, #4
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e067      	b.n	80027c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f6:	d041      	beq.n	800277c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026f8:	f7ff f8b2 	bl	8001860 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	429a      	cmp	r2, r3
 8002706:	d302      	bcc.n	800270e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d136      	bne.n	800277c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	0c1b      	lsrs	r3, r3, #16
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2b01      	cmp	r3, #1
 8002716:	d10c      	bne.n	8002732 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	43da      	mvns	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	4013      	ands	r3, r2
 8002724:	b29b      	uxth	r3, r3
 8002726:	2b00      	cmp	r3, #0
 8002728:	bf14      	ite	ne
 800272a:	2301      	movne	r3, #1
 800272c:	2300      	moveq	r3, #0
 800272e:	b2db      	uxtb	r3, r3
 8002730:	e00b      	b.n	800274a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	43da      	mvns	r2, r3
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	4013      	ands	r3, r2
 800273e:	b29b      	uxth	r3, r3
 8002740:	2b00      	cmp	r3, #0
 8002742:	bf14      	ite	ne
 8002744:	2301      	movne	r3, #1
 8002746:	2300      	moveq	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d016      	beq.n	800277c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2220      	movs	r2, #32
 8002758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	f043 0220 	orr.w	r2, r3, #32
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e021      	b.n	80027c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	0c1b      	lsrs	r3, r3, #16
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b01      	cmp	r3, #1
 8002784:	d10c      	bne.n	80027a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	695b      	ldr	r3, [r3, #20]
 800278c:	43da      	mvns	r2, r3
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	4013      	ands	r3, r2
 8002792:	b29b      	uxth	r3, r3
 8002794:	2b00      	cmp	r3, #0
 8002796:	bf14      	ite	ne
 8002798:	2301      	movne	r3, #1
 800279a:	2300      	moveq	r3, #0
 800279c:	b2db      	uxtb	r3, r3
 800279e:	e00b      	b.n	80027b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	43da      	mvns	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	4013      	ands	r3, r2
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	bf14      	ite	ne
 80027b2:	2301      	movne	r3, #1
 80027b4:	2300      	moveq	r3, #0
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f47f af6d 	bne.w	8002698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027d4:	e034      	b.n	8002840 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f000 f886 	bl	80028e8 <I2C_IsAcknowledgeFailed>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e034      	b.n	8002850 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ec:	d028      	beq.n	8002840 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ee:	f7ff f837 	bl	8001860 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	68ba      	ldr	r2, [r7, #8]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d302      	bcc.n	8002804 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d11d      	bne.n	8002840 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800280e:	2b80      	cmp	r3, #128	@ 0x80
 8002810:	d016      	beq.n	8002840 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2220      	movs	r2, #32
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282c:	f043 0220 	orr.w	r2, r3, #32
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e007      	b.n	8002850 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800284a:	2b80      	cmp	r3, #128	@ 0x80
 800284c:	d1c3      	bne.n	80027d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002864:	e034      	b.n	80028d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f000 f83e 	bl	80028e8 <I2C_IsAcknowledgeFailed>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e034      	b.n	80028e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800287c:	d028      	beq.n	80028d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800287e:	f7fe ffef 	bl	8001860 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	429a      	cmp	r2, r3
 800288c:	d302      	bcc.n	8002894 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d11d      	bne.n	80028d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	2b04      	cmp	r3, #4
 80028a0:	d016      	beq.n	80028d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028bc:	f043 0220 	orr.w	r2, r3, #32
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e007      	b.n	80028e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	f003 0304 	and.w	r3, r3, #4
 80028da:	2b04      	cmp	r3, #4
 80028dc:	d1c3      	bne.n	8002866 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028fe:	d11b      	bne.n	8002938 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002908:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2220      	movs	r2, #32
 8002914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	f043 0204 	orr.w	r2, r3, #4
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e000      	b.n	800293a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	bc80      	pop	{r7}
 8002942:	4770      	bx	lr

08002944 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	460b      	mov	r3, r1
 800294e:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002950:	4b09      	ldr	r3, [pc, #36]	@ (8002978 <HAL_PWR_EnterSLEEPMode+0x34>)
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	4a08      	ldr	r2, [pc, #32]	@ (8002978 <HAL_PWR_EnterSLEEPMode+0x34>)
 8002956:	f023 0304 	bic.w	r3, r3, #4
 800295a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800295c:	78fb      	ldrb	r3, [r7, #3]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002962:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8002964:	e002      	b.n	800296c <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8002966:	bf40      	sev
    __WFE();
 8002968:	bf20      	wfe
    __WFE();
 800296a:	bf20      	wfe
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	e000ed00 	.word	0xe000ed00

0800297c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e272      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b00      	cmp	r3, #0
 8002998:	f000 8087 	beq.w	8002aaa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800299c:	4b92      	ldr	r3, [pc, #584]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 030c 	and.w	r3, r3, #12
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d00c      	beq.n	80029c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029a8:	4b8f      	ldr	r3, [pc, #572]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 030c 	and.w	r3, r3, #12
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	d112      	bne.n	80029da <HAL_RCC_OscConfig+0x5e>
 80029b4:	4b8c      	ldr	r3, [pc, #560]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029c0:	d10b      	bne.n	80029da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c2:	4b89      	ldr	r3, [pc, #548]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d06c      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x12c>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d168      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e24c      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e2:	d106      	bne.n	80029f2 <HAL_RCC_OscConfig+0x76>
 80029e4:	4b80      	ldr	r3, [pc, #512]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a7f      	ldr	r2, [pc, #508]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 80029ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029ee:	6013      	str	r3, [r2, #0]
 80029f0:	e02e      	b.n	8002a50 <HAL_RCC_OscConfig+0xd4>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d10c      	bne.n	8002a14 <HAL_RCC_OscConfig+0x98>
 80029fa:	4b7b      	ldr	r3, [pc, #492]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a7a      	ldr	r2, [pc, #488]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	4b78      	ldr	r3, [pc, #480]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a77      	ldr	r2, [pc, #476]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a10:	6013      	str	r3, [r2, #0]
 8002a12:	e01d      	b.n	8002a50 <HAL_RCC_OscConfig+0xd4>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a1c:	d10c      	bne.n	8002a38 <HAL_RCC_OscConfig+0xbc>
 8002a1e:	4b72      	ldr	r3, [pc, #456]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a71      	ldr	r2, [pc, #452]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	4b6f      	ldr	r3, [pc, #444]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a6e      	ldr	r2, [pc, #440]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	e00b      	b.n	8002a50 <HAL_RCC_OscConfig+0xd4>
 8002a38:	4b6b      	ldr	r3, [pc, #428]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a42:	6013      	str	r3, [r2, #0]
 8002a44:	4b68      	ldr	r3, [pc, #416]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a67      	ldr	r2, [pc, #412]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d013      	beq.n	8002a80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a58:	f7fe ff02 	bl	8001860 <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a5e:	e008      	b.n	8002a72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a60:	f7fe fefe 	bl	8001860 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b64      	cmp	r3, #100	@ 0x64
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e200      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a72:	4b5d      	ldr	r3, [pc, #372]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d0f0      	beq.n	8002a60 <HAL_RCC_OscConfig+0xe4>
 8002a7e:	e014      	b.n	8002aaa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a80:	f7fe feee 	bl	8001860 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a88:	f7fe feea 	bl	8001860 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b64      	cmp	r3, #100	@ 0x64
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e1ec      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a9a:	4b53      	ldr	r3, [pc, #332]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1f0      	bne.n	8002a88 <HAL_RCC_OscConfig+0x10c>
 8002aa6:	e000      	b.n	8002aaa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d063      	beq.n	8002b7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ab6:	4b4c      	ldr	r3, [pc, #304]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 030c 	and.w	r3, r3, #12
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00b      	beq.n	8002ada <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ac2:	4b49      	ldr	r3, [pc, #292]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f003 030c 	and.w	r3, r3, #12
 8002aca:	2b08      	cmp	r3, #8
 8002acc:	d11c      	bne.n	8002b08 <HAL_RCC_OscConfig+0x18c>
 8002ace:	4b46      	ldr	r3, [pc, #280]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d116      	bne.n	8002b08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ada:	4b43      	ldr	r3, [pc, #268]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d005      	beq.n	8002af2 <HAL_RCC_OscConfig+0x176>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d001      	beq.n	8002af2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e1c0      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af2:	4b3d      	ldr	r3, [pc, #244]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	4939      	ldr	r1, [pc, #228]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b06:	e03a      	b.n	8002b7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d020      	beq.n	8002b52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b10:	4b36      	ldr	r3, [pc, #216]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b12:	2201      	movs	r2, #1
 8002b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b16:	f7fe fea3 	bl	8001860 <HAL_GetTick>
 8002b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b1e:	f7fe fe9f 	bl	8001860 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e1a1      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b30:	4b2d      	ldr	r3, [pc, #180]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0f0      	beq.n	8002b1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	695b      	ldr	r3, [r3, #20]
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	4927      	ldr	r1, [pc, #156]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	600b      	str	r3, [r1, #0]
 8002b50:	e015      	b.n	8002b7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b52:	4b26      	ldr	r3, [pc, #152]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b58:	f7fe fe82 	bl	8001860 <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b60:	f7fe fe7e 	bl	8001860 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e180      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b72:	4b1d      	ldr	r3, [pc, #116]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f0      	bne.n	8002b60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d03a      	beq.n	8002c00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d019      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b92:	4b17      	ldr	r3, [pc, #92]	@ (8002bf0 <HAL_RCC_OscConfig+0x274>)
 8002b94:	2201      	movs	r2, #1
 8002b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b98:	f7fe fe62 	bl	8001860 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba0:	f7fe fe5e 	bl	8001860 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e160      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002be8 <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f0      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002bbe:	2001      	movs	r0, #1
 8002bc0:	f000 face 	bl	8003160 <RCC_Delay>
 8002bc4:	e01c      	b.n	8002c00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <HAL_RCC_OscConfig+0x274>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bcc:	f7fe fe48 	bl	8001860 <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bd2:	e00f      	b.n	8002bf4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bd4:	f7fe fe44 	bl	8001860 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d908      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e146      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
 8002be6:	bf00      	nop
 8002be8:	40021000 	.word	0x40021000
 8002bec:	42420000 	.word	0x42420000
 8002bf0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf4:	4b92      	ldr	r3, [pc, #584]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1e9      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0304 	and.w	r3, r3, #4
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 80a6 	beq.w	8002d5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c12:	4b8b      	ldr	r3, [pc, #556]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10d      	bne.n	8002c3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c1e:	4b88      	ldr	r3, [pc, #544]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	4a87      	ldr	r2, [pc, #540]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002c24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c28:	61d3      	str	r3, [r2, #28]
 8002c2a:	4b85      	ldr	r3, [pc, #532]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c32:	60bb      	str	r3, [r7, #8]
 8002c34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c36:	2301      	movs	r3, #1
 8002c38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c3a:	4b82      	ldr	r3, [pc, #520]	@ (8002e44 <HAL_RCC_OscConfig+0x4c8>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d118      	bne.n	8002c78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c46:	4b7f      	ldr	r3, [pc, #508]	@ (8002e44 <HAL_RCC_OscConfig+0x4c8>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a7e      	ldr	r2, [pc, #504]	@ (8002e44 <HAL_RCC_OscConfig+0x4c8>)
 8002c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c52:	f7fe fe05 	bl	8001860 <HAL_GetTick>
 8002c56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c5a:	f7fe fe01 	bl	8001860 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b64      	cmp	r3, #100	@ 0x64
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e103      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c6c:	4b75      	ldr	r3, [pc, #468]	@ (8002e44 <HAL_RCC_OscConfig+0x4c8>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d106      	bne.n	8002c8e <HAL_RCC_OscConfig+0x312>
 8002c80:	4b6f      	ldr	r3, [pc, #444]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	4a6e      	ldr	r2, [pc, #440]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002c86:	f043 0301 	orr.w	r3, r3, #1
 8002c8a:	6213      	str	r3, [r2, #32]
 8002c8c:	e02d      	b.n	8002cea <HAL_RCC_OscConfig+0x36e>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10c      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x334>
 8002c96:	4b6a      	ldr	r3, [pc, #424]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	4a69      	ldr	r2, [pc, #420]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002c9c:	f023 0301 	bic.w	r3, r3, #1
 8002ca0:	6213      	str	r3, [r2, #32]
 8002ca2:	4b67      	ldr	r3, [pc, #412]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	4a66      	ldr	r2, [pc, #408]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002ca8:	f023 0304 	bic.w	r3, r3, #4
 8002cac:	6213      	str	r3, [r2, #32]
 8002cae:	e01c      	b.n	8002cea <HAL_RCC_OscConfig+0x36e>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	2b05      	cmp	r3, #5
 8002cb6:	d10c      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x356>
 8002cb8:	4b61      	ldr	r3, [pc, #388]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	4a60      	ldr	r2, [pc, #384]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002cbe:	f043 0304 	orr.w	r3, r3, #4
 8002cc2:	6213      	str	r3, [r2, #32]
 8002cc4:	4b5e      	ldr	r3, [pc, #376]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	4a5d      	ldr	r2, [pc, #372]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	6213      	str	r3, [r2, #32]
 8002cd0:	e00b      	b.n	8002cea <HAL_RCC_OscConfig+0x36e>
 8002cd2:	4b5b      	ldr	r3, [pc, #364]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	4a5a      	ldr	r2, [pc, #360]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002cd8:	f023 0301 	bic.w	r3, r3, #1
 8002cdc:	6213      	str	r3, [r2, #32]
 8002cde:	4b58      	ldr	r3, [pc, #352]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	4a57      	ldr	r2, [pc, #348]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002ce4:	f023 0304 	bic.w	r3, r3, #4
 8002ce8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d015      	beq.n	8002d1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf2:	f7fe fdb5 	bl	8001860 <HAL_GetTick>
 8002cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cf8:	e00a      	b.n	8002d10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfa:	f7fe fdb1 	bl	8001860 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e0b1      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d10:	4b4b      	ldr	r3, [pc, #300]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d0ee      	beq.n	8002cfa <HAL_RCC_OscConfig+0x37e>
 8002d1c:	e014      	b.n	8002d48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d1e:	f7fe fd9f 	bl	8001860 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d24:	e00a      	b.n	8002d3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d26:	f7fe fd9b 	bl	8001860 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e09b      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d3c:	4b40      	ldr	r3, [pc, #256]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d1ee      	bne.n	8002d26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d48:	7dfb      	ldrb	r3, [r7, #23]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d105      	bne.n	8002d5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d4e:	4b3c      	ldr	r3, [pc, #240]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	4a3b      	ldr	r2, [pc, #236]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002d54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 8087 	beq.w	8002e72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d64:	4b36      	ldr	r3, [pc, #216]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f003 030c 	and.w	r3, r3, #12
 8002d6c:	2b08      	cmp	r3, #8
 8002d6e:	d061      	beq.n	8002e34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	69db      	ldr	r3, [r3, #28]
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d146      	bne.n	8002e06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d78:	4b33      	ldr	r3, [pc, #204]	@ (8002e48 <HAL_RCC_OscConfig+0x4cc>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7e:	f7fe fd6f 	bl	8001860 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d86:	f7fe fd6b 	bl	8001860 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e06d      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d98:	4b29      	ldr	r3, [pc, #164]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1f0      	bne.n	8002d86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dac:	d108      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002dae:	4b24      	ldr	r3, [pc, #144]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	4921      	ldr	r1, [pc, #132]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a19      	ldr	r1, [r3, #32]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	430b      	orrs	r3, r1
 8002dd2:	491b      	ldr	r1, [pc, #108]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e48 <HAL_RCC_OscConfig+0x4cc>)
 8002dda:	2201      	movs	r2, #1
 8002ddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dde:	f7fe fd3f 	bl	8001860 <HAL_GetTick>
 8002de2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de6:	f7fe fd3b 	bl	8001860 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e03d      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002df8:	4b11      	ldr	r3, [pc, #68]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0f0      	beq.n	8002de6 <HAL_RCC_OscConfig+0x46a>
 8002e04:	e035      	b.n	8002e72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e06:	4b10      	ldr	r3, [pc, #64]	@ (8002e48 <HAL_RCC_OscConfig+0x4cc>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0c:	f7fe fd28 	bl	8001860 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e14:	f7fe fd24 	bl	8001860 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e026      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e26:	4b06      	ldr	r3, [pc, #24]	@ (8002e40 <HAL_RCC_OscConfig+0x4c4>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f0      	bne.n	8002e14 <HAL_RCC_OscConfig+0x498>
 8002e32:	e01e      	b.n	8002e72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	69db      	ldr	r3, [r3, #28]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d107      	bne.n	8002e4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e019      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
 8002e40:	40021000 	.word	0x40021000
 8002e44:	40007000 	.word	0x40007000
 8002e48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e7c <HAL_RCC_OscConfig+0x500>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d106      	bne.n	8002e6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d001      	beq.n	8002e72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3718      	adds	r7, #24
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40021000 	.word	0x40021000

08002e80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d101      	bne.n	8002e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e0d0      	b.n	8003036 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e94:	4b6a      	ldr	r3, [pc, #424]	@ (8003040 <HAL_RCC_ClockConfig+0x1c0>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d910      	bls.n	8002ec4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea2:	4b67      	ldr	r3, [pc, #412]	@ (8003040 <HAL_RCC_ClockConfig+0x1c0>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f023 0207 	bic.w	r2, r3, #7
 8002eaa:	4965      	ldr	r1, [pc, #404]	@ (8003040 <HAL_RCC_ClockConfig+0x1c0>)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eb2:	4b63      	ldr	r3, [pc, #396]	@ (8003040 <HAL_RCC_ClockConfig+0x1c0>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0307 	and.w	r3, r3, #7
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d001      	beq.n	8002ec4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e0b8      	b.n	8003036 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d020      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0304 	and.w	r3, r3, #4
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d005      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002edc:	4b59      	ldr	r3, [pc, #356]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	4a58      	ldr	r2, [pc, #352]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002ee2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ee6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0308 	and.w	r3, r3, #8
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d005      	beq.n	8002f00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ef4:	4b53      	ldr	r3, [pc, #332]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	4a52      	ldr	r2, [pc, #328]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002efa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002efe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f00:	4b50      	ldr	r3, [pc, #320]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	494d      	ldr	r1, [pc, #308]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d040      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d107      	bne.n	8002f36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f26:	4b47      	ldr	r3, [pc, #284]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d115      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e07f      	b.n	8003036 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d107      	bne.n	8002f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f3e:	4b41      	ldr	r3, [pc, #260]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d109      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e073      	b.n	8003036 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f4e:	4b3d      	ldr	r3, [pc, #244]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e06b      	b.n	8003036 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f5e:	4b39      	ldr	r3, [pc, #228]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f023 0203 	bic.w	r2, r3, #3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	4936      	ldr	r1, [pc, #216]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f70:	f7fe fc76 	bl	8001860 <HAL_GetTick>
 8002f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f76:	e00a      	b.n	8002f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f78:	f7fe fc72 	bl	8001860 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e053      	b.n	8003036 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f8e:	4b2d      	ldr	r3, [pc, #180]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f003 020c 	and.w	r2, r3, #12
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d1eb      	bne.n	8002f78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fa0:	4b27      	ldr	r3, [pc, #156]	@ (8003040 <HAL_RCC_ClockConfig+0x1c0>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0307 	and.w	r3, r3, #7
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d210      	bcs.n	8002fd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fae:	4b24      	ldr	r3, [pc, #144]	@ (8003040 <HAL_RCC_ClockConfig+0x1c0>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f023 0207 	bic.w	r2, r3, #7
 8002fb6:	4922      	ldr	r1, [pc, #136]	@ (8003040 <HAL_RCC_ClockConfig+0x1c0>)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fbe:	4b20      	ldr	r3, [pc, #128]	@ (8003040 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0307 	and.w	r3, r3, #7
 8002fc6:	683a      	ldr	r2, [r7, #0]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d001      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e032      	b.n	8003036 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d008      	beq.n	8002fee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fdc:	4b19      	ldr	r3, [pc, #100]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	4916      	ldr	r1, [pc, #88]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d009      	beq.n	800300e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ffa:	4b12      	ldr	r3, [pc, #72]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	490e      	ldr	r1, [pc, #56]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 800300a:	4313      	orrs	r3, r2
 800300c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800300e:	f000 f821 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 8003012:	4602      	mov	r2, r0
 8003014:	4b0b      	ldr	r3, [pc, #44]	@ (8003044 <HAL_RCC_ClockConfig+0x1c4>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	091b      	lsrs	r3, r3, #4
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	490a      	ldr	r1, [pc, #40]	@ (8003048 <HAL_RCC_ClockConfig+0x1c8>)
 8003020:	5ccb      	ldrb	r3, [r1, r3]
 8003022:	fa22 f303 	lsr.w	r3, r2, r3
 8003026:	4a09      	ldr	r2, [pc, #36]	@ (800304c <HAL_RCC_ClockConfig+0x1cc>)
 8003028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800302a:	4b09      	ldr	r3, [pc, #36]	@ (8003050 <HAL_RCC_ClockConfig+0x1d0>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f7fe fbd4 	bl	80017dc <HAL_InitTick>

  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40022000 	.word	0x40022000
 8003044:	40021000 	.word	0x40021000
 8003048:	08004e88 	.word	0x08004e88
 800304c:	2000007c 	.word	0x2000007c
 8003050:	20000080 	.word	0x20000080

08003054 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003054:	b480      	push	{r7}
 8003056:	b087      	sub	sp, #28
 8003058:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800305a:	2300      	movs	r3, #0
 800305c:	60fb      	str	r3, [r7, #12]
 800305e:	2300      	movs	r3, #0
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	2300      	movs	r3, #0
 8003064:	617b      	str	r3, [r7, #20]
 8003066:	2300      	movs	r3, #0
 8003068:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800306e:	4b1e      	ldr	r3, [pc, #120]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f003 030c 	and.w	r3, r3, #12
 800307a:	2b04      	cmp	r3, #4
 800307c:	d002      	beq.n	8003084 <HAL_RCC_GetSysClockFreq+0x30>
 800307e:	2b08      	cmp	r3, #8
 8003080:	d003      	beq.n	800308a <HAL_RCC_GetSysClockFreq+0x36>
 8003082:	e027      	b.n	80030d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003084:	4b19      	ldr	r3, [pc, #100]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x98>)
 8003086:	613b      	str	r3, [r7, #16]
      break;
 8003088:	e027      	b.n	80030da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	0c9b      	lsrs	r3, r3, #18
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	4a17      	ldr	r2, [pc, #92]	@ (80030f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003094:	5cd3      	ldrb	r3, [r2, r3]
 8003096:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d010      	beq.n	80030c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030a2:	4b11      	ldr	r3, [pc, #68]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	0c5b      	lsrs	r3, r3, #17
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	4a11      	ldr	r2, [pc, #68]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030ae:	5cd3      	ldrb	r3, [r2, r3]
 80030b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a0d      	ldr	r2, [pc, #52]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x98>)
 80030b6:	fb03 f202 	mul.w	r2, r3, r2
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c0:	617b      	str	r3, [r7, #20]
 80030c2:	e004      	b.n	80030ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a0c      	ldr	r2, [pc, #48]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80030c8:	fb02 f303 	mul.w	r3, r2, r3
 80030cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	613b      	str	r3, [r7, #16]
      break;
 80030d2:	e002      	b.n	80030da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030d4:	4b05      	ldr	r3, [pc, #20]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x98>)
 80030d6:	613b      	str	r3, [r7, #16]
      break;
 80030d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030da:	693b      	ldr	r3, [r7, #16]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	371c      	adds	r7, #28
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bc80      	pop	{r7}
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	40021000 	.word	0x40021000
 80030ec:	007a1200 	.word	0x007a1200
 80030f0:	08004ea0 	.word	0x08004ea0
 80030f4:	08004eb0 	.word	0x08004eb0
 80030f8:	003d0900 	.word	0x003d0900

080030fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003100:	4b02      	ldr	r3, [pc, #8]	@ (800310c <HAL_RCC_GetHCLKFreq+0x10>)
 8003102:	681b      	ldr	r3, [r3, #0]
}
 8003104:	4618      	mov	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr
 800310c:	2000007c 	.word	0x2000007c

08003110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003114:	f7ff fff2 	bl	80030fc <HAL_RCC_GetHCLKFreq>
 8003118:	4602      	mov	r2, r0
 800311a:	4b05      	ldr	r3, [pc, #20]	@ (8003130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	0a1b      	lsrs	r3, r3, #8
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	4903      	ldr	r1, [pc, #12]	@ (8003134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003126:	5ccb      	ldrb	r3, [r1, r3]
 8003128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800312c:	4618      	mov	r0, r3
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40021000 	.word	0x40021000
 8003134:	08004e98 	.word	0x08004e98

08003138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800313c:	f7ff ffde 	bl	80030fc <HAL_RCC_GetHCLKFreq>
 8003140:	4602      	mov	r2, r0
 8003142:	4b05      	ldr	r3, [pc, #20]	@ (8003158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	0adb      	lsrs	r3, r3, #11
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	4903      	ldr	r1, [pc, #12]	@ (800315c <HAL_RCC_GetPCLK2Freq+0x24>)
 800314e:	5ccb      	ldrb	r3, [r1, r3]
 8003150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40021000 	.word	0x40021000
 800315c:	08004e98 	.word	0x08004e98

08003160 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003168:	4b0a      	ldr	r3, [pc, #40]	@ (8003194 <RCC_Delay+0x34>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a0a      	ldr	r2, [pc, #40]	@ (8003198 <RCC_Delay+0x38>)
 800316e:	fba2 2303 	umull	r2, r3, r2, r3
 8003172:	0a5b      	lsrs	r3, r3, #9
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	fb02 f303 	mul.w	r3, r2, r3
 800317a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800317c:	bf00      	nop
  }
  while (Delay --);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	1e5a      	subs	r2, r3, #1
 8003182:	60fa      	str	r2, [r7, #12]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1f9      	bne.n	800317c <RCC_Delay+0x1c>
}
 8003188:	bf00      	nop
 800318a:	bf00      	nop
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr
 8003194:	2000007c 	.word	0x2000007c
 8003198:	10624dd3 	.word	0x10624dd3

0800319c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e076      	b.n	800329c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d108      	bne.n	80031c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031be:	d009      	beq.n	80031d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	61da      	str	r2, [r3, #28]
 80031c6:	e005      	b.n	80031d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d106      	bne.n	80031f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7fd fef6 	bl	8000fe0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2202      	movs	r2, #2
 80031f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800320a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800321c:	431a      	orrs	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003258:	ea42 0103 	orr.w	r1, r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003260:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	0c1a      	lsrs	r2, r3, #16
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f002 0204 	and.w	r2, r2, #4
 800327a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	69da      	ldr	r2, [r3, #28]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800328a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e041      	b.n	800333a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d106      	bne.n	80032d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7fd fec8 	bl	8001060 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2202      	movs	r2, #2
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	3304      	adds	r3, #4
 80032e0:	4619      	mov	r1, r3
 80032e2:	4610      	mov	r0, r2
 80032e4:	f000 fa5c 	bl	80037a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b01      	cmp	r3, #1
 8003356:	d001      	beq.n	800335c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e03a      	b.n	80033d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f042 0201 	orr.w	r2, r2, #1
 8003372:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a18      	ldr	r2, [pc, #96]	@ (80033dc <HAL_TIM_Base_Start_IT+0x98>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d00e      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x58>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003386:	d009      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x58>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a14      	ldr	r2, [pc, #80]	@ (80033e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d004      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x58>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a13      	ldr	r2, [pc, #76]	@ (80033e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d111      	bne.n	80033c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f003 0307 	and.w	r3, r3, #7
 80033a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2b06      	cmp	r3, #6
 80033ac:	d010      	beq.n	80033d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f042 0201 	orr.w	r2, r2, #1
 80033bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033be:	e007      	b.n	80033d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0201 	orr.w	r2, r2, #1
 80033ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr
 80033dc:	40012c00 	.word	0x40012c00
 80033e0:	40000400 	.word	0x40000400
 80033e4:	40000800 	.word	0x40000800

080033e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d020      	beq.n	800344c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d01b      	beq.n	800344c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f06f 0202 	mvn.w	r2, #2
 800341c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2201      	movs	r2, #1
 8003422:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f998 	bl	8003768 <HAL_TIM_IC_CaptureCallback>
 8003438:	e005      	b.n	8003446 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f98b 	bl	8003756 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 f99a 	bl	800377a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b00      	cmp	r3, #0
 8003454:	d020      	beq.n	8003498 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d01b      	beq.n	8003498 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f06f 0204 	mvn.w	r2, #4
 8003468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2202      	movs	r2, #2
 800346e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f972 	bl	8003768 <HAL_TIM_IC_CaptureCallback>
 8003484:	e005      	b.n	8003492 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f965 	bl	8003756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f974 	bl	800377a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 0308 	and.w	r3, r3, #8
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d020      	beq.n	80034e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d01b      	beq.n	80034e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0208 	mvn.w	r2, #8
 80034b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2204      	movs	r2, #4
 80034ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f003 0303 	and.w	r3, r3, #3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f94c 	bl	8003768 <HAL_TIM_IC_CaptureCallback>
 80034d0:	e005      	b.n	80034de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 f93f 	bl	8003756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f94e 	bl	800377a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	f003 0310 	and.w	r3, r3, #16
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d020      	beq.n	8003530 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f003 0310 	and.w	r3, r3, #16
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d01b      	beq.n	8003530 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f06f 0210 	mvn.w	r2, #16
 8003500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2208      	movs	r2, #8
 8003506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003512:	2b00      	cmp	r3, #0
 8003514:	d003      	beq.n	800351e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 f926 	bl	8003768 <HAL_TIM_IC_CaptureCallback>
 800351c:	e005      	b.n	800352a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f919 	bl	8003756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 f928 	bl	800377a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00c      	beq.n	8003554 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	2b00      	cmp	r3, #0
 8003542:	d007      	beq.n	8003554 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f06f 0201 	mvn.w	r2, #1
 800354c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7fd f924 	bl	800079c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00c      	beq.n	8003578 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003564:	2b00      	cmp	r3, #0
 8003566:	d007      	beq.n	8003578 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 fa7f 	bl	8003a76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00c      	beq.n	800359c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003588:	2b00      	cmp	r3, #0
 800358a:	d007      	beq.n	800359c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f8f8 	bl	800378c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	f003 0320 	and.w	r3, r3, #32
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00c      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f003 0320 	and.w	r3, r3, #32
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d007      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f06f 0220 	mvn.w	r2, #32
 80035b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 fa52 	bl	8003a64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035c0:	bf00      	nop
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035d2:	2300      	movs	r3, #0
 80035d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d101      	bne.n	80035e4 <HAL_TIM_ConfigClockSource+0x1c>
 80035e0:	2302      	movs	r3, #2
 80035e2:	e0b4      	b.n	800374e <HAL_TIM_ConfigClockSource+0x186>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003602:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800360a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800361c:	d03e      	beq.n	800369c <HAL_TIM_ConfigClockSource+0xd4>
 800361e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003622:	f200 8087 	bhi.w	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003626:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800362a:	f000 8086 	beq.w	800373a <HAL_TIM_ConfigClockSource+0x172>
 800362e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003632:	d87f      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003634:	2b70      	cmp	r3, #112	@ 0x70
 8003636:	d01a      	beq.n	800366e <HAL_TIM_ConfigClockSource+0xa6>
 8003638:	2b70      	cmp	r3, #112	@ 0x70
 800363a:	d87b      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 800363c:	2b60      	cmp	r3, #96	@ 0x60
 800363e:	d050      	beq.n	80036e2 <HAL_TIM_ConfigClockSource+0x11a>
 8003640:	2b60      	cmp	r3, #96	@ 0x60
 8003642:	d877      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003644:	2b50      	cmp	r3, #80	@ 0x50
 8003646:	d03c      	beq.n	80036c2 <HAL_TIM_ConfigClockSource+0xfa>
 8003648:	2b50      	cmp	r3, #80	@ 0x50
 800364a:	d873      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 800364c:	2b40      	cmp	r3, #64	@ 0x40
 800364e:	d058      	beq.n	8003702 <HAL_TIM_ConfigClockSource+0x13a>
 8003650:	2b40      	cmp	r3, #64	@ 0x40
 8003652:	d86f      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003654:	2b30      	cmp	r3, #48	@ 0x30
 8003656:	d064      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x15a>
 8003658:	2b30      	cmp	r3, #48	@ 0x30
 800365a:	d86b      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 800365c:	2b20      	cmp	r3, #32
 800365e:	d060      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x15a>
 8003660:	2b20      	cmp	r3, #32
 8003662:	d867      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
 8003664:	2b00      	cmp	r3, #0
 8003666:	d05c      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x15a>
 8003668:	2b10      	cmp	r3, #16
 800366a:	d05a      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x15a>
 800366c:	e062      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800367e:	f000 f974 	bl	800396a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003690:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	609a      	str	r2, [r3, #8]
      break;
 800369a:	e04f      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036ac:	f000 f95d 	bl	800396a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689a      	ldr	r2, [r3, #8]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036be:	609a      	str	r2, [r3, #8]
      break;
 80036c0:	e03c      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ce:	461a      	mov	r2, r3
 80036d0:	f000 f8d4 	bl	800387c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2150      	movs	r1, #80	@ 0x50
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 f92b 	bl	8003936 <TIM_ITRx_SetConfig>
      break;
 80036e0:	e02c      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036ee:	461a      	mov	r2, r3
 80036f0:	f000 f8f2 	bl	80038d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2160      	movs	r1, #96	@ 0x60
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 f91b 	bl	8003936 <TIM_ITRx_SetConfig>
      break;
 8003700:	e01c      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800370e:	461a      	mov	r2, r3
 8003710:	f000 f8b4 	bl	800387c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2140      	movs	r1, #64	@ 0x40
 800371a:	4618      	mov	r0, r3
 800371c:	f000 f90b 	bl	8003936 <TIM_ITRx_SetConfig>
      break;
 8003720:	e00c      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4619      	mov	r1, r3
 800372c:	4610      	mov	r0, r2
 800372e:	f000 f902 	bl	8003936 <TIM_ITRx_SetConfig>
      break;
 8003732:	e003      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	73fb      	strb	r3, [r7, #15]
      break;
 8003738:	e000      	b.n	800373c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800373a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800374c:	7bfb      	ldrb	r3, [r7, #15]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr

08003768 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	bc80      	pop	{r7}
 8003778:	4770      	bx	lr

0800377a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800377a:	b480      	push	{r7}
 800377c:	b083      	sub	sp, #12
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr

0800378c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr
	...

080037a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a2f      	ldr	r2, [pc, #188]	@ (8003870 <TIM_Base_SetConfig+0xd0>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d00b      	beq.n	80037d0 <TIM_Base_SetConfig+0x30>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037be:	d007      	beq.n	80037d0 <TIM_Base_SetConfig+0x30>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003874 <TIM_Base_SetConfig+0xd4>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d003      	beq.n	80037d0 <TIM_Base_SetConfig+0x30>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003878 <TIM_Base_SetConfig+0xd8>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d108      	bne.n	80037e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	4313      	orrs	r3, r2
 80037e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a22      	ldr	r2, [pc, #136]	@ (8003870 <TIM_Base_SetConfig+0xd0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d00b      	beq.n	8003802 <TIM_Base_SetConfig+0x62>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037f0:	d007      	beq.n	8003802 <TIM_Base_SetConfig+0x62>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a1f      	ldr	r2, [pc, #124]	@ (8003874 <TIM_Base_SetConfig+0xd4>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d003      	beq.n	8003802 <TIM_Base_SetConfig+0x62>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003878 <TIM_Base_SetConfig+0xd8>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d108      	bne.n	8003814 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	4313      	orrs	r3, r2
 8003812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	4313      	orrs	r3, r2
 8003820:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a0d      	ldr	r2, [pc, #52]	@ (8003870 <TIM_Base_SetConfig+0xd0>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d103      	bne.n	8003848 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	691a      	ldr	r2, [r3, #16]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	f023 0201 	bic.w	r2, r3, #1
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	611a      	str	r2, [r3, #16]
  }
}
 8003866:	bf00      	nop
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr
 8003870:	40012c00 	.word	0x40012c00
 8003874:	40000400 	.word	0x40000400
 8003878:	40000800 	.word	0x40000800

0800387c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800387c:	b480      	push	{r7}
 800387e:	b087      	sub	sp, #28
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	f023 0201 	bic.w	r2, r3, #1
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	011b      	lsls	r3, r3, #4
 80038ac:	693a      	ldr	r2, [r7, #16]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f023 030a 	bic.w	r3, r3, #10
 80038b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	4313      	orrs	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	621a      	str	r2, [r3, #32]
}
 80038ce:	bf00      	nop
 80038d0:	371c      	adds	r7, #28
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr

080038d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038d8:	b480      	push	{r7}
 80038da:	b087      	sub	sp, #28
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	f023 0210 	bic.w	r2, r3, #16
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	699b      	ldr	r3, [r3, #24]
 80038fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	031b      	lsls	r3, r3, #12
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	4313      	orrs	r3, r2
 800390c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003914:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	621a      	str	r2, [r3, #32]
}
 800392c:	bf00      	nop
 800392e:	371c      	adds	r7, #28
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr

08003936 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003936:	b480      	push	{r7}
 8003938:	b085      	sub	sp, #20
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
 800393e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800394c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4313      	orrs	r3, r2
 8003954:	f043 0307 	orr.w	r3, r3, #7
 8003958:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	609a      	str	r2, [r3, #8]
}
 8003960:	bf00      	nop
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	bc80      	pop	{r7}
 8003968:	4770      	bx	lr

0800396a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800396a:	b480      	push	{r7}
 800396c:	b087      	sub	sp, #28
 800396e:	af00      	add	r7, sp, #0
 8003970:	60f8      	str	r0, [r7, #12]
 8003972:	60b9      	str	r1, [r7, #8]
 8003974:	607a      	str	r2, [r7, #4]
 8003976:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003984:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	021a      	lsls	r2, r3, #8
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	431a      	orrs	r2, r3
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	4313      	orrs	r3, r2
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4313      	orrs	r3, r2
 8003996:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	609a      	str	r2, [r3, #8]
}
 800399e:	bf00      	nop
 80039a0:	371c      	adds	r7, #28
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bc80      	pop	{r7}
 80039a6:	4770      	bx	lr

080039a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039bc:	2302      	movs	r3, #2
 80039be:	e046      	b.n	8003a4e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a16      	ldr	r2, [pc, #88]	@ (8003a58 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d00e      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a0c:	d009      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a12      	ldr	r2, [pc, #72]	@ (8003a5c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d004      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a10      	ldr	r2, [pc, #64]	@ (8003a60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d10c      	bne.n	8003a3c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bc80      	pop	{r7}
 8003a56:	4770      	bx	lr
 8003a58:	40012c00 	.word	0x40012c00
 8003a5c:	40000400 	.word	0x40000400
 8003a60:	40000800 	.word	0x40000800

08003a64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bc80      	pop	{r7}
 8003a74:	4770      	bx	lr

08003a76 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a76:	b480      	push	{r7}
 8003a78:	b083      	sub	sp, #12
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a7e:	bf00      	nop
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bc80      	pop	{r7}
 8003a86:	4770      	bx	lr

08003a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e042      	b.n	8003b20 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d106      	bne.n	8003ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7fd fafa 	bl	80010a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2224      	movs	r2, #36	@ 0x24
 8003ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68da      	ldr	r2, [r3, #12]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f000 fc7f 	bl	80043d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	691a      	ldr	r2, [r3, #16]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695a      	ldr	r2, [r3, #20]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68da      	ldr	r2, [r3, #12]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3708      	adds	r7, #8
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b0ba      	sub	sp, #232	@ 0xe8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003b66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10f      	bne.n	8003b8e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b72:	f003 0320 	and.w	r3, r3, #32
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d009      	beq.n	8003b8e <HAL_UART_IRQHandler+0x66>
 8003b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b7e:	f003 0320 	and.w	r3, r3, #32
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d003      	beq.n	8003b8e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fb63 	bl	8004252 <UART_Receive_IT>
      return;
 8003b8c:	e25b      	b.n	8004046 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 80de 	beq.w	8003d54 <HAL_UART_IRQHandler+0x22c>
 8003b98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d106      	bne.n	8003bb2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ba8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 80d1 	beq.w	8003d54 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00b      	beq.n	8003bd6 <HAL_UART_IRQHandler+0xae>
 8003bbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d005      	beq.n	8003bd6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bce:	f043 0201 	orr.w	r2, r3, #1
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bda:	f003 0304 	and.w	r3, r3, #4
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00b      	beq.n	8003bfa <HAL_UART_IRQHandler+0xd2>
 8003be2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d005      	beq.n	8003bfa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf2:	f043 0202 	orr.w	r2, r3, #2
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00b      	beq.n	8003c1e <HAL_UART_IRQHandler+0xf6>
 8003c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d005      	beq.n	8003c1e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c16:	f043 0204 	orr.w	r2, r3, #4
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c22:	f003 0308 	and.w	r3, r3, #8
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d011      	beq.n	8003c4e <HAL_UART_IRQHandler+0x126>
 8003c2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d105      	bne.n	8003c42 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d005      	beq.n	8003c4e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c46:	f043 0208 	orr.w	r2, r3, #8
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 81f2 	beq.w	800403c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c5c:	f003 0320 	and.w	r3, r3, #32
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d008      	beq.n	8003c76 <HAL_UART_IRQHandler+0x14e>
 8003c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c68:	f003 0320 	and.w	r3, r3, #32
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d002      	beq.n	8003c76 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 faee 	bl	8004252 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	bf14      	ite	ne
 8003c84:	2301      	movne	r3, #1
 8003c86:	2300      	moveq	r3, #0
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c92:	f003 0308 	and.w	r3, r3, #8
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d103      	bne.n	8003ca2 <HAL_UART_IRQHandler+0x17a>
 8003c9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d04f      	beq.n	8003d42 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f9f8 	bl	8004098 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d041      	beq.n	8003d3a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	3314      	adds	r3, #20
 8003cbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003cc4:	e853 3f00 	ldrex	r3, [r3]
 8003cc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003ccc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003cd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	3314      	adds	r3, #20
 8003cde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003ce2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003ce6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003cee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003cf2:	e841 2300 	strex	r3, r2, [r1]
 8003cf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003cfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1d9      	bne.n	8003cb6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d013      	beq.n	8003d32 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d0e:	4a7e      	ldr	r2, [pc, #504]	@ (8003f08 <HAL_UART_IRQHandler+0x3e0>)
 8003d10:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7fd ff34 	bl	8001b84 <HAL_DMA_Abort_IT>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d016      	beq.n	8003d50 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d2c:	4610      	mov	r0, r2
 8003d2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d30:	e00e      	b.n	8003d50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f99c 	bl	8004070 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d38:	e00a      	b.n	8003d50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 f998 	bl	8004070 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d40:	e006      	b.n	8003d50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 f994 	bl	8004070 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003d4e:	e175      	b.n	800403c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d50:	bf00      	nop
    return;
 8003d52:	e173      	b.n	800403c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	f040 814f 	bne.w	8003ffc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d62:	f003 0310 	and.w	r3, r3, #16
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 8148 	beq.w	8003ffc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d70:	f003 0310 	and.w	r3, r3, #16
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	f000 8141 	beq.w	8003ffc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	60bb      	str	r3, [r7, #8]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 80b6 	beq.w	8003f0c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003dac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f000 8145 	beq.w	8004040 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003dba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	f080 813e 	bcs.w	8004040 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003dca:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	2b20      	cmp	r3, #32
 8003dd4:	f000 8088 	beq.w	8003ee8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	330c      	adds	r3, #12
 8003dde:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003de6:	e853 3f00 	ldrex	r3, [r3]
 8003dea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003dee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003df2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003df6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	330c      	adds	r3, #12
 8003e00:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003e04:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003e10:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e14:	e841 2300 	strex	r3, r2, [r1]
 8003e18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003e1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1d9      	bne.n	8003dd8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	3314      	adds	r3, #20
 8003e2a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e2e:	e853 3f00 	ldrex	r3, [r3]
 8003e32:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003e34:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e36:	f023 0301 	bic.w	r3, r3, #1
 8003e3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	3314      	adds	r3, #20
 8003e44:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e48:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003e4c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003e50:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003e54:	e841 2300 	strex	r3, r2, [r1]
 8003e58:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003e5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d1e1      	bne.n	8003e24 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	3314      	adds	r3, #20
 8003e66:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e6a:	e853 3f00 	ldrex	r3, [r3]
 8003e6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003e70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	3314      	adds	r3, #20
 8003e80:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e84:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e86:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e88:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e8a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e8c:	e841 2300 	strex	r3, r2, [r1]
 8003e90:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1e3      	bne.n	8003e60 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	330c      	adds	r3, #12
 8003eac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003eb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003eb8:	f023 0310 	bic.w	r3, r3, #16
 8003ebc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	330c      	adds	r3, #12
 8003ec6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003eca:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003ecc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ece:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ed0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ed2:	e841 2300 	strex	r3, r2, [r1]
 8003ed6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1e3      	bne.n	8003ea6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fd fe13 	bl	8001b0e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2202      	movs	r2, #2
 8003eec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	4619      	mov	r1, r3
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 f8bf 	bl	8004082 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f04:	e09c      	b.n	8004040 <HAL_UART_IRQHandler+0x518>
 8003f06:	bf00      	nop
 8003f08:	0800415d 	.word	0x0800415d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 808e 	beq.w	8004044 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003f28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 8089 	beq.w	8004044 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	330c      	adds	r3, #12
 8003f38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f3c:	e853 3f00 	ldrex	r3, [r3]
 8003f40:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	330c      	adds	r3, #12
 8003f52:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003f56:	647a      	str	r2, [r7, #68]	@ 0x44
 8003f58:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f5e:	e841 2300 	strex	r3, r2, [r1]
 8003f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1e3      	bne.n	8003f32 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3314      	adds	r3, #20
 8003f70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	e853 3f00 	ldrex	r3, [r3]
 8003f78:	623b      	str	r3, [r7, #32]
   return(result);
 8003f7a:	6a3b      	ldr	r3, [r7, #32]
 8003f7c:	f023 0301 	bic.w	r3, r3, #1
 8003f80:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3314      	adds	r3, #20
 8003f8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f8e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f96:	e841 2300 	strex	r3, r2, [r1]
 8003f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1e3      	bne.n	8003f6a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	e853 3f00 	ldrex	r3, [r3]
 8003fbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f023 0310 	bic.w	r3, r3, #16
 8003fc6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	330c      	adds	r3, #12
 8003fd0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003fd4:	61fa      	str	r2, [r7, #28]
 8003fd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd8:	69b9      	ldr	r1, [r7, #24]
 8003fda:	69fa      	ldr	r2, [r7, #28]
 8003fdc:	e841 2300 	strex	r3, r2, [r1]
 8003fe0:	617b      	str	r3, [r7, #20]
   return(result);
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1e3      	bne.n	8003fb0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2202      	movs	r2, #2
 8003fec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003fee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 f844 	bl	8004082 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ffa:	e023      	b.n	8004044 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ffc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004004:	2b00      	cmp	r3, #0
 8004006:	d009      	beq.n	800401c <HAL_UART_IRQHandler+0x4f4>
 8004008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800400c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004010:	2b00      	cmp	r3, #0
 8004012:	d003      	beq.n	800401c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 f8b5 	bl	8004184 <UART_Transmit_IT>
    return;
 800401a:	e014      	b.n	8004046 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800401c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00e      	beq.n	8004046 <HAL_UART_IRQHandler+0x51e>
 8004028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800402c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004030:	2b00      	cmp	r3, #0
 8004032:	d008      	beq.n	8004046 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 f8f4 	bl	8004222 <UART_EndTransmit_IT>
    return;
 800403a:	e004      	b.n	8004046 <HAL_UART_IRQHandler+0x51e>
    return;
 800403c:	bf00      	nop
 800403e:	e002      	b.n	8004046 <HAL_UART_IRQHandler+0x51e>
      return;
 8004040:	bf00      	nop
 8004042:	e000      	b.n	8004046 <HAL_UART_IRQHandler+0x51e>
      return;
 8004044:	bf00      	nop
  }
}
 8004046:	37e8      	adds	r7, #232	@ 0xe8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr

0800405e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004066:	bf00      	nop
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	bc80      	pop	{r7}
 800406e:	4770      	bx	lr

08004070 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr

08004082 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
 800408a:	460b      	mov	r3, r1
 800408c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800408e:	bf00      	nop
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	bc80      	pop	{r7}
 8004096:	4770      	bx	lr

08004098 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004098:	b480      	push	{r7}
 800409a:	b095      	sub	sp, #84	@ 0x54
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	330c      	adds	r3, #12
 80040a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040aa:	e853 3f00 	ldrex	r3, [r3]
 80040ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80040b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	330c      	adds	r3, #12
 80040be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040c0:	643a      	str	r2, [r7, #64]	@ 0x40
 80040c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80040c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80040c8:	e841 2300 	strex	r3, r2, [r1]
 80040cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80040ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1e5      	bne.n	80040a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	3314      	adds	r3, #20
 80040da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040dc:	6a3b      	ldr	r3, [r7, #32]
 80040de:	e853 3f00 	ldrex	r3, [r3]
 80040e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f023 0301 	bic.w	r3, r3, #1
 80040ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3314      	adds	r3, #20
 80040f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040fc:	e841 2300 	strex	r3, r2, [r1]
 8004100:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004104:	2b00      	cmp	r3, #0
 8004106:	d1e5      	bne.n	80040d4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410c:	2b01      	cmp	r3, #1
 800410e:	d119      	bne.n	8004144 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	330c      	adds	r3, #12
 8004116:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	e853 3f00 	ldrex	r3, [r3]
 800411e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f023 0310 	bic.w	r3, r3, #16
 8004126:	647b      	str	r3, [r7, #68]	@ 0x44
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	330c      	adds	r3, #12
 800412e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004130:	61ba      	str	r2, [r7, #24]
 8004132:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004134:	6979      	ldr	r1, [r7, #20]
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	e841 2300 	strex	r3, r2, [r1]
 800413c:	613b      	str	r3, [r7, #16]
   return(result);
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1e5      	bne.n	8004110 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004152:	bf00      	nop
 8004154:	3754      	adds	r7, #84	@ 0x54
 8004156:	46bd      	mov	sp, r7
 8004158:	bc80      	pop	{r7}
 800415a:	4770      	bx	lr

0800415c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004168:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f7ff ff7a 	bl	8004070 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800417c:	bf00      	nop
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004184:	b480      	push	{r7}
 8004186:	b085      	sub	sp, #20
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b21      	cmp	r3, #33	@ 0x21
 8004196:	d13e      	bne.n	8004216 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041a0:	d114      	bne.n	80041cc <UART_Transmit_IT+0x48>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d110      	bne.n	80041cc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	881b      	ldrh	r3, [r3, #0]
 80041b4:	461a      	mov	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041be:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	1c9a      	adds	r2, r3, #2
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	621a      	str	r2, [r3, #32]
 80041ca:	e008      	b.n	80041de <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	1c59      	adds	r1, r3, #1
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	6211      	str	r1, [r2, #32]
 80041d6:	781a      	ldrb	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	3b01      	subs	r3, #1
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	4619      	mov	r1, r3
 80041ec:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10f      	bne.n	8004212 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68da      	ldr	r2, [r3, #12]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004200:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68da      	ldr	r2, [r3, #12]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004210:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004212:	2300      	movs	r3, #0
 8004214:	e000      	b.n	8004218 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004216:	2302      	movs	r3, #2
  }
}
 8004218:	4618      	mov	r0, r3
 800421a:	3714      	adds	r7, #20
 800421c:	46bd      	mov	sp, r7
 800421e:	bc80      	pop	{r7}
 8004220:	4770      	bx	lr

08004222 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b082      	sub	sp, #8
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004238:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f7ff ff02 	bl	800404c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}

08004252 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004252:	b580      	push	{r7, lr}
 8004254:	b08c      	sub	sp, #48	@ 0x30
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b22      	cmp	r3, #34	@ 0x22
 8004264:	f040 80ae 	bne.w	80043c4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004270:	d117      	bne.n	80042a2 <UART_Receive_IT+0x50>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d113      	bne.n	80042a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800427a:	2300      	movs	r3, #0
 800427c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004282:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	b29b      	uxth	r3, r3
 800428c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004290:	b29a      	uxth	r2, r3
 8004292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004294:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800429a:	1c9a      	adds	r2, r3, #2
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	629a      	str	r2, [r3, #40]	@ 0x28
 80042a0:	e026      	b.n	80042f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80042a8:	2300      	movs	r3, #0
 80042aa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042b4:	d007      	beq.n	80042c6 <UART_Receive_IT+0x74>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10a      	bne.n	80042d4 <UART_Receive_IT+0x82>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d106      	bne.n	80042d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	b2da      	uxtb	r2, r3
 80042ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d0:	701a      	strb	r2, [r3, #0]
 80042d2:	e008      	b.n	80042e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042e0:	b2da      	uxtb	r2, r3
 80042e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ea:	1c5a      	adds	r2, r3, #1
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	4619      	mov	r1, r3
 80042fe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004300:	2b00      	cmp	r3, #0
 8004302:	d15d      	bne.n	80043c0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0220 	bic.w	r2, r2, #32
 8004312:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004322:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	695a      	ldr	r2, [r3, #20]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0201 	bic.w	r2, r2, #1
 8004332:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2220      	movs	r2, #32
 8004338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004346:	2b01      	cmp	r3, #1
 8004348:	d135      	bne.n	80043b6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	330c      	adds	r3, #12
 8004356:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	e853 3f00 	ldrex	r3, [r3]
 800435e:	613b      	str	r3, [r7, #16]
   return(result);
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f023 0310 	bic.w	r3, r3, #16
 8004366:	627b      	str	r3, [r7, #36]	@ 0x24
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	330c      	adds	r3, #12
 800436e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004370:	623a      	str	r2, [r7, #32]
 8004372:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004374:	69f9      	ldr	r1, [r7, #28]
 8004376:	6a3a      	ldr	r2, [r7, #32]
 8004378:	e841 2300 	strex	r3, r2, [r1]
 800437c:	61bb      	str	r3, [r7, #24]
   return(result);
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1e5      	bne.n	8004350 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0310 	and.w	r3, r3, #16
 800438e:	2b10      	cmp	r3, #16
 8004390:	d10a      	bne.n	80043a8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004392:	2300      	movs	r3, #0
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	60fb      	str	r3, [r7, #12]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	60fb      	str	r3, [r7, #12]
 80043a6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043ac:	4619      	mov	r1, r3
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7ff fe67 	bl	8004082 <HAL_UARTEx_RxEventCallback>
 80043b4:	e002      	b.n	80043bc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7ff fe51 	bl	800405e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	e002      	b.n	80043c6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80043c0:	2300      	movs	r3, #0
 80043c2:	e000      	b.n	80043c6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80043c4:	2302      	movs	r3, #2
  }
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3730      	adds	r7, #48	@ 0x30
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
	...

080043d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	695b      	ldr	r3, [r3, #20]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800440a:	f023 030c 	bic.w	r3, r3, #12
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	6812      	ldr	r2, [r2, #0]
 8004412:	68b9      	ldr	r1, [r7, #8]
 8004414:	430b      	orrs	r3, r1
 8004416:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	699a      	ldr	r2, [r3, #24]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a2c      	ldr	r2, [pc, #176]	@ (80044e4 <UART_SetConfig+0x114>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d103      	bne.n	8004440 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004438:	f7fe fe7e 	bl	8003138 <HAL_RCC_GetPCLK2Freq>
 800443c:	60f8      	str	r0, [r7, #12]
 800443e:	e002      	b.n	8004446 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004440:	f7fe fe66 	bl	8003110 <HAL_RCC_GetPCLK1Freq>
 8004444:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	009a      	lsls	r2, r3, #2
 8004450:	441a      	add	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	fbb2 f3f3 	udiv	r3, r2, r3
 800445c:	4a22      	ldr	r2, [pc, #136]	@ (80044e8 <UART_SetConfig+0x118>)
 800445e:	fba2 2303 	umull	r2, r3, r2, r3
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	0119      	lsls	r1, r3, #4
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	4613      	mov	r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4413      	add	r3, r2
 800446e:	009a      	lsls	r2, r3, #2
 8004470:	441a      	add	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	fbb2 f2f3 	udiv	r2, r2, r3
 800447c:	4b1a      	ldr	r3, [pc, #104]	@ (80044e8 <UART_SetConfig+0x118>)
 800447e:	fba3 0302 	umull	r0, r3, r3, r2
 8004482:	095b      	lsrs	r3, r3, #5
 8004484:	2064      	movs	r0, #100	@ 0x64
 8004486:	fb00 f303 	mul.w	r3, r0, r3
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	011b      	lsls	r3, r3, #4
 800448e:	3332      	adds	r3, #50	@ 0x32
 8004490:	4a15      	ldr	r2, [pc, #84]	@ (80044e8 <UART_SetConfig+0x118>)
 8004492:	fba2 2303 	umull	r2, r3, r2, r3
 8004496:	095b      	lsrs	r3, r3, #5
 8004498:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800449c:	4419      	add	r1, r3
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	4613      	mov	r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	4413      	add	r3, r2
 80044a6:	009a      	lsls	r2, r3, #2
 80044a8:	441a      	add	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80044b4:	4b0c      	ldr	r3, [pc, #48]	@ (80044e8 <UART_SetConfig+0x118>)
 80044b6:	fba3 0302 	umull	r0, r3, r3, r2
 80044ba:	095b      	lsrs	r3, r3, #5
 80044bc:	2064      	movs	r0, #100	@ 0x64
 80044be:	fb00 f303 	mul.w	r3, r0, r3
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	3332      	adds	r3, #50	@ 0x32
 80044c8:	4a07      	ldr	r2, [pc, #28]	@ (80044e8 <UART_SetConfig+0x118>)
 80044ca:	fba2 2303 	umull	r2, r3, r2, r3
 80044ce:	095b      	lsrs	r3, r3, #5
 80044d0:	f003 020f 	and.w	r2, r3, #15
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	440a      	add	r2, r1
 80044da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80044dc:	bf00      	nop
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40013800 	.word	0x40013800
 80044e8:	51eb851f 	.word	0x51eb851f

080044ec <siprintf>:
 80044ec:	b40e      	push	{r1, r2, r3}
 80044ee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80044f2:	b510      	push	{r4, lr}
 80044f4:	2400      	movs	r4, #0
 80044f6:	b09d      	sub	sp, #116	@ 0x74
 80044f8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80044fa:	9002      	str	r0, [sp, #8]
 80044fc:	9006      	str	r0, [sp, #24]
 80044fe:	9107      	str	r1, [sp, #28]
 8004500:	9104      	str	r1, [sp, #16]
 8004502:	4809      	ldr	r0, [pc, #36]	@ (8004528 <siprintf+0x3c>)
 8004504:	4909      	ldr	r1, [pc, #36]	@ (800452c <siprintf+0x40>)
 8004506:	f853 2b04 	ldr.w	r2, [r3], #4
 800450a:	9105      	str	r1, [sp, #20]
 800450c:	6800      	ldr	r0, [r0, #0]
 800450e:	a902      	add	r1, sp, #8
 8004510:	9301      	str	r3, [sp, #4]
 8004512:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004514:	f000 f992 	bl	800483c <_svfiprintf_r>
 8004518:	9b02      	ldr	r3, [sp, #8]
 800451a:	701c      	strb	r4, [r3, #0]
 800451c:	b01d      	add	sp, #116	@ 0x74
 800451e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004522:	b003      	add	sp, #12
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	20000088 	.word	0x20000088
 800452c:	ffff0208 	.word	0xffff0208

08004530 <memset>:
 8004530:	4603      	mov	r3, r0
 8004532:	4402      	add	r2, r0
 8004534:	4293      	cmp	r3, r2
 8004536:	d100      	bne.n	800453a <memset+0xa>
 8004538:	4770      	bx	lr
 800453a:	f803 1b01 	strb.w	r1, [r3], #1
 800453e:	e7f9      	b.n	8004534 <memset+0x4>

08004540 <__errno>:
 8004540:	4b01      	ldr	r3, [pc, #4]	@ (8004548 <__errno+0x8>)
 8004542:	6818      	ldr	r0, [r3, #0]
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	20000088 	.word	0x20000088

0800454c <__libc_init_array>:
 800454c:	b570      	push	{r4, r5, r6, lr}
 800454e:	2600      	movs	r6, #0
 8004550:	4d0c      	ldr	r5, [pc, #48]	@ (8004584 <__libc_init_array+0x38>)
 8004552:	4c0d      	ldr	r4, [pc, #52]	@ (8004588 <__libc_init_array+0x3c>)
 8004554:	1b64      	subs	r4, r4, r5
 8004556:	10a4      	asrs	r4, r4, #2
 8004558:	42a6      	cmp	r6, r4
 800455a:	d109      	bne.n	8004570 <__libc_init_array+0x24>
 800455c:	f000 fc76 	bl	8004e4c <_init>
 8004560:	2600      	movs	r6, #0
 8004562:	4d0a      	ldr	r5, [pc, #40]	@ (800458c <__libc_init_array+0x40>)
 8004564:	4c0a      	ldr	r4, [pc, #40]	@ (8004590 <__libc_init_array+0x44>)
 8004566:	1b64      	subs	r4, r4, r5
 8004568:	10a4      	asrs	r4, r4, #2
 800456a:	42a6      	cmp	r6, r4
 800456c:	d105      	bne.n	800457a <__libc_init_array+0x2e>
 800456e:	bd70      	pop	{r4, r5, r6, pc}
 8004570:	f855 3b04 	ldr.w	r3, [r5], #4
 8004574:	4798      	blx	r3
 8004576:	3601      	adds	r6, #1
 8004578:	e7ee      	b.n	8004558 <__libc_init_array+0xc>
 800457a:	f855 3b04 	ldr.w	r3, [r5], #4
 800457e:	4798      	blx	r3
 8004580:	3601      	adds	r6, #1
 8004582:	e7f2      	b.n	800456a <__libc_init_array+0x1e>
 8004584:	08004ee8 	.word	0x08004ee8
 8004588:	08004ee8 	.word	0x08004ee8
 800458c:	08004ee8 	.word	0x08004ee8
 8004590:	08004eec 	.word	0x08004eec

08004594 <__retarget_lock_acquire_recursive>:
 8004594:	4770      	bx	lr

08004596 <__retarget_lock_release_recursive>:
 8004596:	4770      	bx	lr

08004598 <_free_r>:
 8004598:	b538      	push	{r3, r4, r5, lr}
 800459a:	4605      	mov	r5, r0
 800459c:	2900      	cmp	r1, #0
 800459e:	d040      	beq.n	8004622 <_free_r+0x8a>
 80045a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045a4:	1f0c      	subs	r4, r1, #4
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	bfb8      	it	lt
 80045aa:	18e4      	addlt	r4, r4, r3
 80045ac:	f000 f8de 	bl	800476c <__malloc_lock>
 80045b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004624 <_free_r+0x8c>)
 80045b2:	6813      	ldr	r3, [r2, #0]
 80045b4:	b933      	cbnz	r3, 80045c4 <_free_r+0x2c>
 80045b6:	6063      	str	r3, [r4, #4]
 80045b8:	6014      	str	r4, [r2, #0]
 80045ba:	4628      	mov	r0, r5
 80045bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045c0:	f000 b8da 	b.w	8004778 <__malloc_unlock>
 80045c4:	42a3      	cmp	r3, r4
 80045c6:	d908      	bls.n	80045da <_free_r+0x42>
 80045c8:	6820      	ldr	r0, [r4, #0]
 80045ca:	1821      	adds	r1, r4, r0
 80045cc:	428b      	cmp	r3, r1
 80045ce:	bf01      	itttt	eq
 80045d0:	6819      	ldreq	r1, [r3, #0]
 80045d2:	685b      	ldreq	r3, [r3, #4]
 80045d4:	1809      	addeq	r1, r1, r0
 80045d6:	6021      	streq	r1, [r4, #0]
 80045d8:	e7ed      	b.n	80045b6 <_free_r+0x1e>
 80045da:	461a      	mov	r2, r3
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	b10b      	cbz	r3, 80045e4 <_free_r+0x4c>
 80045e0:	42a3      	cmp	r3, r4
 80045e2:	d9fa      	bls.n	80045da <_free_r+0x42>
 80045e4:	6811      	ldr	r1, [r2, #0]
 80045e6:	1850      	adds	r0, r2, r1
 80045e8:	42a0      	cmp	r0, r4
 80045ea:	d10b      	bne.n	8004604 <_free_r+0x6c>
 80045ec:	6820      	ldr	r0, [r4, #0]
 80045ee:	4401      	add	r1, r0
 80045f0:	1850      	adds	r0, r2, r1
 80045f2:	4283      	cmp	r3, r0
 80045f4:	6011      	str	r1, [r2, #0]
 80045f6:	d1e0      	bne.n	80045ba <_free_r+0x22>
 80045f8:	6818      	ldr	r0, [r3, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	4408      	add	r0, r1
 80045fe:	6010      	str	r0, [r2, #0]
 8004600:	6053      	str	r3, [r2, #4]
 8004602:	e7da      	b.n	80045ba <_free_r+0x22>
 8004604:	d902      	bls.n	800460c <_free_r+0x74>
 8004606:	230c      	movs	r3, #12
 8004608:	602b      	str	r3, [r5, #0]
 800460a:	e7d6      	b.n	80045ba <_free_r+0x22>
 800460c:	6820      	ldr	r0, [r4, #0]
 800460e:	1821      	adds	r1, r4, r0
 8004610:	428b      	cmp	r3, r1
 8004612:	bf01      	itttt	eq
 8004614:	6819      	ldreq	r1, [r3, #0]
 8004616:	685b      	ldreq	r3, [r3, #4]
 8004618:	1809      	addeq	r1, r1, r0
 800461a:	6021      	streq	r1, [r4, #0]
 800461c:	6063      	str	r3, [r4, #4]
 800461e:	6054      	str	r4, [r2, #4]
 8004620:	e7cb      	b.n	80045ba <_free_r+0x22>
 8004622:	bd38      	pop	{r3, r4, r5, pc}
 8004624:	200007a0 	.word	0x200007a0

08004628 <sbrk_aligned>:
 8004628:	b570      	push	{r4, r5, r6, lr}
 800462a:	4e0f      	ldr	r6, [pc, #60]	@ (8004668 <sbrk_aligned+0x40>)
 800462c:	460c      	mov	r4, r1
 800462e:	6831      	ldr	r1, [r6, #0]
 8004630:	4605      	mov	r5, r0
 8004632:	b911      	cbnz	r1, 800463a <sbrk_aligned+0x12>
 8004634:	f000 fba8 	bl	8004d88 <_sbrk_r>
 8004638:	6030      	str	r0, [r6, #0]
 800463a:	4621      	mov	r1, r4
 800463c:	4628      	mov	r0, r5
 800463e:	f000 fba3 	bl	8004d88 <_sbrk_r>
 8004642:	1c43      	adds	r3, r0, #1
 8004644:	d103      	bne.n	800464e <sbrk_aligned+0x26>
 8004646:	f04f 34ff 	mov.w	r4, #4294967295
 800464a:	4620      	mov	r0, r4
 800464c:	bd70      	pop	{r4, r5, r6, pc}
 800464e:	1cc4      	adds	r4, r0, #3
 8004650:	f024 0403 	bic.w	r4, r4, #3
 8004654:	42a0      	cmp	r0, r4
 8004656:	d0f8      	beq.n	800464a <sbrk_aligned+0x22>
 8004658:	1a21      	subs	r1, r4, r0
 800465a:	4628      	mov	r0, r5
 800465c:	f000 fb94 	bl	8004d88 <_sbrk_r>
 8004660:	3001      	adds	r0, #1
 8004662:	d1f2      	bne.n	800464a <sbrk_aligned+0x22>
 8004664:	e7ef      	b.n	8004646 <sbrk_aligned+0x1e>
 8004666:	bf00      	nop
 8004668:	2000079c 	.word	0x2000079c

0800466c <_malloc_r>:
 800466c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004670:	1ccd      	adds	r5, r1, #3
 8004672:	f025 0503 	bic.w	r5, r5, #3
 8004676:	3508      	adds	r5, #8
 8004678:	2d0c      	cmp	r5, #12
 800467a:	bf38      	it	cc
 800467c:	250c      	movcc	r5, #12
 800467e:	2d00      	cmp	r5, #0
 8004680:	4606      	mov	r6, r0
 8004682:	db01      	blt.n	8004688 <_malloc_r+0x1c>
 8004684:	42a9      	cmp	r1, r5
 8004686:	d904      	bls.n	8004692 <_malloc_r+0x26>
 8004688:	230c      	movs	r3, #12
 800468a:	6033      	str	r3, [r6, #0]
 800468c:	2000      	movs	r0, #0
 800468e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004692:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004768 <_malloc_r+0xfc>
 8004696:	f000 f869 	bl	800476c <__malloc_lock>
 800469a:	f8d8 3000 	ldr.w	r3, [r8]
 800469e:	461c      	mov	r4, r3
 80046a0:	bb44      	cbnz	r4, 80046f4 <_malloc_r+0x88>
 80046a2:	4629      	mov	r1, r5
 80046a4:	4630      	mov	r0, r6
 80046a6:	f7ff ffbf 	bl	8004628 <sbrk_aligned>
 80046aa:	1c43      	adds	r3, r0, #1
 80046ac:	4604      	mov	r4, r0
 80046ae:	d158      	bne.n	8004762 <_malloc_r+0xf6>
 80046b0:	f8d8 4000 	ldr.w	r4, [r8]
 80046b4:	4627      	mov	r7, r4
 80046b6:	2f00      	cmp	r7, #0
 80046b8:	d143      	bne.n	8004742 <_malloc_r+0xd6>
 80046ba:	2c00      	cmp	r4, #0
 80046bc:	d04b      	beq.n	8004756 <_malloc_r+0xea>
 80046be:	6823      	ldr	r3, [r4, #0]
 80046c0:	4639      	mov	r1, r7
 80046c2:	4630      	mov	r0, r6
 80046c4:	eb04 0903 	add.w	r9, r4, r3
 80046c8:	f000 fb5e 	bl	8004d88 <_sbrk_r>
 80046cc:	4581      	cmp	r9, r0
 80046ce:	d142      	bne.n	8004756 <_malloc_r+0xea>
 80046d0:	6821      	ldr	r1, [r4, #0]
 80046d2:	4630      	mov	r0, r6
 80046d4:	1a6d      	subs	r5, r5, r1
 80046d6:	4629      	mov	r1, r5
 80046d8:	f7ff ffa6 	bl	8004628 <sbrk_aligned>
 80046dc:	3001      	adds	r0, #1
 80046de:	d03a      	beq.n	8004756 <_malloc_r+0xea>
 80046e0:	6823      	ldr	r3, [r4, #0]
 80046e2:	442b      	add	r3, r5
 80046e4:	6023      	str	r3, [r4, #0]
 80046e6:	f8d8 3000 	ldr.w	r3, [r8]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	bb62      	cbnz	r2, 8004748 <_malloc_r+0xdc>
 80046ee:	f8c8 7000 	str.w	r7, [r8]
 80046f2:	e00f      	b.n	8004714 <_malloc_r+0xa8>
 80046f4:	6822      	ldr	r2, [r4, #0]
 80046f6:	1b52      	subs	r2, r2, r5
 80046f8:	d420      	bmi.n	800473c <_malloc_r+0xd0>
 80046fa:	2a0b      	cmp	r2, #11
 80046fc:	d917      	bls.n	800472e <_malloc_r+0xc2>
 80046fe:	1961      	adds	r1, r4, r5
 8004700:	42a3      	cmp	r3, r4
 8004702:	6025      	str	r5, [r4, #0]
 8004704:	bf18      	it	ne
 8004706:	6059      	strne	r1, [r3, #4]
 8004708:	6863      	ldr	r3, [r4, #4]
 800470a:	bf08      	it	eq
 800470c:	f8c8 1000 	streq.w	r1, [r8]
 8004710:	5162      	str	r2, [r4, r5]
 8004712:	604b      	str	r3, [r1, #4]
 8004714:	4630      	mov	r0, r6
 8004716:	f000 f82f 	bl	8004778 <__malloc_unlock>
 800471a:	f104 000b 	add.w	r0, r4, #11
 800471e:	1d23      	adds	r3, r4, #4
 8004720:	f020 0007 	bic.w	r0, r0, #7
 8004724:	1ac2      	subs	r2, r0, r3
 8004726:	bf1c      	itt	ne
 8004728:	1a1b      	subne	r3, r3, r0
 800472a:	50a3      	strne	r3, [r4, r2]
 800472c:	e7af      	b.n	800468e <_malloc_r+0x22>
 800472e:	6862      	ldr	r2, [r4, #4]
 8004730:	42a3      	cmp	r3, r4
 8004732:	bf0c      	ite	eq
 8004734:	f8c8 2000 	streq.w	r2, [r8]
 8004738:	605a      	strne	r2, [r3, #4]
 800473a:	e7eb      	b.n	8004714 <_malloc_r+0xa8>
 800473c:	4623      	mov	r3, r4
 800473e:	6864      	ldr	r4, [r4, #4]
 8004740:	e7ae      	b.n	80046a0 <_malloc_r+0x34>
 8004742:	463c      	mov	r4, r7
 8004744:	687f      	ldr	r7, [r7, #4]
 8004746:	e7b6      	b.n	80046b6 <_malloc_r+0x4a>
 8004748:	461a      	mov	r2, r3
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	42a3      	cmp	r3, r4
 800474e:	d1fb      	bne.n	8004748 <_malloc_r+0xdc>
 8004750:	2300      	movs	r3, #0
 8004752:	6053      	str	r3, [r2, #4]
 8004754:	e7de      	b.n	8004714 <_malloc_r+0xa8>
 8004756:	230c      	movs	r3, #12
 8004758:	4630      	mov	r0, r6
 800475a:	6033      	str	r3, [r6, #0]
 800475c:	f000 f80c 	bl	8004778 <__malloc_unlock>
 8004760:	e794      	b.n	800468c <_malloc_r+0x20>
 8004762:	6005      	str	r5, [r0, #0]
 8004764:	e7d6      	b.n	8004714 <_malloc_r+0xa8>
 8004766:	bf00      	nop
 8004768:	200007a0 	.word	0x200007a0

0800476c <__malloc_lock>:
 800476c:	4801      	ldr	r0, [pc, #4]	@ (8004774 <__malloc_lock+0x8>)
 800476e:	f7ff bf11 	b.w	8004594 <__retarget_lock_acquire_recursive>
 8004772:	bf00      	nop
 8004774:	20000798 	.word	0x20000798

08004778 <__malloc_unlock>:
 8004778:	4801      	ldr	r0, [pc, #4]	@ (8004780 <__malloc_unlock+0x8>)
 800477a:	f7ff bf0c 	b.w	8004596 <__retarget_lock_release_recursive>
 800477e:	bf00      	nop
 8004780:	20000798 	.word	0x20000798

08004784 <__ssputs_r>:
 8004784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004788:	461f      	mov	r7, r3
 800478a:	688e      	ldr	r6, [r1, #8]
 800478c:	4682      	mov	sl, r0
 800478e:	42be      	cmp	r6, r7
 8004790:	460c      	mov	r4, r1
 8004792:	4690      	mov	r8, r2
 8004794:	680b      	ldr	r3, [r1, #0]
 8004796:	d82d      	bhi.n	80047f4 <__ssputs_r+0x70>
 8004798:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800479c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80047a0:	d026      	beq.n	80047f0 <__ssputs_r+0x6c>
 80047a2:	6965      	ldr	r5, [r4, #20]
 80047a4:	6909      	ldr	r1, [r1, #16]
 80047a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80047aa:	eba3 0901 	sub.w	r9, r3, r1
 80047ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80047b2:	1c7b      	adds	r3, r7, #1
 80047b4:	444b      	add	r3, r9
 80047b6:	106d      	asrs	r5, r5, #1
 80047b8:	429d      	cmp	r5, r3
 80047ba:	bf38      	it	cc
 80047bc:	461d      	movcc	r5, r3
 80047be:	0553      	lsls	r3, r2, #21
 80047c0:	d527      	bpl.n	8004812 <__ssputs_r+0x8e>
 80047c2:	4629      	mov	r1, r5
 80047c4:	f7ff ff52 	bl	800466c <_malloc_r>
 80047c8:	4606      	mov	r6, r0
 80047ca:	b360      	cbz	r0, 8004826 <__ssputs_r+0xa2>
 80047cc:	464a      	mov	r2, r9
 80047ce:	6921      	ldr	r1, [r4, #16]
 80047d0:	f000 faf8 	bl	8004dc4 <memcpy>
 80047d4:	89a3      	ldrh	r3, [r4, #12]
 80047d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80047da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047de:	81a3      	strh	r3, [r4, #12]
 80047e0:	6126      	str	r6, [r4, #16]
 80047e2:	444e      	add	r6, r9
 80047e4:	6026      	str	r6, [r4, #0]
 80047e6:	463e      	mov	r6, r7
 80047e8:	6165      	str	r5, [r4, #20]
 80047ea:	eba5 0509 	sub.w	r5, r5, r9
 80047ee:	60a5      	str	r5, [r4, #8]
 80047f0:	42be      	cmp	r6, r7
 80047f2:	d900      	bls.n	80047f6 <__ssputs_r+0x72>
 80047f4:	463e      	mov	r6, r7
 80047f6:	4632      	mov	r2, r6
 80047f8:	4641      	mov	r1, r8
 80047fa:	6820      	ldr	r0, [r4, #0]
 80047fc:	f000 faaa 	bl	8004d54 <memmove>
 8004800:	2000      	movs	r0, #0
 8004802:	68a3      	ldr	r3, [r4, #8]
 8004804:	1b9b      	subs	r3, r3, r6
 8004806:	60a3      	str	r3, [r4, #8]
 8004808:	6823      	ldr	r3, [r4, #0]
 800480a:	4433      	add	r3, r6
 800480c:	6023      	str	r3, [r4, #0]
 800480e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004812:	462a      	mov	r2, r5
 8004814:	f000 fae4 	bl	8004de0 <_realloc_r>
 8004818:	4606      	mov	r6, r0
 800481a:	2800      	cmp	r0, #0
 800481c:	d1e0      	bne.n	80047e0 <__ssputs_r+0x5c>
 800481e:	4650      	mov	r0, sl
 8004820:	6921      	ldr	r1, [r4, #16]
 8004822:	f7ff feb9 	bl	8004598 <_free_r>
 8004826:	230c      	movs	r3, #12
 8004828:	f8ca 3000 	str.w	r3, [sl]
 800482c:	89a3      	ldrh	r3, [r4, #12]
 800482e:	f04f 30ff 	mov.w	r0, #4294967295
 8004832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004836:	81a3      	strh	r3, [r4, #12]
 8004838:	e7e9      	b.n	800480e <__ssputs_r+0x8a>
	...

0800483c <_svfiprintf_r>:
 800483c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004840:	4698      	mov	r8, r3
 8004842:	898b      	ldrh	r3, [r1, #12]
 8004844:	4607      	mov	r7, r0
 8004846:	061b      	lsls	r3, r3, #24
 8004848:	460d      	mov	r5, r1
 800484a:	4614      	mov	r4, r2
 800484c:	b09d      	sub	sp, #116	@ 0x74
 800484e:	d510      	bpl.n	8004872 <_svfiprintf_r+0x36>
 8004850:	690b      	ldr	r3, [r1, #16]
 8004852:	b973      	cbnz	r3, 8004872 <_svfiprintf_r+0x36>
 8004854:	2140      	movs	r1, #64	@ 0x40
 8004856:	f7ff ff09 	bl	800466c <_malloc_r>
 800485a:	6028      	str	r0, [r5, #0]
 800485c:	6128      	str	r0, [r5, #16]
 800485e:	b930      	cbnz	r0, 800486e <_svfiprintf_r+0x32>
 8004860:	230c      	movs	r3, #12
 8004862:	603b      	str	r3, [r7, #0]
 8004864:	f04f 30ff 	mov.w	r0, #4294967295
 8004868:	b01d      	add	sp, #116	@ 0x74
 800486a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800486e:	2340      	movs	r3, #64	@ 0x40
 8004870:	616b      	str	r3, [r5, #20]
 8004872:	2300      	movs	r3, #0
 8004874:	9309      	str	r3, [sp, #36]	@ 0x24
 8004876:	2320      	movs	r3, #32
 8004878:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800487c:	2330      	movs	r3, #48	@ 0x30
 800487e:	f04f 0901 	mov.w	r9, #1
 8004882:	f8cd 800c 	str.w	r8, [sp, #12]
 8004886:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004a20 <_svfiprintf_r+0x1e4>
 800488a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800488e:	4623      	mov	r3, r4
 8004890:	469a      	mov	sl, r3
 8004892:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004896:	b10a      	cbz	r2, 800489c <_svfiprintf_r+0x60>
 8004898:	2a25      	cmp	r2, #37	@ 0x25
 800489a:	d1f9      	bne.n	8004890 <_svfiprintf_r+0x54>
 800489c:	ebba 0b04 	subs.w	fp, sl, r4
 80048a0:	d00b      	beq.n	80048ba <_svfiprintf_r+0x7e>
 80048a2:	465b      	mov	r3, fp
 80048a4:	4622      	mov	r2, r4
 80048a6:	4629      	mov	r1, r5
 80048a8:	4638      	mov	r0, r7
 80048aa:	f7ff ff6b 	bl	8004784 <__ssputs_r>
 80048ae:	3001      	adds	r0, #1
 80048b0:	f000 80a7 	beq.w	8004a02 <_svfiprintf_r+0x1c6>
 80048b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80048b6:	445a      	add	r2, fp
 80048b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80048ba:	f89a 3000 	ldrb.w	r3, [sl]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 809f 	beq.w	8004a02 <_svfiprintf_r+0x1c6>
 80048c4:	2300      	movs	r3, #0
 80048c6:	f04f 32ff 	mov.w	r2, #4294967295
 80048ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048ce:	f10a 0a01 	add.w	sl, sl, #1
 80048d2:	9304      	str	r3, [sp, #16]
 80048d4:	9307      	str	r3, [sp, #28]
 80048d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80048da:	931a      	str	r3, [sp, #104]	@ 0x68
 80048dc:	4654      	mov	r4, sl
 80048de:	2205      	movs	r2, #5
 80048e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048e4:	484e      	ldr	r0, [pc, #312]	@ (8004a20 <_svfiprintf_r+0x1e4>)
 80048e6:	f000 fa5f 	bl	8004da8 <memchr>
 80048ea:	9a04      	ldr	r2, [sp, #16]
 80048ec:	b9d8      	cbnz	r0, 8004926 <_svfiprintf_r+0xea>
 80048ee:	06d0      	lsls	r0, r2, #27
 80048f0:	bf44      	itt	mi
 80048f2:	2320      	movmi	r3, #32
 80048f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048f8:	0711      	lsls	r1, r2, #28
 80048fa:	bf44      	itt	mi
 80048fc:	232b      	movmi	r3, #43	@ 0x2b
 80048fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004902:	f89a 3000 	ldrb.w	r3, [sl]
 8004906:	2b2a      	cmp	r3, #42	@ 0x2a
 8004908:	d015      	beq.n	8004936 <_svfiprintf_r+0xfa>
 800490a:	4654      	mov	r4, sl
 800490c:	2000      	movs	r0, #0
 800490e:	f04f 0c0a 	mov.w	ip, #10
 8004912:	9a07      	ldr	r2, [sp, #28]
 8004914:	4621      	mov	r1, r4
 8004916:	f811 3b01 	ldrb.w	r3, [r1], #1
 800491a:	3b30      	subs	r3, #48	@ 0x30
 800491c:	2b09      	cmp	r3, #9
 800491e:	d94b      	bls.n	80049b8 <_svfiprintf_r+0x17c>
 8004920:	b1b0      	cbz	r0, 8004950 <_svfiprintf_r+0x114>
 8004922:	9207      	str	r2, [sp, #28]
 8004924:	e014      	b.n	8004950 <_svfiprintf_r+0x114>
 8004926:	eba0 0308 	sub.w	r3, r0, r8
 800492a:	fa09 f303 	lsl.w	r3, r9, r3
 800492e:	4313      	orrs	r3, r2
 8004930:	46a2      	mov	sl, r4
 8004932:	9304      	str	r3, [sp, #16]
 8004934:	e7d2      	b.n	80048dc <_svfiprintf_r+0xa0>
 8004936:	9b03      	ldr	r3, [sp, #12]
 8004938:	1d19      	adds	r1, r3, #4
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	9103      	str	r1, [sp, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	bfbb      	ittet	lt
 8004942:	425b      	neglt	r3, r3
 8004944:	f042 0202 	orrlt.w	r2, r2, #2
 8004948:	9307      	strge	r3, [sp, #28]
 800494a:	9307      	strlt	r3, [sp, #28]
 800494c:	bfb8      	it	lt
 800494e:	9204      	strlt	r2, [sp, #16]
 8004950:	7823      	ldrb	r3, [r4, #0]
 8004952:	2b2e      	cmp	r3, #46	@ 0x2e
 8004954:	d10a      	bne.n	800496c <_svfiprintf_r+0x130>
 8004956:	7863      	ldrb	r3, [r4, #1]
 8004958:	2b2a      	cmp	r3, #42	@ 0x2a
 800495a:	d132      	bne.n	80049c2 <_svfiprintf_r+0x186>
 800495c:	9b03      	ldr	r3, [sp, #12]
 800495e:	3402      	adds	r4, #2
 8004960:	1d1a      	adds	r2, r3, #4
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	9203      	str	r2, [sp, #12]
 8004966:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800496a:	9305      	str	r3, [sp, #20]
 800496c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004a24 <_svfiprintf_r+0x1e8>
 8004970:	2203      	movs	r2, #3
 8004972:	4650      	mov	r0, sl
 8004974:	7821      	ldrb	r1, [r4, #0]
 8004976:	f000 fa17 	bl	8004da8 <memchr>
 800497a:	b138      	cbz	r0, 800498c <_svfiprintf_r+0x150>
 800497c:	2240      	movs	r2, #64	@ 0x40
 800497e:	9b04      	ldr	r3, [sp, #16]
 8004980:	eba0 000a 	sub.w	r0, r0, sl
 8004984:	4082      	lsls	r2, r0
 8004986:	4313      	orrs	r3, r2
 8004988:	3401      	adds	r4, #1
 800498a:	9304      	str	r3, [sp, #16]
 800498c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004990:	2206      	movs	r2, #6
 8004992:	4825      	ldr	r0, [pc, #148]	@ (8004a28 <_svfiprintf_r+0x1ec>)
 8004994:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004998:	f000 fa06 	bl	8004da8 <memchr>
 800499c:	2800      	cmp	r0, #0
 800499e:	d036      	beq.n	8004a0e <_svfiprintf_r+0x1d2>
 80049a0:	4b22      	ldr	r3, [pc, #136]	@ (8004a2c <_svfiprintf_r+0x1f0>)
 80049a2:	bb1b      	cbnz	r3, 80049ec <_svfiprintf_r+0x1b0>
 80049a4:	9b03      	ldr	r3, [sp, #12]
 80049a6:	3307      	adds	r3, #7
 80049a8:	f023 0307 	bic.w	r3, r3, #7
 80049ac:	3308      	adds	r3, #8
 80049ae:	9303      	str	r3, [sp, #12]
 80049b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049b2:	4433      	add	r3, r6
 80049b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80049b6:	e76a      	b.n	800488e <_svfiprintf_r+0x52>
 80049b8:	460c      	mov	r4, r1
 80049ba:	2001      	movs	r0, #1
 80049bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80049c0:	e7a8      	b.n	8004914 <_svfiprintf_r+0xd8>
 80049c2:	2300      	movs	r3, #0
 80049c4:	f04f 0c0a 	mov.w	ip, #10
 80049c8:	4619      	mov	r1, r3
 80049ca:	3401      	adds	r4, #1
 80049cc:	9305      	str	r3, [sp, #20]
 80049ce:	4620      	mov	r0, r4
 80049d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049d4:	3a30      	subs	r2, #48	@ 0x30
 80049d6:	2a09      	cmp	r2, #9
 80049d8:	d903      	bls.n	80049e2 <_svfiprintf_r+0x1a6>
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0c6      	beq.n	800496c <_svfiprintf_r+0x130>
 80049de:	9105      	str	r1, [sp, #20]
 80049e0:	e7c4      	b.n	800496c <_svfiprintf_r+0x130>
 80049e2:	4604      	mov	r4, r0
 80049e4:	2301      	movs	r3, #1
 80049e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80049ea:	e7f0      	b.n	80049ce <_svfiprintf_r+0x192>
 80049ec:	ab03      	add	r3, sp, #12
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	462a      	mov	r2, r5
 80049f2:	4638      	mov	r0, r7
 80049f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004a30 <_svfiprintf_r+0x1f4>)
 80049f6:	a904      	add	r1, sp, #16
 80049f8:	f3af 8000 	nop.w
 80049fc:	1c42      	adds	r2, r0, #1
 80049fe:	4606      	mov	r6, r0
 8004a00:	d1d6      	bne.n	80049b0 <_svfiprintf_r+0x174>
 8004a02:	89ab      	ldrh	r3, [r5, #12]
 8004a04:	065b      	lsls	r3, r3, #25
 8004a06:	f53f af2d 	bmi.w	8004864 <_svfiprintf_r+0x28>
 8004a0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a0c:	e72c      	b.n	8004868 <_svfiprintf_r+0x2c>
 8004a0e:	ab03      	add	r3, sp, #12
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	462a      	mov	r2, r5
 8004a14:	4638      	mov	r0, r7
 8004a16:	4b06      	ldr	r3, [pc, #24]	@ (8004a30 <_svfiprintf_r+0x1f4>)
 8004a18:	a904      	add	r1, sp, #16
 8004a1a:	f000 f87d 	bl	8004b18 <_printf_i>
 8004a1e:	e7ed      	b.n	80049fc <_svfiprintf_r+0x1c0>
 8004a20:	08004eb2 	.word	0x08004eb2
 8004a24:	08004eb8 	.word	0x08004eb8
 8004a28:	08004ebc 	.word	0x08004ebc
 8004a2c:	00000000 	.word	0x00000000
 8004a30:	08004785 	.word	0x08004785

08004a34 <_printf_common>:
 8004a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a38:	4616      	mov	r6, r2
 8004a3a:	4698      	mov	r8, r3
 8004a3c:	688a      	ldr	r2, [r1, #8]
 8004a3e:	690b      	ldr	r3, [r1, #16]
 8004a40:	4607      	mov	r7, r0
 8004a42:	4293      	cmp	r3, r2
 8004a44:	bfb8      	it	lt
 8004a46:	4613      	movlt	r3, r2
 8004a48:	6033      	str	r3, [r6, #0]
 8004a4a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a4e:	460c      	mov	r4, r1
 8004a50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a54:	b10a      	cbz	r2, 8004a5a <_printf_common+0x26>
 8004a56:	3301      	adds	r3, #1
 8004a58:	6033      	str	r3, [r6, #0]
 8004a5a:	6823      	ldr	r3, [r4, #0]
 8004a5c:	0699      	lsls	r1, r3, #26
 8004a5e:	bf42      	ittt	mi
 8004a60:	6833      	ldrmi	r3, [r6, #0]
 8004a62:	3302      	addmi	r3, #2
 8004a64:	6033      	strmi	r3, [r6, #0]
 8004a66:	6825      	ldr	r5, [r4, #0]
 8004a68:	f015 0506 	ands.w	r5, r5, #6
 8004a6c:	d106      	bne.n	8004a7c <_printf_common+0x48>
 8004a6e:	f104 0a19 	add.w	sl, r4, #25
 8004a72:	68e3      	ldr	r3, [r4, #12]
 8004a74:	6832      	ldr	r2, [r6, #0]
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	42ab      	cmp	r3, r5
 8004a7a:	dc2b      	bgt.n	8004ad4 <_printf_common+0xa0>
 8004a7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004a80:	6822      	ldr	r2, [r4, #0]
 8004a82:	3b00      	subs	r3, #0
 8004a84:	bf18      	it	ne
 8004a86:	2301      	movne	r3, #1
 8004a88:	0692      	lsls	r2, r2, #26
 8004a8a:	d430      	bmi.n	8004aee <_printf_common+0xba>
 8004a8c:	4641      	mov	r1, r8
 8004a8e:	4638      	mov	r0, r7
 8004a90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004a94:	47c8      	blx	r9
 8004a96:	3001      	adds	r0, #1
 8004a98:	d023      	beq.n	8004ae2 <_printf_common+0xae>
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	6922      	ldr	r2, [r4, #16]
 8004a9e:	f003 0306 	and.w	r3, r3, #6
 8004aa2:	2b04      	cmp	r3, #4
 8004aa4:	bf14      	ite	ne
 8004aa6:	2500      	movne	r5, #0
 8004aa8:	6833      	ldreq	r3, [r6, #0]
 8004aaa:	f04f 0600 	mov.w	r6, #0
 8004aae:	bf08      	it	eq
 8004ab0:	68e5      	ldreq	r5, [r4, #12]
 8004ab2:	f104 041a 	add.w	r4, r4, #26
 8004ab6:	bf08      	it	eq
 8004ab8:	1aed      	subeq	r5, r5, r3
 8004aba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004abe:	bf08      	it	eq
 8004ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	bfc4      	itt	gt
 8004ac8:	1a9b      	subgt	r3, r3, r2
 8004aca:	18ed      	addgt	r5, r5, r3
 8004acc:	42b5      	cmp	r5, r6
 8004ace:	d11a      	bne.n	8004b06 <_printf_common+0xd2>
 8004ad0:	2000      	movs	r0, #0
 8004ad2:	e008      	b.n	8004ae6 <_printf_common+0xb2>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	4652      	mov	r2, sl
 8004ad8:	4641      	mov	r1, r8
 8004ada:	4638      	mov	r0, r7
 8004adc:	47c8      	blx	r9
 8004ade:	3001      	adds	r0, #1
 8004ae0:	d103      	bne.n	8004aea <_printf_common+0xb6>
 8004ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aea:	3501      	adds	r5, #1
 8004aec:	e7c1      	b.n	8004a72 <_printf_common+0x3e>
 8004aee:	2030      	movs	r0, #48	@ 0x30
 8004af0:	18e1      	adds	r1, r4, r3
 8004af2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004af6:	1c5a      	adds	r2, r3, #1
 8004af8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004afc:	4422      	add	r2, r4
 8004afe:	3302      	adds	r3, #2
 8004b00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b04:	e7c2      	b.n	8004a8c <_printf_common+0x58>
 8004b06:	2301      	movs	r3, #1
 8004b08:	4622      	mov	r2, r4
 8004b0a:	4641      	mov	r1, r8
 8004b0c:	4638      	mov	r0, r7
 8004b0e:	47c8      	blx	r9
 8004b10:	3001      	adds	r0, #1
 8004b12:	d0e6      	beq.n	8004ae2 <_printf_common+0xae>
 8004b14:	3601      	adds	r6, #1
 8004b16:	e7d9      	b.n	8004acc <_printf_common+0x98>

08004b18 <_printf_i>:
 8004b18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b1c:	7e0f      	ldrb	r7, [r1, #24]
 8004b1e:	4691      	mov	r9, r2
 8004b20:	2f78      	cmp	r7, #120	@ 0x78
 8004b22:	4680      	mov	r8, r0
 8004b24:	460c      	mov	r4, r1
 8004b26:	469a      	mov	sl, r3
 8004b28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b2e:	d807      	bhi.n	8004b40 <_printf_i+0x28>
 8004b30:	2f62      	cmp	r7, #98	@ 0x62
 8004b32:	d80a      	bhi.n	8004b4a <_printf_i+0x32>
 8004b34:	2f00      	cmp	r7, #0
 8004b36:	f000 80d1 	beq.w	8004cdc <_printf_i+0x1c4>
 8004b3a:	2f58      	cmp	r7, #88	@ 0x58
 8004b3c:	f000 80b8 	beq.w	8004cb0 <_printf_i+0x198>
 8004b40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b48:	e03a      	b.n	8004bc0 <_printf_i+0xa8>
 8004b4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b4e:	2b15      	cmp	r3, #21
 8004b50:	d8f6      	bhi.n	8004b40 <_printf_i+0x28>
 8004b52:	a101      	add	r1, pc, #4	@ (adr r1, 8004b58 <_printf_i+0x40>)
 8004b54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b58:	08004bb1 	.word	0x08004bb1
 8004b5c:	08004bc5 	.word	0x08004bc5
 8004b60:	08004b41 	.word	0x08004b41
 8004b64:	08004b41 	.word	0x08004b41
 8004b68:	08004b41 	.word	0x08004b41
 8004b6c:	08004b41 	.word	0x08004b41
 8004b70:	08004bc5 	.word	0x08004bc5
 8004b74:	08004b41 	.word	0x08004b41
 8004b78:	08004b41 	.word	0x08004b41
 8004b7c:	08004b41 	.word	0x08004b41
 8004b80:	08004b41 	.word	0x08004b41
 8004b84:	08004cc3 	.word	0x08004cc3
 8004b88:	08004bef 	.word	0x08004bef
 8004b8c:	08004c7d 	.word	0x08004c7d
 8004b90:	08004b41 	.word	0x08004b41
 8004b94:	08004b41 	.word	0x08004b41
 8004b98:	08004ce5 	.word	0x08004ce5
 8004b9c:	08004b41 	.word	0x08004b41
 8004ba0:	08004bef 	.word	0x08004bef
 8004ba4:	08004b41 	.word	0x08004b41
 8004ba8:	08004b41 	.word	0x08004b41
 8004bac:	08004c85 	.word	0x08004c85
 8004bb0:	6833      	ldr	r3, [r6, #0]
 8004bb2:	1d1a      	adds	r2, r3, #4
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	6032      	str	r2, [r6, #0]
 8004bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e09c      	b.n	8004cfe <_printf_i+0x1e6>
 8004bc4:	6833      	ldr	r3, [r6, #0]
 8004bc6:	6820      	ldr	r0, [r4, #0]
 8004bc8:	1d19      	adds	r1, r3, #4
 8004bca:	6031      	str	r1, [r6, #0]
 8004bcc:	0606      	lsls	r6, r0, #24
 8004bce:	d501      	bpl.n	8004bd4 <_printf_i+0xbc>
 8004bd0:	681d      	ldr	r5, [r3, #0]
 8004bd2:	e003      	b.n	8004bdc <_printf_i+0xc4>
 8004bd4:	0645      	lsls	r5, r0, #25
 8004bd6:	d5fb      	bpl.n	8004bd0 <_printf_i+0xb8>
 8004bd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004bdc:	2d00      	cmp	r5, #0
 8004bde:	da03      	bge.n	8004be8 <_printf_i+0xd0>
 8004be0:	232d      	movs	r3, #45	@ 0x2d
 8004be2:	426d      	negs	r5, r5
 8004be4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004be8:	230a      	movs	r3, #10
 8004bea:	4858      	ldr	r0, [pc, #352]	@ (8004d4c <_printf_i+0x234>)
 8004bec:	e011      	b.n	8004c12 <_printf_i+0xfa>
 8004bee:	6821      	ldr	r1, [r4, #0]
 8004bf0:	6833      	ldr	r3, [r6, #0]
 8004bf2:	0608      	lsls	r0, r1, #24
 8004bf4:	f853 5b04 	ldr.w	r5, [r3], #4
 8004bf8:	d402      	bmi.n	8004c00 <_printf_i+0xe8>
 8004bfa:	0649      	lsls	r1, r1, #25
 8004bfc:	bf48      	it	mi
 8004bfe:	b2ad      	uxthmi	r5, r5
 8004c00:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c02:	6033      	str	r3, [r6, #0]
 8004c04:	bf14      	ite	ne
 8004c06:	230a      	movne	r3, #10
 8004c08:	2308      	moveq	r3, #8
 8004c0a:	4850      	ldr	r0, [pc, #320]	@ (8004d4c <_printf_i+0x234>)
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c12:	6866      	ldr	r6, [r4, #4]
 8004c14:	2e00      	cmp	r6, #0
 8004c16:	60a6      	str	r6, [r4, #8]
 8004c18:	db05      	blt.n	8004c26 <_printf_i+0x10e>
 8004c1a:	6821      	ldr	r1, [r4, #0]
 8004c1c:	432e      	orrs	r6, r5
 8004c1e:	f021 0104 	bic.w	r1, r1, #4
 8004c22:	6021      	str	r1, [r4, #0]
 8004c24:	d04b      	beq.n	8004cbe <_printf_i+0x1a6>
 8004c26:	4616      	mov	r6, r2
 8004c28:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c2c:	fb03 5711 	mls	r7, r3, r1, r5
 8004c30:	5dc7      	ldrb	r7, [r0, r7]
 8004c32:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c36:	462f      	mov	r7, r5
 8004c38:	42bb      	cmp	r3, r7
 8004c3a:	460d      	mov	r5, r1
 8004c3c:	d9f4      	bls.n	8004c28 <_printf_i+0x110>
 8004c3e:	2b08      	cmp	r3, #8
 8004c40:	d10b      	bne.n	8004c5a <_printf_i+0x142>
 8004c42:	6823      	ldr	r3, [r4, #0]
 8004c44:	07df      	lsls	r7, r3, #31
 8004c46:	d508      	bpl.n	8004c5a <_printf_i+0x142>
 8004c48:	6923      	ldr	r3, [r4, #16]
 8004c4a:	6861      	ldr	r1, [r4, #4]
 8004c4c:	4299      	cmp	r1, r3
 8004c4e:	bfde      	ittt	le
 8004c50:	2330      	movle	r3, #48	@ 0x30
 8004c52:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c56:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c5a:	1b92      	subs	r2, r2, r6
 8004c5c:	6122      	str	r2, [r4, #16]
 8004c5e:	464b      	mov	r3, r9
 8004c60:	4621      	mov	r1, r4
 8004c62:	4640      	mov	r0, r8
 8004c64:	f8cd a000 	str.w	sl, [sp]
 8004c68:	aa03      	add	r2, sp, #12
 8004c6a:	f7ff fee3 	bl	8004a34 <_printf_common>
 8004c6e:	3001      	adds	r0, #1
 8004c70:	d14a      	bne.n	8004d08 <_printf_i+0x1f0>
 8004c72:	f04f 30ff 	mov.w	r0, #4294967295
 8004c76:	b004      	add	sp, #16
 8004c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c7c:	6823      	ldr	r3, [r4, #0]
 8004c7e:	f043 0320 	orr.w	r3, r3, #32
 8004c82:	6023      	str	r3, [r4, #0]
 8004c84:	2778      	movs	r7, #120	@ 0x78
 8004c86:	4832      	ldr	r0, [pc, #200]	@ (8004d50 <_printf_i+0x238>)
 8004c88:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004c8c:	6823      	ldr	r3, [r4, #0]
 8004c8e:	6831      	ldr	r1, [r6, #0]
 8004c90:	061f      	lsls	r7, r3, #24
 8004c92:	f851 5b04 	ldr.w	r5, [r1], #4
 8004c96:	d402      	bmi.n	8004c9e <_printf_i+0x186>
 8004c98:	065f      	lsls	r7, r3, #25
 8004c9a:	bf48      	it	mi
 8004c9c:	b2ad      	uxthmi	r5, r5
 8004c9e:	6031      	str	r1, [r6, #0]
 8004ca0:	07d9      	lsls	r1, r3, #31
 8004ca2:	bf44      	itt	mi
 8004ca4:	f043 0320 	orrmi.w	r3, r3, #32
 8004ca8:	6023      	strmi	r3, [r4, #0]
 8004caa:	b11d      	cbz	r5, 8004cb4 <_printf_i+0x19c>
 8004cac:	2310      	movs	r3, #16
 8004cae:	e7ad      	b.n	8004c0c <_printf_i+0xf4>
 8004cb0:	4826      	ldr	r0, [pc, #152]	@ (8004d4c <_printf_i+0x234>)
 8004cb2:	e7e9      	b.n	8004c88 <_printf_i+0x170>
 8004cb4:	6823      	ldr	r3, [r4, #0]
 8004cb6:	f023 0320 	bic.w	r3, r3, #32
 8004cba:	6023      	str	r3, [r4, #0]
 8004cbc:	e7f6      	b.n	8004cac <_printf_i+0x194>
 8004cbe:	4616      	mov	r6, r2
 8004cc0:	e7bd      	b.n	8004c3e <_printf_i+0x126>
 8004cc2:	6833      	ldr	r3, [r6, #0]
 8004cc4:	6825      	ldr	r5, [r4, #0]
 8004cc6:	1d18      	adds	r0, r3, #4
 8004cc8:	6961      	ldr	r1, [r4, #20]
 8004cca:	6030      	str	r0, [r6, #0]
 8004ccc:	062e      	lsls	r6, r5, #24
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	d501      	bpl.n	8004cd6 <_printf_i+0x1be>
 8004cd2:	6019      	str	r1, [r3, #0]
 8004cd4:	e002      	b.n	8004cdc <_printf_i+0x1c4>
 8004cd6:	0668      	lsls	r0, r5, #25
 8004cd8:	d5fb      	bpl.n	8004cd2 <_printf_i+0x1ba>
 8004cda:	8019      	strh	r1, [r3, #0]
 8004cdc:	2300      	movs	r3, #0
 8004cde:	4616      	mov	r6, r2
 8004ce0:	6123      	str	r3, [r4, #16]
 8004ce2:	e7bc      	b.n	8004c5e <_printf_i+0x146>
 8004ce4:	6833      	ldr	r3, [r6, #0]
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	1d1a      	adds	r2, r3, #4
 8004cea:	6032      	str	r2, [r6, #0]
 8004cec:	681e      	ldr	r6, [r3, #0]
 8004cee:	6862      	ldr	r2, [r4, #4]
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	f000 f859 	bl	8004da8 <memchr>
 8004cf6:	b108      	cbz	r0, 8004cfc <_printf_i+0x1e4>
 8004cf8:	1b80      	subs	r0, r0, r6
 8004cfa:	6060      	str	r0, [r4, #4]
 8004cfc:	6863      	ldr	r3, [r4, #4]
 8004cfe:	6123      	str	r3, [r4, #16]
 8004d00:	2300      	movs	r3, #0
 8004d02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d06:	e7aa      	b.n	8004c5e <_printf_i+0x146>
 8004d08:	4632      	mov	r2, r6
 8004d0a:	4649      	mov	r1, r9
 8004d0c:	4640      	mov	r0, r8
 8004d0e:	6923      	ldr	r3, [r4, #16]
 8004d10:	47d0      	blx	sl
 8004d12:	3001      	adds	r0, #1
 8004d14:	d0ad      	beq.n	8004c72 <_printf_i+0x15a>
 8004d16:	6823      	ldr	r3, [r4, #0]
 8004d18:	079b      	lsls	r3, r3, #30
 8004d1a:	d413      	bmi.n	8004d44 <_printf_i+0x22c>
 8004d1c:	68e0      	ldr	r0, [r4, #12]
 8004d1e:	9b03      	ldr	r3, [sp, #12]
 8004d20:	4298      	cmp	r0, r3
 8004d22:	bfb8      	it	lt
 8004d24:	4618      	movlt	r0, r3
 8004d26:	e7a6      	b.n	8004c76 <_printf_i+0x15e>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	4632      	mov	r2, r6
 8004d2c:	4649      	mov	r1, r9
 8004d2e:	4640      	mov	r0, r8
 8004d30:	47d0      	blx	sl
 8004d32:	3001      	adds	r0, #1
 8004d34:	d09d      	beq.n	8004c72 <_printf_i+0x15a>
 8004d36:	3501      	adds	r5, #1
 8004d38:	68e3      	ldr	r3, [r4, #12]
 8004d3a:	9903      	ldr	r1, [sp, #12]
 8004d3c:	1a5b      	subs	r3, r3, r1
 8004d3e:	42ab      	cmp	r3, r5
 8004d40:	dcf2      	bgt.n	8004d28 <_printf_i+0x210>
 8004d42:	e7eb      	b.n	8004d1c <_printf_i+0x204>
 8004d44:	2500      	movs	r5, #0
 8004d46:	f104 0619 	add.w	r6, r4, #25
 8004d4a:	e7f5      	b.n	8004d38 <_printf_i+0x220>
 8004d4c:	08004ec3 	.word	0x08004ec3
 8004d50:	08004ed4 	.word	0x08004ed4

08004d54 <memmove>:
 8004d54:	4288      	cmp	r0, r1
 8004d56:	b510      	push	{r4, lr}
 8004d58:	eb01 0402 	add.w	r4, r1, r2
 8004d5c:	d902      	bls.n	8004d64 <memmove+0x10>
 8004d5e:	4284      	cmp	r4, r0
 8004d60:	4623      	mov	r3, r4
 8004d62:	d807      	bhi.n	8004d74 <memmove+0x20>
 8004d64:	1e43      	subs	r3, r0, #1
 8004d66:	42a1      	cmp	r1, r4
 8004d68:	d008      	beq.n	8004d7c <memmove+0x28>
 8004d6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d72:	e7f8      	b.n	8004d66 <memmove+0x12>
 8004d74:	4601      	mov	r1, r0
 8004d76:	4402      	add	r2, r0
 8004d78:	428a      	cmp	r2, r1
 8004d7a:	d100      	bne.n	8004d7e <memmove+0x2a>
 8004d7c:	bd10      	pop	{r4, pc}
 8004d7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d86:	e7f7      	b.n	8004d78 <memmove+0x24>

08004d88 <_sbrk_r>:
 8004d88:	b538      	push	{r3, r4, r5, lr}
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	4d05      	ldr	r5, [pc, #20]	@ (8004da4 <_sbrk_r+0x1c>)
 8004d8e:	4604      	mov	r4, r0
 8004d90:	4608      	mov	r0, r1
 8004d92:	602b      	str	r3, [r5, #0]
 8004d94:	f7fc fa1a 	bl	80011cc <_sbrk>
 8004d98:	1c43      	adds	r3, r0, #1
 8004d9a:	d102      	bne.n	8004da2 <_sbrk_r+0x1a>
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	b103      	cbz	r3, 8004da2 <_sbrk_r+0x1a>
 8004da0:	6023      	str	r3, [r4, #0]
 8004da2:	bd38      	pop	{r3, r4, r5, pc}
 8004da4:	20000794 	.word	0x20000794

08004da8 <memchr>:
 8004da8:	4603      	mov	r3, r0
 8004daa:	b510      	push	{r4, lr}
 8004dac:	b2c9      	uxtb	r1, r1
 8004dae:	4402      	add	r2, r0
 8004db0:	4293      	cmp	r3, r2
 8004db2:	4618      	mov	r0, r3
 8004db4:	d101      	bne.n	8004dba <memchr+0x12>
 8004db6:	2000      	movs	r0, #0
 8004db8:	e003      	b.n	8004dc2 <memchr+0x1a>
 8004dba:	7804      	ldrb	r4, [r0, #0]
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	428c      	cmp	r4, r1
 8004dc0:	d1f6      	bne.n	8004db0 <memchr+0x8>
 8004dc2:	bd10      	pop	{r4, pc}

08004dc4 <memcpy>:
 8004dc4:	440a      	add	r2, r1
 8004dc6:	4291      	cmp	r1, r2
 8004dc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004dcc:	d100      	bne.n	8004dd0 <memcpy+0xc>
 8004dce:	4770      	bx	lr
 8004dd0:	b510      	push	{r4, lr}
 8004dd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dd6:	4291      	cmp	r1, r2
 8004dd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ddc:	d1f9      	bne.n	8004dd2 <memcpy+0xe>
 8004dde:	bd10      	pop	{r4, pc}

08004de0 <_realloc_r>:
 8004de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004de4:	4607      	mov	r7, r0
 8004de6:	4614      	mov	r4, r2
 8004de8:	460d      	mov	r5, r1
 8004dea:	b921      	cbnz	r1, 8004df6 <_realloc_r+0x16>
 8004dec:	4611      	mov	r1, r2
 8004dee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004df2:	f7ff bc3b 	b.w	800466c <_malloc_r>
 8004df6:	b92a      	cbnz	r2, 8004e04 <_realloc_r+0x24>
 8004df8:	f7ff fbce 	bl	8004598 <_free_r>
 8004dfc:	4625      	mov	r5, r4
 8004dfe:	4628      	mov	r0, r5
 8004e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e04:	f000 f81a 	bl	8004e3c <_malloc_usable_size_r>
 8004e08:	4284      	cmp	r4, r0
 8004e0a:	4606      	mov	r6, r0
 8004e0c:	d802      	bhi.n	8004e14 <_realloc_r+0x34>
 8004e0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004e12:	d8f4      	bhi.n	8004dfe <_realloc_r+0x1e>
 8004e14:	4621      	mov	r1, r4
 8004e16:	4638      	mov	r0, r7
 8004e18:	f7ff fc28 	bl	800466c <_malloc_r>
 8004e1c:	4680      	mov	r8, r0
 8004e1e:	b908      	cbnz	r0, 8004e24 <_realloc_r+0x44>
 8004e20:	4645      	mov	r5, r8
 8004e22:	e7ec      	b.n	8004dfe <_realloc_r+0x1e>
 8004e24:	42b4      	cmp	r4, r6
 8004e26:	4622      	mov	r2, r4
 8004e28:	4629      	mov	r1, r5
 8004e2a:	bf28      	it	cs
 8004e2c:	4632      	movcs	r2, r6
 8004e2e:	f7ff ffc9 	bl	8004dc4 <memcpy>
 8004e32:	4629      	mov	r1, r5
 8004e34:	4638      	mov	r0, r7
 8004e36:	f7ff fbaf 	bl	8004598 <_free_r>
 8004e3a:	e7f1      	b.n	8004e20 <_realloc_r+0x40>

08004e3c <_malloc_usable_size_r>:
 8004e3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e40:	1f18      	subs	r0, r3, #4
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	bfbc      	itt	lt
 8004e46:	580b      	ldrlt	r3, [r1, r0]
 8004e48:	18c0      	addlt	r0, r0, r3
 8004e4a:	4770      	bx	lr

08004e4c <_init>:
 8004e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4e:	bf00      	nop
 8004e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e52:	bc08      	pop	{r3}
 8004e54:	469e      	mov	lr, r3
 8004e56:	4770      	bx	lr

08004e58 <_fini>:
 8004e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e5a:	bf00      	nop
 8004e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e5e:	bc08      	pop	{r3}
 8004e60:	469e      	mov	lr, r3
 8004e62:	4770      	bx	lr
