
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000008c  00800100  00001866  000018fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001866  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000108  0080018c  0080018c  00001986  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  00001988  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000000e7  00000000  00000000  000020d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000220  00000000  00000000  000021c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000357e  00000000  00000000  000023e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d48  00000000  00000000  0000595e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000014a2  00000000  00000000  000066a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000910  00000000  00000000  00007b48  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000faa  00000000  00000000  00008458  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d68  00000000  00000000  00009402  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  0000b16a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 b2 01 	jmp	0x364	; 0x364 <__vector_5>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      28:	0c 94 f9 01 	jmp	0x3f2	; 0x3f2 <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 7d 01 	jmp	0x2fa	; 0x2fa <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	e6 e6       	ldi	r30, 0x66	; 102
      78:	f8 e1       	ldi	r31, 0x18	; 24
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	ac 38       	cpi	r26, 0x8C	; 140
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	12 e0       	ldi	r17, 0x02	; 2
      88:	ac e8       	ldi	r26, 0x8C	; 140
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a4 39       	cpi	r26, 0x94	; 148
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 09 02 	call	0x412	; 0x412 <main>
      9a:	0c 94 31 0c 	jmp	0x1862	; 0x1862 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     120:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     122:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     124:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     126:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     128:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     12a:	8c 91       	ld	r24, X
     12c:	82 b9       	out	0x02, r24	; 2
     12e:	8d e0       	ldi	r24, 0x0D	; 13
     130:	8a 95       	dec	r24
     132:	f1 f7       	brne	.-4      	; 0x130 <set_control_voltage+0x10>
     134:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     136:	ea ed       	ldi	r30, 0xDA	; 218
     138:	f0 e0       	ldi	r31, 0x00	; 0
     13a:	40 81       	ld	r20, Z
     13c:	21 e0       	ldi	r18, 0x01	; 1
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	c9 01       	movw	r24, r18
     142:	11 96       	adiw	r26, 0x01	; 1
     144:	0c 90       	ld	r0, X
     146:	11 97       	sbiw	r26, 0x01	; 1
     148:	02 c0       	rjmp	.+4      	; 0x14e <set_control_voltage+0x2e>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	0a 94       	dec	r0
     150:	e2 f7       	brpl	.-8      	; 0x14a <set_control_voltage+0x2a>
     152:	84 2b       	or	r24, r20
     154:	80 83       	st	Z, r24
     156:	82 e4       	ldi	r24, 0x42	; 66
     158:	8a 95       	dec	r24
     15a:	f1 f7       	brne	.-4      	; 0x158 <set_control_voltage+0x38>
     15c:	00 c0       	rjmp	.+0      	; 0x15e <set_control_voltage+0x3e>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     15e:	80 81       	ld	r24, Z
     160:	11 96       	adiw	r26, 0x01	; 1
     162:	0c 90       	ld	r0, X
     164:	11 97       	sbiw	r26, 0x01	; 1
     166:	02 c0       	rjmp	.+4      	; 0x16c <set_control_voltage+0x4c>
     168:	22 0f       	add	r18, r18
     16a:	33 1f       	adc	r19, r19
     16c:	0a 94       	dec	r0
     16e:	e2 f7       	brpl	.-8      	; 0x168 <set_control_voltage+0x48>
     170:	20 95       	com	r18
     172:	28 23       	and	r18, r24
     174:	20 83       	st	Z, r18
	
}	
     176:	08 95       	ret

00000178 <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     178:	83 b3       	in	r24, 0x13	; 19
     17a:	83 60       	ori	r24, 0x03	; 3
     17c:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     182:	97 b1       	in	r25, 0x07	; 7
     184:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     186:	e9 ed       	ldi	r30, 0xD9	; 217
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	80 81       	ld	r24, Z
     18c:	8f 60       	ori	r24, 0x0F	; 15
     18e:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     190:	ea ed       	ldi	r30, 0xDA	; 218
     192:	f0 e0       	ldi	r31, 0x00	; 0
     194:	80 81       	ld	r24, Z
     196:	80 7f       	andi	r24, 0xF0	; 240
     198:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     19a:	84 b3       	in	r24, 0x14	; 20
     19c:	83 60       	ori	r24, 0x03	; 3
     19e:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     1a0:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     1a2:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     1a4:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     1a6:	a0 9a       	sbi	0x14, 0	; 20
}
     1a8:	08 95       	ret

000001aa <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1aa:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1ac:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1ae:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     1b0:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     1b2:	62 b9       	out	0x02, r22	; 2
     1b4:	2d e0       	ldi	r18, 0x0D	; 13
     1b6:	2a 95       	dec	r18
     1b8:	f1 f7       	brne	.-4      	; 0x1b6 <set_dac+0xc>
     1ba:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     1bc:	ea ed       	ldi	r30, 0xDA	; 218
     1be:	f0 e0       	ldi	r31, 0x00	; 0
     1c0:	40 81       	ld	r20, Z
     1c2:	21 e0       	ldi	r18, 0x01	; 1
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	b9 01       	movw	r22, r18
     1c8:	02 c0       	rjmp	.+4      	; 0x1ce <set_dac+0x24>
     1ca:	66 0f       	add	r22, r22
     1cc:	77 1f       	adc	r23, r23
     1ce:	8a 95       	dec	r24
     1d0:	e2 f7       	brpl	.-8      	; 0x1ca <set_dac+0x20>
     1d2:	cb 01       	movw	r24, r22
     1d4:	94 2f       	mov	r25, r20
     1d6:	98 2b       	or	r25, r24
     1d8:	90 83       	st	Z, r25
     1da:	72 e4       	ldi	r23, 0x42	; 66
     1dc:	7a 95       	dec	r23
     1de:	f1 f7       	brne	.-4      	; 0x1dc <set_dac+0x32>
     1e0:	00 c0       	rjmp	.+0      	; 0x1e2 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     1e2:	90 81       	ld	r25, Z
     1e4:	80 95       	com	r24
     1e6:	89 23       	and	r24, r25
     1e8:	80 83       	st	Z, r24
	
}
     1ea:	08 95       	ret

000001ec <display_dec>:
#include "display.h"
#include "hardware.h"
#include "display_map.h"

void display_dec(uint16_t number, uint8_t digit)
{
     1ec:	cf 93       	push	r28
     1ee:	df 93       	push	r29
     1f0:	cd b7       	in	r28, 0x3d	; 61
     1f2:	de b7       	in	r29, 0x3e	; 62
     1f4:	2a 97       	sbiw	r28, 0x0a	; 10
     1f6:	0f b6       	in	r0, 0x3f	; 63
     1f8:	f8 94       	cli
     1fa:	de bf       	out	0x3e, r29	; 62
     1fc:	0f be       	out	0x3f, r0	; 63
     1fe:	cd bf       	out	0x3d, r28	; 61
	uint8_t dec[] = {
     200:	de 01       	movw	r26, r28
     202:	11 96       	adiw	r26, 0x01	; 1
     204:	ee e3       	ldi	r30, 0x3E	; 62
     206:	f1 e0       	ldi	r31, 0x01	; 1
     208:	3a e0       	ldi	r19, 0x0A	; 10
     20a:	01 90       	ld	r0, Z+
     20c:	0d 92       	st	X+, r0
     20e:	31 50       	subi	r19, 0x01	; 1
     210:	e1 f7       	brne	.-8      	; 0x20a <display_dec+0x1e>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     212:	3f ef       	ldi	r19, 0xFF	; 255
     214:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     216:	ea ed       	ldi	r30, 0xDA	; 218
     218:	f0 e0       	ldi	r31, 0x00	; 0
     21a:	30 81       	ld	r19, Z
     21c:	30 61       	ori	r19, 0x10	; 16
     21e:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     220:	30 81       	ld	r19, Z
     222:	3f 7e       	andi	r19, 0xEF	; 239
     224:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
     226:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     228:	30 81       	ld	r19, Z
     22a:	30 62       	ori	r19, 0x20	; 32
     22c:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     22e:	30 81       	ld	r19, Z
     230:	3f 7d       	andi	r19, 0xDF	; 223
     232:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
     234:	62 30       	cpi	r22, 0x02	; 2
     236:	f9 f0       	breq	.+62     	; 0x276 <display_dec+0x8a>
     238:	63 30       	cpi	r22, 0x03	; 3
     23a:	18 f4       	brcc	.+6      	; 0x242 <display_dec+0x56>
     23c:	61 30       	cpi	r22, 0x01	; 1
     23e:	a1 f5       	brne	.+104    	; 0x2a8 <display_dec+0xbc>
     240:	0d c0       	rjmp	.+26     	; 0x25c <display_dec+0x70>
     242:	64 30       	cpi	r22, 0x04	; 4
     244:	29 f1       	breq	.+74     	; 0x290 <display_dec+0xa4>
     246:	68 30       	cpi	r22, 0x08	; 8
     248:	79 f5       	brne	.+94     	; 0x2a8 <display_dec+0xbc>
		
		case ONES:
		cathode_byte = dec[(number % 10)]; //print first decimal digit
     24a:	6a e0       	ldi	r22, 0x0A	; 10
     24c:	70 e0       	ldi	r23, 0x00	; 0
     24e:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
     252:	fe 01       	movw	r30, r28
     254:	e8 0f       	add	r30, r24
     256:	f9 1f       	adc	r31, r25
     258:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     25a:	26 c0       	rjmp	.+76     	; 0x2a8 <display_dec+0xbc>
		
		case TENS:
		cathode_byte = dec[((number % 100) / 10)]; //print second decimal digit
     25c:	64 e6       	ldi	r22, 0x64	; 100
     25e:	70 e0       	ldi	r23, 0x00	; 0
     260:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
     264:	6a e0       	ldi	r22, 0x0A	; 10
     266:	70 e0       	ldi	r23, 0x00	; 0
     268:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
     26c:	fe 01       	movw	r30, r28
     26e:	e6 0f       	add	r30, r22
     270:	f7 1f       	adc	r31, r23
     272:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     274:	19 c0       	rjmp	.+50     	; 0x2a8 <display_dec+0xbc>
		
		case HUNDS:
		cathode_byte = dec[((number % 1000) / 100)]; //print third decimal digit
     276:	68 ee       	ldi	r22, 0xE8	; 232
     278:	73 e0       	ldi	r23, 0x03	; 3
     27a:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
     27e:	64 e6       	ldi	r22, 0x64	; 100
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
     286:	fe 01       	movw	r30, r28
     288:	e6 0f       	add	r30, r22
     28a:	f7 1f       	adc	r31, r23
     28c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     28e:	0c c0       	rjmp	.+24     	; 0x2a8 <display_dec+0xbc>
		
		case THOUS:
		cathode_byte = dec[((number % 10000) / 1000)]; //print fourth decimal digit
     290:	60 e1       	ldi	r22, 0x10	; 16
     292:	77 e2       	ldi	r23, 0x27	; 39
     294:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
     298:	68 ee       	ldi	r22, 0xE8	; 232
     29a:	73 e0       	ldi	r23, 0x03	; 3
     29c:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
     2a0:	fe 01       	movw	r30, r28
     2a2:	e6 0f       	add	r30, r22
     2a4:	f7 1f       	adc	r31, r23
     2a6:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     2a8:	20 95       	com	r18
     2aa:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2ac:	ea ed       	ldi	r30, 0xDA	; 218
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	80 81       	ld	r24, Z
     2b2:	80 61       	ori	r24, 0x10	; 16
     2b4:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2b6:	80 81       	ld	r24, Z
     2b8:	8f 7e       	andi	r24, 0xEF	; 239
     2ba:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
     2bc:	2a 96       	adiw	r28, 0x0a	; 10
     2be:	0f b6       	in	r0, 0x3f	; 63
     2c0:	f8 94       	cli
     2c2:	de bf       	out	0x3e, r29	; 62
     2c4:	0f be       	out	0x3f, r0	; 63
     2c6:	cd bf       	out	0x3d, r28	; 61
     2c8:	df 91       	pop	r29
     2ca:	cf 91       	pop	r28
     2cc:	08 95       	ret

000002ce <note_on_event>:

volatile uint8_t place = 0; //digit place for LED display

void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	value_to_display = note;
     2ce:	50 e0       	ldi	r21, 0x00	; 0
     2d0:	50 93 4d 01 	sts	0x014D, r21
     2d4:	40 93 4c 01 	sts	0x014C, r20
	
	if (velocity == 0) {
     2d8:	22 23       	and	r18, r18
     2da:	11 f4       	brne	.+4      	; 0x2e0 <note_on_event+0x12>
		
		PORTF &= ~(1<<GATE);
     2dc:	89 98       	cbi	0x11, 1	; 17
     2de:	08 95       	ret
	} else {
		PORTF |= (1<<GATE);
     2e0:	89 9a       	sbi	0x11, 1	; 17
     2e2:	08 95       	ret

000002e4 <note_off_event>:
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	PORTF &= ~(1<<GATE);
     2e4:	89 98       	cbi	0x11, 1	; 17
}
     2e6:	08 95       	ret

000002e8 <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     2e8:	87 e2       	ldi	r24, 0x27	; 39
     2ea:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     2ee:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     2f2:	88 e9       	ldi	r24, 0x98	; 152
     2f4:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     2f8:	08 95       	ret

000002fa <__vector_13>:
	THOUS,
};



ISR (USART_RX_vect) { // USART receive interrupt
     2fa:	1f 92       	push	r1
     2fc:	0f 92       	push	r0
     2fe:	0f b6       	in	r0, 0x3f	; 63
     300:	0f 92       	push	r0
     302:	11 24       	eor	r1, r1
     304:	2f 93       	push	r18
     306:	3f 93       	push	r19
     308:	4f 93       	push	r20
     30a:	5f 93       	push	r21
     30c:	6f 93       	push	r22
     30e:	7f 93       	push	r23
     310:	8f 93       	push	r24
     312:	9f 93       	push	r25
     314:	af 93       	push	r26
     316:	bf 93       	push	r27
     318:	ef 93       	push	r30
     31a:	ff 93       	push	r31
     31c:	cf 93       	push	r28
     31e:	df 93       	push	r29
     320:	0f 92       	push	r0
     322:	cd b7       	in	r28, 0x3d	; 61
     324:	de b7       	in	r29, 0x3e	; 62
	 
	uint8_t inByte = UDR0;
     326:	80 91 c6 00 	lds	r24, 0x00C6
     32a:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte);	
     32c:	87 ea       	ldi	r24, 0xA7	; 167
     32e:	91 e0       	ldi	r25, 0x01	; 1
     330:	61 e0       	ldi	r22, 0x01	; 1
     332:	ae 01       	movw	r20, r28
     334:	4f 5f       	subi	r20, 0xFF	; 255
     336:	5f 4f       	sbci	r21, 0xFF	; 255
     338:	0e 94 fd 07 	call	0xffa	; 0xffa <midi_device_input>
	  	
}
     33c:	0f 90       	pop	r0
     33e:	df 91       	pop	r29
     340:	cf 91       	pop	r28
     342:	ff 91       	pop	r31
     344:	ef 91       	pop	r30
     346:	bf 91       	pop	r27
     348:	af 91       	pop	r26
     34a:	9f 91       	pop	r25
     34c:	8f 91       	pop	r24
     34e:	7f 91       	pop	r23
     350:	6f 91       	pop	r22
     352:	5f 91       	pop	r21
     354:	4f 91       	pop	r20
     356:	3f 91       	pop	r19
     358:	2f 91       	pop	r18
     35a:	0f 90       	pop	r0
     35c:	0f be       	out	0x3f, r0	; 63
     35e:	0f 90       	pop	r0
     360:	1f 90       	pop	r1
     362:	18 95       	reti

00000364 <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
     364:	1f 92       	push	r1
     366:	0f 92       	push	r0
     368:	0f b6       	in	r0, 0x3f	; 63
     36a:	0f 92       	push	r0
     36c:	11 24       	eor	r1, r1
     36e:	2f 93       	push	r18
     370:	3f 93       	push	r19
     372:	4f 93       	push	r20
     374:	5f 93       	push	r21
     376:	6f 93       	push	r22
     378:	7f 93       	push	r23
     37a:	8f 93       	push	r24
     37c:	9f 93       	push	r25
     37e:	af 93       	push	r26
     380:	bf 93       	push	r27
     382:	ef 93       	push	r30
     384:	ff 93       	push	r31
	
	display_dec(value_to_display, digit[place]);
     386:	80 91 4c 01 	lds	r24, 0x014C
     38a:	90 91 4d 01 	lds	r25, 0x014D
     38e:	20 91 90 01 	lds	r18, 0x0190
     392:	e8 e4       	ldi	r30, 0x48	; 72
     394:	f1 e0       	ldi	r31, 0x01	; 1
     396:	e2 0f       	add	r30, r18
     398:	f1 1d       	adc	r31, r1
     39a:	60 81       	ld	r22, Z
     39c:	0e 94 f6 00 	call	0x1ec	; 0x1ec <display_dec>
	
	scan_pots_and_update_control_voltages();		
     3a0:	0e 94 56 02 	call	0x4ac	; 0x4ac <scan_pots_and_update_control_voltages>

		
	//do SPI read/write every 5 interrupts (16.5 ms)
	if (switch_timer++ == 5)
     3a4:	80 91 91 01 	lds	r24, 0x0191
     3a8:	98 2f       	mov	r25, r24
     3aa:	9f 5f       	subi	r25, 0xFF	; 255
     3ac:	90 93 91 01 	sts	0x0191, r25
     3b0:	85 30       	cpi	r24, 0x05	; 5
     3b2:	21 f4       	brne	.+8      	; 0x3bc <__vector_5+0x58>
	{
		switch_timer = 0;
     3b4:	10 92 91 01 	sts	0x0191, r1
		update_spi();	
     3b8:	0e 94 31 03 	call	0x662	; 0x662 <update_spi>
			  	
	}
		
	//increment digit display place
	if (place++ == 3) //post increment
     3bc:	80 91 90 01 	lds	r24, 0x0190
     3c0:	98 2f       	mov	r25, r24
     3c2:	9f 5f       	subi	r25, 0xFF	; 255
     3c4:	90 93 90 01 	sts	0x0190, r25
     3c8:	83 30       	cpi	r24, 0x03	; 3
     3ca:	11 f4       	brne	.+4      	; 0x3d0 <__vector_5+0x6c>
	{
		place = 0;
     3cc:	10 92 90 01 	sts	0x0190, r1
	}
	

	
}	
     3d0:	ff 91       	pop	r31
     3d2:	ef 91       	pop	r30
     3d4:	bf 91       	pop	r27
     3d6:	af 91       	pop	r26
     3d8:	9f 91       	pop	r25
     3da:	8f 91       	pop	r24
     3dc:	7f 91       	pop	r23
     3de:	6f 91       	pop	r22
     3e0:	5f 91       	pop	r21
     3e2:	4f 91       	pop	r20
     3e4:	3f 91       	pop	r19
     3e6:	2f 91       	pop	r18
     3e8:	0f 90       	pop	r0
     3ea:	0f be       	out	0x3f, r0	; 63
     3ec:	0f 90       	pop	r0
     3ee:	1f 90       	pop	r1
     3f0:	18 95       	reti

000003f2 <__vector_10>:

ISR (TIMER0_COMP_vect) {
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	8f 93       	push	r24
	
	PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
     3fe:	85 b1       	in	r24, 0x05	; 5
     400:	80 58       	subi	r24, 0x80	; 128
     402:	85 b9       	out	0x05, r24	; 5
	TCNT0 = 0; //reset timer
     404:	16 bc       	out	0x26, r1	; 38
	//value_to_display = TCNT0;
	
}
     406:	8f 91       	pop	r24
     408:	0f 90       	pop	r0
     40a:	0f be       	out	0x3f, r0	; 63
     40c:	0f 90       	pop	r0
     40e:	1f 90       	pop	r1
     410:	18 95       	reti

00000412 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     412:	80 e8       	ldi	r24, 0x80	; 128
     414:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
     416:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     418:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     41a:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     41c:	9a 9a       	sbi	0x13, 2	; 19
	//PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
	PORTG |= (1<<TUNE_SELECT);
     41e:	a2 9a       	sbi	0x14, 2	; 20
	
	setup_spi(); 
     420:	0e 94 12 03 	call	0x624	; 0x624 <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     424:	a9 ed       	ldi	r26, 0xD9	; 217
     426:	b0 e0       	ldi	r27, 0x00	; 0
     428:	8c 91       	ld	r24, X
     42a:	80 6c       	ori	r24, 0xC0	; 192
     42c:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     42e:	ea ed       	ldi	r30, 0xDA	; 218
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	80 81       	ld	r24, Z
     434:	80 6c       	ori	r24, 0xC0	; 192
     436:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     438:	81 b1       	in	r24, 0x01	; 1
     43a:	8f ef       	ldi	r24, 0xFF	; 255
     43c:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     43e:	92 b1       	in	r25, 0x02	; 2
     440:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     442:	8c 91       	ld	r24, X
     444:	80 63       	ori	r24, 0x30	; 48
     446:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     448:	80 81       	ld	r24, Z
     44a:	8f 7c       	andi	r24, 0xCF	; 207
     44c:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
     44e:	82 98       	cbi	0x10, 2	; 16
	
	//setup ADC
    setup_adc();		
     450:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     454:	0e 94 bc 00 	call	0x178	; 0x178 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     458:	c7 ea       	ldi	r28, 0xA7	; 167
     45a:	d1 e0       	ldi	r29, 0x01	; 1
     45c:	ce 01       	movw	r24, r28
     45e:	0e 94 cc 07 	call	0xf98	; 0xf98 <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     462:	ce 01       	movw	r24, r28
     464:	67 e6       	ldi	r22, 0x67	; 103
     466:	71 e0       	ldi	r23, 0x01	; 1
     468:	0e 94 94 07 	call	0xf28	; 0xf28 <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     46c:	ce 01       	movw	r24, r28
     46e:	62 e7       	ldi	r22, 0x72	; 114
     470:	71 e0       	ldi	r23, 0x01	; 1
     472:	0e 94 98 07 	call	0xf30	; 0xf30 <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     476:	0e 94 74 01 	call	0x2e8	; 0x2e8 <setup_midi_usart>
	
	//set up main timer interrupt
	//this generates the main scanning interrupt
	TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
     47a:	e0 eb       	ldi	r30, 0xB0	; 176
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	80 81       	ld	r24, Z
     480:	86 60       	ori	r24, 0x06	; 6
     482:	80 83       	st	Z, r24
	TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms
     484:	e0 e7       	ldi	r30, 0x70	; 112
     486:	f0 e0       	ldi	r31, 0x00	; 0
     488:	80 81       	ld	r24, Z
     48a:	81 60       	ori	r24, 0x01	; 1
     48c:	80 83       	st	Z, r24
	
	//set up timer/counter0 to be clocked by T0 input
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00); //clocked by external T0 pin, rising edge
     48e:	84 b5       	in	r24, 0x24	; 36
     490:	87 60       	ori	r24, 0x07	; 7
     492:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted.
     494:	81 e0       	ldi	r24, 0x01	; 1
     496:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
     498:	ee e6       	ldi	r30, 0x6E	; 110
     49a:	f0 e0       	ldi	r31, 0x00	; 0
     49c:	80 81       	ld	r24, Z
     49e:	82 60       	ori	r24, 0x02	; 2
     4a0:	80 83       	st	Z, r24
		
	sei(); //enable global interrupts
     4a2:	78 94       	sei

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     4a4:	ce 01       	movw	r24, r28
     4a6:	0e 94 27 0a 	call	0x144e	; 0x144e <midi_device_process>
     4aa:	fc cf       	rjmp	.-8      	; 0x4a4 <main+0x92>

000004ac <scan_pots_and_update_control_voltages>:
	&sustain_2_cv,
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {
     4ac:	af 92       	push	r10
     4ae:	bf 92       	push	r11
     4b0:	cf 92       	push	r12
     4b2:	df 92       	push	r13
     4b4:	ef 92       	push	r14
     4b6:	ff 92       	push	r15
     4b8:	0f 93       	push	r16
     4ba:	1f 93       	push	r17
     4bc:	cf 93       	push	r28
     4be:	df 93       	push	r29

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     4c0:	0c e6       	ldi	r16, 0x6C	; 108
     4c2:	11 e0       	ldi	r17, 0x01	; 1
	&sustain_2_cv,
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {
     4c4:	ee 24       	eor	r14, r14
     4c6:	ff 24       	eor	r15, r15
     4c8:	e3 94       	inc	r14
     4ca:	c0 e0       	ldi	r28, 0x00	; 0
     4cc:	d0 e0       	ldi	r29, 0x00	; 0
		adc_value = read_pot(POTMUX_EN0, i);
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
			if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
     4ce:	0f 2e       	mov	r0, r31
     4d0:	f5 e0       	ldi	r31, 0x05	; 5
     4d2:	af 2e       	mov	r10, r31
     4d4:	ff e1       	ldi	r31, 0x1F	; 31
     4d6:	bf 2e       	mov	r11, r31
     4d8:	f0 2d       	mov	r31, r0

		adc_value = read_pot(POTMUX_EN0, i);
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
     4da:	0f 2e       	mov	r0, r31
     4dc:	ff e9       	ldi	r31, 0x9F	; 159
     4de:	cf 2e       	mov	r12, r31
     4e0:	f8 e1       	ldi	r31, 0x18	; 24
     4e2:	df 2e       	mov	r13, r31
     4e4:	f0 2d       	mov	r31, r0
     4e6:	06 c0       	rjmp	.+12     	; 0x4f4 <scan_pots_and_update_control_voltages+0x48>
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     4e8:	21 96       	adiw	r28, 0x01	; 1
     4ea:	08 94       	sec
     4ec:	e1 1c       	adc	r14, r1
     4ee:	f1 1c       	adc	r15, r1
     4f0:	0e 5f       	subi	r16, 0xFE	; 254
     4f2:	1f 4f       	sbci	r17, 0xFF	; 255
	{

		adc_value = read_pot(POTMUX_EN0, i);
     4f4:	86 e0       	ldi	r24, 0x06	; 6
     4f6:	6c 2f       	mov	r22, r28
     4f8:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     4fc:	90 93 95 01 	sts	0x0195, r25
     500:	80 93 94 01 	sts	0x0194, r24
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
     504:	ce 01       	movw	r24, r28
     506:	08 97       	sbiw	r24, 0x08	; 8
     508:	82 30       	cpi	r24, 0x02	; 2
     50a:	91 05       	cpc	r25, r1
     50c:	e0 f5       	brcc	.+120    	; 0x586 <scan_pots_and_update_control_voltages+0xda>
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
			if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
     50e:	c9 30       	cpi	r28, 0x09	; 9
     510:	d1 05       	cpc	r29, r1
     512:	11 f0       	breq	.+4      	; 0x518 <scan_pots_and_update_control_voltages+0x6c>

		adc_value = read_pot(POTMUX_EN0, i);
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
     514:	96 01       	movw	r18, r12
     516:	01 c0       	rjmp	.+2      	; 0x51a <scan_pots_and_update_control_voltages+0x6e>
			if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
     518:	95 01       	movw	r18, r10
			if (adc_value >= 512) {
     51a:	80 91 94 01 	lds	r24, 0x0194
     51e:	90 91 95 01 	lds	r25, 0x0195
     522:	42 e0       	ldi	r20, 0x02	; 2
     524:	80 30       	cpi	r24, 0x00	; 0
     526:	94 07       	cpc	r25, r20
     528:	c0 f0       	brcs	.+48     	; 0x55a <scan_pots_and_update_control_voltages+0xae>
				set_control_voltage(pot_decoder_0[i],(tune_value + (adc_value - 512)));
     52a:	60 91 94 01 	lds	r22, 0x0194
     52e:	70 91 95 01 	lds	r23, 0x0195
     532:	60 50       	subi	r22, 0x00	; 0
     534:	72 40       	sbci	r23, 0x02	; 2
     536:	62 0f       	add	r22, r18
     538:	73 1f       	adc	r23, r19
     53a:	f8 01       	movw	r30, r16
     53c:	80 81       	ld	r24, Z
     53e:	91 81       	ldd	r25, Z+1	; 0x01
     540:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				tune_offset = adc_value - 512;
     544:	80 91 94 01 	lds	r24, 0x0194
     548:	90 91 95 01 	lds	r25, 0x0195
     54c:	80 50       	subi	r24, 0x00	; 0
     54e:	92 40       	sbci	r25, 0x02	; 2
     550:	90 93 93 01 	sts	0x0193, r25
     554:	80 93 92 01 	sts	0x0192, r24
     558:	29 c0       	rjmp	.+82     	; 0x5ac <scan_pots_and_update_control_voltages+0x100>
			} else {
				set_control_voltage(pot_decoder_0[i],(tune_value - (512- adc_value)));
     55a:	60 91 94 01 	lds	r22, 0x0194
     55e:	70 91 95 01 	lds	r23, 0x0195
     562:	60 50       	subi	r22, 0x00	; 0
     564:	72 40       	sbci	r23, 0x02	; 2
     566:	62 0f       	add	r22, r18
     568:	73 1f       	adc	r23, r19
     56a:	f8 01       	movw	r30, r16
     56c:	80 81       	ld	r24, Z
     56e:	91 81       	ldd	r25, Z+1	; 0x01
     570:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				tune_offset = adc_value;
     574:	80 91 94 01 	lds	r24, 0x0194
     578:	90 91 95 01 	lds	r25, 0x0195
     57c:	90 93 93 01 	sts	0x0193, r25
     580:	80 93 92 01 	sts	0x0192, r24
     584:	13 c0       	rjmp	.+38     	; 0x5ac <scan_pots_and_update_control_voltages+0x100>
			}

		} else if (i == 11) //exception to handle ARP_RATE pot
     586:	cb 30       	cpi	r28, 0x0B	; 11
     588:	d1 05       	cpc	r29, r1
     58a:	09 f4       	brne	.+2      	; 0x58e <scan_pots_and_update_control_voltages+0xe2>
     58c:	ad cf       	rjmp	.-166    	; 0x4e8 <scan_pots_and_update_control_voltages+0x3c>
		{
			//store ARP pot value, but don't set DAC
			
		} else {
			set_control_voltage(pot_decoder_0[i], adc_value << 4);
     58e:	60 91 94 01 	lds	r22, 0x0194
     592:	70 91 95 01 	lds	r23, 0x0195
     596:	62 95       	swap	r22
     598:	72 95       	swap	r23
     59a:	70 7f       	andi	r23, 0xF0	; 240
     59c:	76 27       	eor	r23, r22
     59e:	60 7f       	andi	r22, 0xF0	; 240
     5a0:	76 27       	eor	r23, r22
     5a2:	f8 01       	movw	r30, r16
     5a4:	80 81       	ld	r24, Z
     5a6:	91 81       	ldd	r25, Z+1	; 0x01
     5a8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     5ac:	f0 e1       	ldi	r31, 0x10	; 16
     5ae:	ef 16       	cp	r14, r31
     5b0:	f1 04       	cpc	r15, r1
     5b2:	0c f4       	brge	.+2      	; 0x5b6 <scan_pots_and_update_control_voltages+0x10a>
     5b4:	99 cf       	rjmp	.-206    	; 0x4e8 <scan_pots_and_update_control_voltages+0x3c>
     5b6:	0e e4       	ldi	r16, 0x4E	; 78
     5b8:	11 e0       	ldi	r17, 0x01	; 1
     5ba:	c1 e0       	ldi	r28, 0x01	; 1
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     5bc:	87 e0       	ldi	r24, 0x07	; 7
     5be:	6c 2f       	mov	r22, r28
     5c0:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     5c4:	90 93 95 01 	sts	0x0195, r25
     5c8:	80 93 94 01 	sts	0x0194, r24
		set_control_voltage(pot_decoder_1[i], adc_value <<4);
     5cc:	60 91 94 01 	lds	r22, 0x0194
     5d0:	70 91 95 01 	lds	r23, 0x0195
     5d4:	62 95       	swap	r22
     5d6:	72 95       	swap	r23
     5d8:	70 7f       	andi	r23, 0xF0	; 240
     5da:	76 27       	eor	r23, r22
     5dc:	60 7f       	andi	r22, 0xF0	; 240
     5de:	76 27       	eor	r23, r22
     5e0:	f8 01       	movw	r30, r16
     5e2:	81 91       	ld	r24, Z+
     5e4:	91 91       	ld	r25, Z+
     5e6:	8f 01       	movw	r16, r30
     5e8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
     5ec:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
	}
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     5ee:	c0 31       	cpi	r28, 0x10	; 16
     5f0:	29 f7       	brne	.-54     	; 0x5bc <scan_pots_and_update_control_voltages+0x110>

	}
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	set_control_voltage(&vco1_pitch_cv, 0);
     5f2:	8c e3       	ldi	r24, 0x3C	; 60
     5f4:	91 e0       	ldi	r25, 0x01	; 1
     5f6:	60 e0       	ldi	r22, 0x00	; 0
     5f8:	70 e0       	ldi	r23, 0x00	; 0
     5fa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&vco2_pitch_cv, 0);
     5fe:	8a e3       	ldi	r24, 0x3A	; 58
     600:	91 e0       	ldi	r25, 0x01	; 1
     602:	60 e0       	ldi	r22, 0x00	; 0
     604:	70 e0       	ldi	r23, 0x00	; 0
     606:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     60a:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     60c:	a1 9a       	sbi	0x14, 1	; 20
	
	
     60e:	df 91       	pop	r29
     610:	cf 91       	pop	r28
     612:	1f 91       	pop	r17
     614:	0f 91       	pop	r16
     616:	ff 90       	pop	r15
     618:	ef 90       	pop	r14
     61a:	df 90       	pop	r13
     61c:	cf 90       	pop	r12
     61e:	bf 90       	pop	r11
     620:	af 90       	pop	r10
     622:	08 95       	ret

00000624 <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     624:	84 b1       	in	r24, 0x04	; 4
     626:	87 62       	ori	r24, 0x27	; 39
     628:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     62a:	ec ed       	ldi	r30, 0xDC	; 220
     62c:	f0 e0       	ldi	r31, 0x00	; 0
     62e:	80 81       	ld	r24, Z
     630:	8c 65       	ori	r24, 0x5C	; 92
     632:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     634:	85 b1       	in	r24, 0x05	; 5
     636:	89 7d       	andi	r24, 0xD9	; 217
     638:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     63a:	ed ed       	ldi	r30, 0xDD	; 221
     63c:	f0 e0       	ldi	r31, 0x00	; 0
     63e:	80 81       	ld	r24, Z
     640:	83 7f       	andi	r24, 0xF3	; 243
     642:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     644:	80 e5       	ldi	r24, 0x50	; 80
     646:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     648:	80 81       	ld	r24, Z
     64a:	87 7f       	andi	r24, 0xF7	; 247
     64c:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     64e:	80 81       	ld	r24, Z
     650:	87 7f       	andi	r24, 0xF7	; 247
     652:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     654:	80 81       	ld	r24, Z
     656:	88 60       	ori	r24, 0x08	; 8
     658:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     65a:	80 81       	ld	r24, Z
     65c:	8f 7e       	andi	r24, 0xEF	; 239
     65e:	80 83       	st	Z, r24
	
}
     660:	08 95       	ret

00000662 <update_spi>:

void update_spi(void) {
     662:	0f 93       	push	r16
     664:	1f 93       	push	r17
     666:	cf 93       	push	r28
     668:	df 93       	push	r29
	
			SPI_PORT |= SPI_SW_LATCH;
     66a:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE
			SPDR =
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     66c:	c0 91 9c 01 	lds	r28, 0x019C
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     670:	40 91 9c 01 	lds	r20, 0x019C
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     674:	00 91 9c 01 	lds	r16, 0x019C
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     678:	80 91 9c 01 	lds	r24, 0x019C
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     67c:	a0 91 9c 01 	lds	r26, 0x019C
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     680:	60 91 9c 01 	lds	r22, 0x019C
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     684:	20 91 9c 01 	lds	r18, 0x019C
			ISW8_SW_ON << ISW8_LED;
     688:	90 91 a1 01 	lds	r25, 0x01A1
     68c:	97 95       	ror	r25
     68e:	99 27       	eor	r25, r25
     690:	97 95       	ror	r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     692:	81 70       	andi	r24, 0x01	; 1
     694:	98 2b       	or	r25, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     696:	cc 1f       	adc	r28, r28
     698:	cc 27       	eor	r28, r28
     69a:	cc 1f       	adc	r28, r28
     69c:	cc 0f       	add	r28, r28
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     69e:	c9 2b       	or	r28, r25
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     6a0:	46 95       	lsr	r20
     6a2:	46 95       	lsr	r20
     6a4:	50 e0       	ldi	r21, 0x00	; 0
     6a6:	41 70       	andi	r20, 0x01	; 1
     6a8:	50 70       	andi	r21, 0x00	; 0
     6aa:	ca 01       	movw	r24, r20
     6ac:	88 0f       	add	r24, r24
     6ae:	99 1f       	adc	r25, r25
     6b0:	88 0f       	add	r24, r24
     6b2:	99 1f       	adc	r25, r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6b4:	8c 2b       	or	r24, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     6b6:	06 95       	lsr	r16
     6b8:	10 e0       	ldi	r17, 0x00	; 0
     6ba:	01 70       	andi	r16, 0x01	; 1
     6bc:	10 70       	andi	r17, 0x00	; 0
     6be:	e8 01       	movw	r28, r16
     6c0:	cc 0f       	add	r28, r28
     6c2:	dd 1f       	adc	r29, r29
     6c4:	cc 0f       	add	r28, r28
     6c6:	dd 1f       	adc	r29, r29
     6c8:	cc 0f       	add	r28, r28
     6ca:	dd 1f       	adc	r29, r29
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6cc:	c8 2b       	or	r28, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     6ce:	a2 95       	swap	r26
     6d0:	af 70       	andi	r26, 0x0F	; 15
     6d2:	b0 e0       	ldi	r27, 0x00	; 0
     6d4:	a1 70       	andi	r26, 0x01	; 1
     6d6:	b0 70       	andi	r27, 0x00	; 0
     6d8:	fd 01       	movw	r30, r26
     6da:	e2 95       	swap	r30
     6dc:	f2 95       	swap	r31
     6de:	f0 7f       	andi	r31, 0xF0	; 240
     6e0:	fe 27       	eor	r31, r30
     6e2:	e0 7f       	andi	r30, 0xF0	; 240
     6e4:	fe 27       	eor	r31, r30
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6e6:	ec 2b       	or	r30, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     6e8:	62 95       	swap	r22
     6ea:	66 95       	lsr	r22
     6ec:	67 70       	andi	r22, 0x07	; 7
     6ee:	70 e0       	ldi	r23, 0x00	; 0
     6f0:	61 70       	andi	r22, 0x01	; 1
     6f2:	70 70       	andi	r23, 0x00	; 0
     6f4:	ab 01       	movw	r20, r22
     6f6:	44 0f       	add	r20, r20
     6f8:	55 1f       	adc	r21, r21
     6fa:	42 95       	swap	r20
     6fc:	52 95       	swap	r21
     6fe:	50 7f       	andi	r21, 0xF0	; 240
     700:	54 27       	eor	r21, r20
     702:	40 7f       	andi	r20, 0xF0	; 240
     704:	54 27       	eor	r21, r20
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     706:	4e 2b       	or	r20, r30
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     708:	22 95       	swap	r18
     70a:	26 95       	lsr	r18
     70c:	26 95       	lsr	r18
     70e:	23 70       	andi	r18, 0x03	; 3
     710:	30 e0       	ldi	r19, 0x00	; 0
     712:	21 70       	andi	r18, 0x01	; 1
     714:	30 70       	andi	r19, 0x00	; 0
     716:	c9 01       	movw	r24, r18
     718:	00 24       	eor	r0, r0
     71a:	96 95       	lsr	r25
     71c:	87 95       	ror	r24
     71e:	07 94       	ror	r0
     720:	96 95       	lsr	r25
     722:	87 95       	ror	r24
     724:	07 94       	ror	r0
     726:	98 2f       	mov	r25, r24
     728:	80 2d       	mov	r24, r0
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     72a:	84 2b       	or	r24, r20
     72c:	8e bd       	out	0x2e, r24	; 46
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
			ISW8_SW_ON << ISW8_LED;
			
			while (!(SPSR & (1<<SPIF)));
     72e:	0d b4       	in	r0, 0x2d	; 45
     730:	07 fe       	sbrs	r0, 7
     732:	fd cf       	rjmp	.-6      	; 0x72e <update_spi+0xcc>
			
			//Now read SPDR for switch data shifted in from 74XX165 U14
			spi_sw_current_state = SPDR;
     734:	8e b5       	in	r24, 0x2e	; 46
     736:	80 93 9e 01 	sts	0x019E, r24
			
			spi_sw_current_state ^= spi_sw_previous_state;
     73a:	80 91 9e 01 	lds	r24, 0x019E
     73e:	90 91 9d 01 	lds	r25, 0x019D
     742:	89 27       	eor	r24, r25
     744:	80 93 9e 01 	sts	0x019E, r24
			spi_sw_previous_state ^= spi_sw_current_state;
     748:	80 91 9d 01 	lds	r24, 0x019D
     74c:	90 91 9e 01 	lds	r25, 0x019E
     750:	89 27       	eor	r24, r25
     752:	80 93 9d 01 	sts	0x019D, r24
			spi_sw_current_state &= spi_sw_previous_state;
     756:	80 91 9e 01 	lds	r24, 0x019E
     75a:	90 91 9d 01 	lds	r25, 0x019D
     75e:	89 23       	and	r24, r25
     760:	80 93 9e 01 	sts	0x019E, r24
			
			//toggle switch state		
			sw_latch_five ^= spi_sw_current_state; //Omar's solution.
     764:	80 91 9c 01 	lds	r24, 0x019C
     768:	90 91 9e 01 	lds	r25, 0x019E
     76c:	89 27       	eor	r24, r25
     76e:	80 93 9c 01 	sts	0x019C, r24
			
			//SHIFT 4th BYTE
			SPDR = 0; //no LEDs connected in current test set up
     772:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     774:	0d b4       	in	r0, 0x2d	; 45
     776:	07 fe       	sbrs	r0, 7
     778:	fd cf       	rjmp	.-6      	; 0x774 <update_spi+0x112>
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			sw_latch_four = SPDR;
     77a:	8e b5       	in	r24, 0x2e	; 46
     77c:	80 93 9b 01 	sts	0x019B, r24
			//toggling not implemented here yet.
			ISW12_SW_ON = (sw_latch_four >> ISW12_SW) & 1;
     780:	80 91 9b 01 	lds	r24, 0x019B
     784:	82 95       	swap	r24
     786:	86 95       	lsr	r24
     788:	87 70       	andi	r24, 0x07	; 7
     78a:	81 70       	andi	r24, 0x01	; 1
     78c:	80 93 a4 01 	sts	0x01A4, r24
			//check if ISW13_SW bit is set
			ISW13_SW_ON = (sw_latch_four >> ISW13_SW) & 1;
     790:	80 91 9b 01 	lds	r24, 0x019B
     794:	82 95       	swap	r24
     796:	86 95       	lsr	r24
     798:	86 95       	lsr	r24
     79a:	83 70       	andi	r24, 0x03	; 3
     79c:	81 70       	andi	r24, 0x01	; 1
     79e:	80 93 a3 01 	sts	0x01A3, r24

			
			//SHIFT 3th BYTE
			SPDR = 0;
     7a2:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     7a4:	0d b4       	in	r0, 0x2d	; 45
     7a6:	07 fe       	sbrs	r0, 7
     7a8:	fd cf       	rjmp	.-6      	; 0x7a4 <update_spi+0x142>

			//SHIFT 2th BYTE
			SPDR = 0;
     7aa:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     7ac:	0d b4       	in	r0, 0x2d	; 45
     7ae:	07 fe       	sbrs	r0, 7
     7b0:	fd cf       	rjmp	.-6      	; 0x7ac <update_spi+0x14a>
			
			//SHIFT 1st BYTE
			
			SPDR = (ISW12_SW_ON << ISW12_LED) | (ISW11_SW_ON << ISW11_LED) | (ISW9_SW_ON << ISW9_LED); 
     7b2:	20 91 a4 01 	lds	r18, 0x01A4
     7b6:	80 91 a5 01 	lds	r24, 0x01A5
     7ba:	90 91 a6 01 	lds	r25, 0x01A6
     7be:	22 0f       	add	r18, r18
     7c0:	22 0f       	add	r18, r18
     7c2:	87 95       	ror	r24
     7c4:	88 27       	eor	r24, r24
     7c6:	87 95       	ror	r24
     7c8:	82 2b       	or	r24, r18
     7ca:	89 2b       	or	r24, r25
     7cc:	8e bd       	out	0x2e, r24	; 46
			//Wait for SPI shift to complete
			while (!(SPSR & (1<<SPIF)));
     7ce:	0d b4       	in	r0, 0x2d	; 45
     7d0:	07 fe       	sbrs	r0, 7
     7d2:	fd cf       	rjmp	.-6      	; 0x7ce <update_spi+0x16c>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     7d4:	ed ed       	ldi	r30, 0xDD	; 221
     7d6:	f0 e0       	ldi	r31, 0x00	; 0
     7d8:	80 81       	ld	r24, Z
     7da:	87 7f       	andi	r24, 0xF7	; 247
     7dc:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     7de:	80 81       	ld	r24, Z
     7e0:	88 60       	ori	r24, 0x08	; 8
     7e2:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     7e4:	2d 98       	cbi	0x05, 5	; 5
			
			//now read switches directly connected to MCU
			//this toggle code works, but I haven't figured out how it works
			//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
			current_sw_state = SWITCH_PORT;
     7e6:	8f b1       	in	r24, 0x0f	; 15
     7e8:	80 93 9f 01 	sts	0x019F, r24
			current_sw_state ^= previous_sw_state;
     7ec:	80 91 9f 01 	lds	r24, 0x019F
     7f0:	90 91 a0 01 	lds	r25, 0x01A0
     7f4:	89 27       	eor	r24, r25
     7f6:	80 93 9f 01 	sts	0x019F, r24
			previous_sw_state ^= current_sw_state;
     7fa:	80 91 a0 01 	lds	r24, 0x01A0
     7fe:	90 91 9f 01 	lds	r25, 0x019F
     802:	89 27       	eor	r24, r25
     804:	80 93 a0 01 	sts	0x01A0, r24
			current_sw_state &= previous_sw_state;
     808:	80 91 9f 01 	lds	r24, 0x019F
     80c:	90 91 a0 01 	lds	r25, 0x01A0
     810:	89 23       	and	r24, r25
     812:	80 93 9f 01 	sts	0x019F, r24
			
			if (current_sw_state & (1<<ISW8_SW))
     816:	80 91 9f 01 	lds	r24, 0x019F
     81a:	82 ff       	sbrs	r24, 2
     81c:	06 c0       	rjmp	.+12     	; 0x82a <update_spi+0x1c8>
			{
				ISW8_SW_ON ^= 1 << 0; //toggle switch state
     81e:	90 91 a1 01 	lds	r25, 0x01A1
     822:	81 e0       	ldi	r24, 0x01	; 1
     824:	89 27       	eor	r24, r25
     826:	80 93 a1 01 	sts	0x01A1, r24
			}
			
			if (current_sw_state & (1<<ISW11_SW)) {
     82a:	80 91 9f 01 	lds	r24, 0x019F
     82e:	84 ff       	sbrs	r24, 4
     830:	06 c0       	rjmp	.+12     	; 0x83e <update_spi+0x1dc>
				
				ISW11_SW_ON ^= 1 << 0; //toggle switch state
     832:	90 91 a5 01 	lds	r25, 0x01A5
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	89 27       	eor	r24, r25
     83a:	80 93 a5 01 	sts	0x01A5, r24
			}
			
			if (current_sw_state & (1<<ISW9_SW)) {
     83e:	80 91 9f 01 	lds	r24, 0x019F
     842:	83 ff       	sbrs	r24, 3
     844:	06 c0       	rjmp	.+12     	; 0x852 <update_spi+0x1f0>
				
				ISW9_SW_ON ^= 1 << 0; //toggle switch state
     846:	90 91 a6 01 	lds	r25, 0x01A6
     84a:	81 e0       	ldi	r24, 0x01	; 1
     84c:	89 27       	eor	r24, r25
     84e:	80 93 a6 01 	sts	0x01A6, r24
			}
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     852:	ed ed       	ldi	r30, 0xDD	; 221
     854:	f0 e0       	ldi	r31, 0x00	; 0
     856:	80 81       	ld	r24, Z
     858:	8f 7b       	andi	r24, 0xBF	; 191
     85a:	80 83       	st	Z, r24
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     85c:	40 91 9c 01 	lds	r20, 0x019C
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     860:	30 91 9c 01 	lds	r19, 0x019C
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     864:	c0 91 9c 01 	lds	r28, 0x019C
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     868:	00 91 9c 01 	lds	r16, 0x019C
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     86c:	60 91 9c 01 	lds	r22, 0x019C
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     870:	a0 91 9c 01 	lds	r26, 0x019C
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     874:	20 91 9c 01 	lds	r18, 0x019C
			ISW8_SW_ON << BMOD;
     878:	80 91 a1 01 	lds	r24, 0x01A1
     87c:	82 95       	swap	r24
     87e:	80 7f       	andi	r24, 0xF0	; 240
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     880:	36 95       	lsr	r19
     882:	36 95       	lsr	r19
     884:	31 70       	andi	r19, 0x01	; 1
     886:	38 2b       	or	r19, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     888:	10 e0       	ldi	r17, 0x00	; 0
     88a:	01 70       	andi	r16, 0x01	; 1
     88c:	10 70       	andi	r17, 0x00	; 0
     88e:	c8 01       	movw	r24, r16
     890:	88 0f       	add	r24, r24
     892:	99 1f       	adc	r25, r25
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     894:	83 2b       	or	r24, r19
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     896:	a2 95       	swap	r26
     898:	a6 95       	lsr	r26
     89a:	a7 70       	andi	r26, 0x07	; 7
     89c:	a7 95       	ror	r26
     89e:	aa 27       	eor	r26, r26
     8a0:	a7 95       	ror	r26
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8a2:	8a 2b       	or	r24, r26
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     8a4:	44 1f       	adc	r20, r20
     8a6:	44 27       	eor	r20, r20
     8a8:	44 1f       	adc	r20, r20
     8aa:	44 0f       	add	r20, r20
     8ac:	44 0f       	add	r20, r20
     8ae:	44 0f       	add	r20, r20
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8b0:	48 2b       	or	r20, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     8b2:	c6 95       	lsr	r28
     8b4:	d0 e0       	ldi	r29, 0x00	; 0
     8b6:	c1 70       	andi	r28, 0x01	; 1
     8b8:	d0 70       	andi	r29, 0x00	; 0
     8ba:	de 01       	movw	r26, r28
     8bc:	aa 0f       	add	r26, r26
     8be:	bb 1f       	adc	r27, r27
     8c0:	aa 0f       	add	r26, r26
     8c2:	bb 1f       	adc	r27, r27
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8c4:	a4 2b       	or	r26, r20
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     8c6:	62 95       	swap	r22
     8c8:	6f 70       	andi	r22, 0x0F	; 15
     8ca:	70 e0       	ldi	r23, 0x00	; 0
     8cc:	61 70       	andi	r22, 0x01	; 1
     8ce:	70 70       	andi	r23, 0x00	; 0
     8d0:	ab 01       	movw	r20, r22
     8d2:	00 24       	eor	r0, r0
     8d4:	56 95       	lsr	r21
     8d6:	47 95       	ror	r20
     8d8:	07 94       	ror	r0
     8da:	56 95       	lsr	r21
     8dc:	47 95       	ror	r20
     8de:	07 94       	ror	r0
     8e0:	54 2f       	mov	r21, r20
     8e2:	40 2d       	mov	r20, r0
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8e4:	4a 2b       	or	r20, r26
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     8e6:	22 95       	swap	r18
     8e8:	26 95       	lsr	r18
     8ea:	26 95       	lsr	r18
     8ec:	23 70       	andi	r18, 0x03	; 3
     8ee:	30 e0       	ldi	r19, 0x00	; 0
     8f0:	21 70       	andi	r18, 0x01	; 1
     8f2:	30 70       	andi	r19, 0x00	; 0
     8f4:	c9 01       	movw	r24, r18
     8f6:	88 0f       	add	r24, r24
     8f8:	99 1f       	adc	r25, r25
     8fa:	82 95       	swap	r24
     8fc:	92 95       	swap	r25
     8fe:	90 7f       	andi	r25, 0xF0	; 240
     900:	98 27       	eor	r25, r24
     902:	80 7f       	andi	r24, 0xF0	; 240
     904:	98 27       	eor	r25, r24
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     906:	84 2b       	or	r24, r20
     908:	82 b9       	out	0x02, r24	; 2
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
			ISW8_SW_ON << BMOD;
			VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     90a:	80 81       	ld	r24, Z
     90c:	80 64       	ori	r24, 0x40	; 64
     90e:	80 83       	st	Z, r24
     910:	00 00       	nop
			_delay_us(1); //why is this delay here????
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     912:	80 81       	ld	r24, Z
     914:	8f 7b       	andi	r24, 0xBF	; 191
     916:	80 83       	st	Z, r24
			DATA_BUS = 0;
     918:	12 b8       	out	0x02, r1	; 2
			
			//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
			//need to make sure this doesn't interfere with anything else on this port
			EG2_POL_PORT ^= (-ISW9_SW_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     91a:	90 81       	ld	r25, Z
     91c:	80 91 a6 01 	lds	r24, 0x01A6
     920:	20 81       	ld	r18, Z
     922:	81 95       	neg	r24
     924:	82 27       	eor	r24, r18
     926:	80 71       	andi	r24, 0x10	; 16
     928:	89 27       	eor	r24, r25
     92a:	80 83       	st	Z, r24
	
     92c:	df 91       	pop	r29
     92e:	cf 91       	pop	r28
     930:	1f 91       	pop	r17
     932:	0f 91       	pop	r16
     934:	08 95       	ret

00000936 <set_vco_init_cv>:
#include "tune.h"
#include "dac.h"
#include "hardware.h"


uint16_t set_vco_init_cv(uint8_t vco) {
     936:	cf 93       	push	r28
     938:	c8 2f       	mov	r28, r24
	//disable main scanning interrupt
	
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     93a:	80 e2       	ldi	r24, 0x20	; 32
     93c:	91 e0       	ldi	r25, 0x01	; 1
     93e:	60 e0       	ldi	r22, 0x00	; 0
     940:	70 e0       	ldi	r23, 0x00	; 0
     942:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     946:	82 e3       	ldi	r24, 0x32	; 50
     948:	91 e0       	ldi	r25, 0x01	; 1
     94a:	60 e0       	ldi	r22, 0x00	; 0
     94c:	70 e0       	ldi	r23, 0x00	; 0
     94e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     952:	84 e3       	ldi	r24, 0x34	; 52
     954:	91 e0       	ldi	r25, 0x01	; 1
     956:	60 e0       	ldi	r22, 0x00	; 0
     958:	70 e0       	ldi	r23, 0x00	; 0
     95a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     95e:	8e e8       	ldi	r24, 0x8E	; 142
     960:	91 e0       	ldi	r25, 0x01	; 1
     962:	60 e0       	ldi	r22, 0x00	; 0
     964:	70 e0       	ldi	r23, 0x00	; 0
     966:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     96a:	84 e2       	ldi	r24, 0x24	; 36
     96c:	91 e0       	ldi	r25, 0x01	; 1
     96e:	60 e0       	ldi	r22, 0x00	; 0
     970:	70 e0       	ldi	r23, 0x00	; 0
     972:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     976:	8e e2       	ldi	r24, 0x2E	; 46
     978:	91 e0       	ldi	r25, 0x01	; 1
     97a:	60 e0       	ldi	r22, 0x00	; 0
     97c:	70 e0       	ldi	r23, 0x00	; 0
     97e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     982:	80 e3       	ldi	r24, 0x30	; 48
     984:	91 e0       	ldi	r25, 0x01	; 1
     986:	60 e0       	ldi	r22, 0x00	; 0
     988:	70 e0       	ldi	r23, 0x00	; 0
     98a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     98e:	82 e1       	ldi	r24, 0x12	; 18
     990:	91 e0       	ldi	r25, 0x01	; 1
     992:	60 e0       	ldi	r22, 0x00	; 0
     994:	70 e0       	ldi	r23, 0x00	; 0
     996:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     99a:	8c e1       	ldi	r24, 0x1C	; 28
     99c:	91 e0       	ldi	r25, 0x01	; 1
     99e:	60 e0       	ldi	r22, 0x00	; 0
     9a0:	70 e0       	ldi	r23, 0x00	; 0
     9a2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     9a6:	84 e1       	ldi	r24, 0x14	; 20
     9a8:	91 e0       	ldi	r25, 0x01	; 1
     9aa:	60 e0       	ldi	r22, 0x00	; 0
     9ac:	70 e0       	ldi	r23, 0x00	; 0
     9ae:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     9b2:	86 e1       	ldi	r24, 0x16	; 22
     9b4:	91 e0       	ldi	r25, 0x01	; 1
     9b6:	60 e0       	ldi	r22, 0x00	; 0
     9b8:	70 e0       	ldi	r23, 0x00	; 0
     9ba:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     9be:	88 e1       	ldi	r24, 0x18	; 24
     9c0:	91 e0       	ldi	r25, 0x01	; 1
     9c2:	6f ef       	ldi	r22, 0xFF	; 255
     9c4:	7f e3       	ldi	r23, 0x3F	; 63
     9c6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     9ca:	8a e1       	ldi	r24, 0x1A	; 26
     9cc:	91 e0       	ldi	r25, 0x01	; 1
     9ce:	60 e0       	ldi	r22, 0x00	; 0
     9d0:	70 e0       	ldi	r23, 0x00	; 0
     9d2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     9d6:	82 e2       	ldi	r24, 0x22	; 34
     9d8:	91 e0       	ldi	r25, 0x01	; 1
     9da:	60 e0       	ldi	r22, 0x00	; 0
     9dc:	70 e0       	ldi	r23, 0x00	; 0
     9de:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     9e2:	8c e0       	ldi	r24, 0x0C	; 12
     9e4:	91 e0       	ldi	r25, 0x01	; 1
     9e6:	60 e0       	ldi	r22, 0x00	; 0
     9e8:	70 e0       	ldi	r23, 0x00	; 0
     9ea:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     9ee:	88 e0       	ldi	r24, 0x08	; 8
     9f0:	91 e0       	ldi	r25, 0x01	; 1
     9f2:	60 e0       	ldi	r22, 0x00	; 0
     9f4:	70 e0       	ldi	r23, 0x00	; 0
     9f6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     9fa:	84 e0       	ldi	r24, 0x04	; 4
     9fc:	91 e0       	ldi	r25, 0x01	; 1
     9fe:	6f ef       	ldi	r22, 0xFF	; 255
     a00:	7f e3       	ldi	r23, 0x3F	; 63
     a02:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     a06:	80 e0       	ldi	r24, 0x00	; 0
     a08:	91 e0       	ldi	r25, 0x01	; 1
     a0a:	60 e0       	ldi	r22, 0x00	; 0
     a0c:	70 e0       	ldi	r23, 0x00	; 0
     a0e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     a12:	80 e1       	ldi	r24, 0x10	; 16
     a14:	91 e0       	ldi	r25, 0x01	; 1
     a16:	60 e0       	ldi	r22, 0x00	; 0
     a18:	70 e0       	ldi	r23, 0x00	; 0
     a1a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	
	uint8_t switch_byte = 0;

	
	if (vco == VCO1) { //turn on VCO1 pulse
     a1e:	cc 23       	and	r28, r28
     a20:	a1 f4       	brne	.+40     	; 0xa4a <set_vco_init_cv+0x114>
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		set_control_voltage(&vco1_pw_cv, 0x3000); //set pulse width to about 75%
     a22:	8c e2       	ldi	r24, 0x2C	; 44
     a24:	91 e0       	ldi	r25, 0x01	; 1
     a26:	60 e0       	ldi	r22, 0x00	; 0
     a28:	70 e3       	ldi	r23, 0x30	; 48
     a2a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		set_control_voltage(&vco1_mix_cv, MAX); //turn up VCO1 in mixer
     a2e:	86 e3       	ldi	r24, 0x36	; 54
     a30:	91 e0       	ldi	r25, 0x01	; 1
     a32:	6f ef       	ldi	r22, 0xFF	; 255
     a34:	7f e3       	ldi	r23, 0x3F	; 63
     a36:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		set_control_voltage(&vco2_mix_cv, MIN); //turn off VCO2 in mixer
     a3a:	88 e3       	ldi	r24, 0x38	; 56
     a3c:	91 e0       	ldi	r25, 0x01	; 1
     a3e:	60 e0       	ldi	r22, 0x00	; 0
     a40:	70 e0       	ldi	r23, 0x00	; 0
     a42:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
     a46:	82 e0       	ldi	r24, 0x02	; 2
     a48:	13 c0       	rjmp	.+38     	; 0xa70 <set_vco_init_cv+0x13a>
		
		
	} else { //turn on VCO2 pulse
		
		set_control_voltage(&vco2_pw_cv, 0x3000); //set pulse width to about 75%
     a4a:	8e e1       	ldi	r24, 0x1E	; 30
     a4c:	91 e0       	ldi	r25, 0x01	; 1
     a4e:	60 e0       	ldi	r22, 0x00	; 0
     a50:	70 e3       	ldi	r23, 0x30	; 48
     a52:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		set_control_voltage(&vco2_mix_cv, MAX); //turn up VCO2 in mixer
     a56:	88 e3       	ldi	r24, 0x38	; 56
     a58:	91 e0       	ldi	r25, 0x01	; 1
     a5a:	6f ef       	ldi	r22, 0xFF	; 255
     a5c:	7f e3       	ldi	r23, 0x3F	; 63
     a5e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		set_control_voltage(&vco1_mix_cv, MIN); //turn off VCO1 in mixer
     a62:	86 e3       	ldi	r24, 0x36	; 54
     a64:	91 e0       	ldi	r25, 0x01	; 1
     a66:	60 e0       	ldi	r22, 0x00	; 0
     a68:	70 e0       	ldi	r23, 0x00	; 0
     a6a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
     a6e:	80 e2       	ldi	r24, 0x20	; 32
			
		
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
     a70:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     a72:	ed ed       	ldi	r30, 0xDD	; 221
     a74:	f0 e0       	ldi	r31, 0x00	; 0
     a76:	80 81       	ld	r24, Z
     a78:	80 64       	ori	r24, 0x40	; 64
     a7a:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     a7c:	80 81       	ld	r24, Z
     a7e:	8f 7b       	andi	r24, 0xBF	; 191
     a80:	80 83       	st	Z, r24
	DATA_BUS = 0;	
     a82:	12 b8       	out	0x02, r1	; 2
	
	
	
	return init_cv;
	
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	90 e0       	ldi	r25, 0x00	; 0
     a88:	cf 91       	pop	r28
     a8a:	08 95       	ret

00000a8c <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
     a8c:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
     a8e:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
     a90:	74 83       	std	Z+4, r23	; 0x04
     a92:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
     a94:	11 82       	std	Z+1, r1	; 0x01
     a96:	10 82       	st	Z, r1
}
     a98:	08 95       	ret

00000a9a <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
     a9a:	1f 93       	push	r17
     a9c:	cf 93       	push	r28
     a9e:	df 93       	push	r29
     aa0:	ec 01       	movw	r28, r24
     aa2:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
     aa4:	0e 94 bc 05 	call	0xb78	; 0xb78 <store_and_clear_interrupt>
     aa8:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
     aaa:	39 81       	ldd	r19, Y+1	; 0x01
     aac:	83 2f       	mov	r24, r19
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	01 96       	adiw	r24, 0x01	; 1
     ab2:	6a 81       	ldd	r22, Y+2	; 0x02
     ab4:	70 e0       	ldi	r23, 0x00	; 0
     ab6:	0e 94 15 0c 	call	0x182a	; 0x182a <__divmodhi4>
     aba:	48 81       	ld	r20, Y
     abc:	50 e0       	ldi	r21, 0x00	; 0
     abe:	84 17       	cp	r24, r20
     ac0:	95 07       	cpc	r25, r21
     ac2:	29 f4       	brne	.+10     	; 0xace <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
     ac4:	82 2f       	mov	r24, r18
     ac6:	0e 94 bf 05 	call	0xb7e	; 0xb7e <restore_interrupt_setting>
      return false;
     aca:	80 e0       	ldi	r24, 0x00	; 0
     acc:	11 c0       	rjmp	.+34     	; 0xaf0 <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
     ace:	eb 81       	ldd	r30, Y+3	; 0x03
     ad0:	fc 81       	ldd	r31, Y+4	; 0x04
     ad2:	e3 0f       	add	r30, r19
     ad4:	f1 1d       	adc	r31, r1
     ad6:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
     ad8:	89 81       	ldd	r24, Y+1	; 0x01
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	01 96       	adiw	r24, 0x01	; 1
     ade:	6a 81       	ldd	r22, Y+2	; 0x02
     ae0:	70 e0       	ldi	r23, 0x00	; 0
     ae2:	0e 94 15 0c 	call	0x182a	; 0x182a <__divmodhi4>
     ae6:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
     ae8:	82 2f       	mov	r24, r18
     aea:	0e 94 bf 05 	call	0xb7e	; 0xb7e <restore_interrupt_setting>
      return true;
     aee:	81 e0       	ldi	r24, 0x01	; 1
   }
}
     af0:	df 91       	pop	r29
     af2:	cf 91       	pop	r28
     af4:	1f 91       	pop	r17
     af6:	08 95       	ret

00000af8 <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
     af8:	cf 93       	push	r28
     afa:	df 93       	push	r29
     afc:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
     afe:	0e 94 bc 05 	call	0xb78	; 0xb78 <store_and_clear_interrupt>
   if(queue->end >= queue->start)
     b02:	29 81       	ldd	r18, Y+1	; 0x01
     b04:	98 81       	ld	r25, Y
     b06:	29 17       	cp	r18, r25
     b08:	18 f0       	brcs	.+6      	; 0xb10 <bytequeue_length+0x18>
      len = queue->end - queue->start;
     b0a:	c2 2f       	mov	r28, r18
     b0c:	c9 1b       	sub	r28, r25
     b0e:	03 c0       	rjmp	.+6      	; 0xb16 <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
     b10:	ca 81       	ldd	r28, Y+2	; 0x02
     b12:	c2 0f       	add	r28, r18
     b14:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
     b16:	0e 94 bf 05 	call	0xb7e	; 0xb7e <restore_interrupt_setting>
   return len;
}
     b1a:	8c 2f       	mov	r24, r28
     b1c:	df 91       	pop	r29
     b1e:	cf 91       	pop	r28
     b20:	08 95       	ret

00000b22 <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
     b22:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
     b24:	20 81       	ld	r18, Z
     b26:	86 2f       	mov	r24, r22
     b28:	90 e0       	ldi	r25, 0x00	; 0
     b2a:	82 0f       	add	r24, r18
     b2c:	91 1d       	adc	r25, r1
     b2e:	62 81       	ldd	r22, Z+2	; 0x02
     b30:	70 e0       	ldi	r23, 0x00	; 0
     b32:	0e 94 15 0c 	call	0x182a	; 0x182a <__divmodhi4>
     b36:	03 80       	ldd	r0, Z+3	; 0x03
     b38:	f4 81       	ldd	r31, Z+4	; 0x04
     b3a:	e0 2d       	mov	r30, r0
     b3c:	e8 0f       	add	r30, r24
     b3e:	f9 1f       	adc	r31, r25
}
     b40:	80 81       	ld	r24, Z
     b42:	08 95       	ret

00000b44 <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
     b44:	1f 93       	push	r17
     b46:	cf 93       	push	r28
     b48:	df 93       	push	r29
     b4a:	ec 01       	movw	r28, r24
     b4c:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
     b4e:	0e 94 bc 05 	call	0xb78	; 0xb78 <store_and_clear_interrupt>
     b52:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
     b54:	88 81       	ld	r24, Y
     b56:	21 2f       	mov	r18, r17
     b58:	30 e0       	ldi	r19, 0x00	; 0
     b5a:	28 0f       	add	r18, r24
     b5c:	31 1d       	adc	r19, r1
     b5e:	6a 81       	ldd	r22, Y+2	; 0x02
     b60:	c9 01       	movw	r24, r18
     b62:	70 e0       	ldi	r23, 0x00	; 0
     b64:	0e 94 15 0c 	call	0x182a	; 0x182a <__divmodhi4>
     b68:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
     b6a:	84 2f       	mov	r24, r20
     b6c:	0e 94 bf 05 	call	0xb7e	; 0xb7e <restore_interrupt_setting>
}
     b70:	df 91       	pop	r29
     b72:	cf 91       	pop	r28
     b74:	1f 91       	pop	r17
     b76:	08 95       	ret

00000b78 <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
     b78:	8f b7       	in	r24, 0x3f	; 63
   cli();
     b7a:	f8 94       	cli
   return sreg;
}
     b7c:	08 95       	ret

00000b7e <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
     b7e:	8f bf       	out	0x3f, r24	; 63
}
     b80:	08 95       	ret

00000b82 <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
     b82:	88 1f       	adc	r24, r24
     b84:	88 27       	eor	r24, r24
     b86:	88 1f       	adc	r24, r24
     b88:	08 95       	ret

00000b8a <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
     b8a:	91 e0       	ldi	r25, 0x01	; 1
     b8c:	88 3f       	cpi	r24, 0xF8	; 248
     b8e:	08 f4       	brcc	.+2      	; 0xb92 <midi_is_realtime+0x8>
     b90:	90 e0       	ldi	r25, 0x00	; 0
}
     b92:	89 2f       	mov	r24, r25
     b94:	08 95       	ret

00000b96 <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
     b96:	28 2f       	mov	r18, r24
     b98:	30 e0       	ldi	r19, 0x00	; 0
     b9a:	20 7f       	andi	r18, 0xF0	; 240
     b9c:	30 70       	andi	r19, 0x00	; 0
     b9e:	20 3c       	cpi	r18, 0xC0	; 192
     ba0:	31 05       	cpc	r19, r1
     ba2:	e9 f1       	breq	.+122    	; 0xc1e <midi_packet_length+0x88>
     ba4:	21 3c       	cpi	r18, 0xC1	; 193
     ba6:	31 05       	cpc	r19, r1
     ba8:	8c f4       	brge	.+34     	; 0xbcc <midi_packet_length+0x36>
     baa:	20 39       	cpi	r18, 0x90	; 144
     bac:	31 05       	cpc	r19, r1
     bae:	e1 f0       	breq	.+56     	; 0xbe8 <midi_packet_length+0x52>
     bb0:	21 39       	cpi	r18, 0x91	; 145
     bb2:	31 05       	cpc	r19, r1
     bb4:	24 f4       	brge	.+8      	; 0xbbe <midi_packet_length+0x28>
     bb6:	20 38       	cpi	r18, 0x80	; 128
     bb8:	31 05       	cpc	r19, r1
     bba:	79 f5       	brne	.+94     	; 0xc1a <midi_packet_length+0x84>
     bbc:	15 c0       	rjmp	.+42     	; 0xbe8 <midi_packet_length+0x52>
     bbe:	20 3a       	cpi	r18, 0xA0	; 160
     bc0:	31 05       	cpc	r19, r1
     bc2:	91 f0       	breq	.+36     	; 0xbe8 <midi_packet_length+0x52>
     bc4:	20 3b       	cpi	r18, 0xB0	; 176
     bc6:	31 05       	cpc	r19, r1
     bc8:	41 f5       	brne	.+80     	; 0xc1a <midi_packet_length+0x84>
     bca:	0e c0       	rjmp	.+28     	; 0xbe8 <midi_packet_length+0x52>
     bcc:	20 3e       	cpi	r18, 0xE0	; 224
     bce:	31 05       	cpc	r19, r1
     bd0:	59 f0       	breq	.+22     	; 0xbe8 <midi_packet_length+0x52>
     bd2:	21 3e       	cpi	r18, 0xE1	; 225
     bd4:	31 05       	cpc	r19, r1
     bd6:	24 f4       	brge	.+8      	; 0xbe0 <midi_packet_length+0x4a>
     bd8:	20 3d       	cpi	r18, 0xD0	; 208
     bda:	31 05       	cpc	r19, r1
     bdc:	f1 f4       	brne	.+60     	; 0xc1a <midi_packet_length+0x84>
     bde:	1f c0       	rjmp	.+62     	; 0xc1e <midi_packet_length+0x88>
     be0:	20 3f       	cpi	r18, 0xF0	; 240
     be2:	31 05       	cpc	r19, r1
     be4:	d1 f4       	brne	.+52     	; 0xc1a <midi_packet_length+0x84>
     be6:	02 c0       	rjmp	.+4      	; 0xbec <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
     be8:	83 e0       	ldi	r24, 0x03	; 3
     bea:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
     bec:	86 3f       	cpi	r24, 0xF6	; 246
     bee:	79 f0       	breq	.+30     	; 0xc0e <midi_packet_length+0x78>
     bf0:	87 3f       	cpi	r24, 0xF7	; 247
     bf2:	38 f4       	brcc	.+14     	; 0xc02 <midi_packet_length+0x6c>
     bf4:	82 3f       	cpi	r24, 0xF2	; 242
     bf6:	a9 f0       	breq	.+42     	; 0xc22 <midi_packet_length+0x8c>
     bf8:	83 3f       	cpi	r24, 0xF3	; 243
     bfa:	59 f0       	breq	.+22     	; 0xc12 <midi_packet_length+0x7c>
     bfc:	81 3f       	cpi	r24, 0xF1	; 241
     bfe:	59 f4       	brne	.+22     	; 0xc16 <midi_packet_length+0x80>
     c00:	08 c0       	rjmp	.+16     	; 0xc12 <midi_packet_length+0x7c>
     c02:	88 3f       	cpi	r24, 0xF8	; 248
     c04:	40 f0       	brcs	.+16     	; 0xc16 <midi_packet_length+0x80>
     c06:	8d 3f       	cpi	r24, 0xFD	; 253
     c08:	10 f0       	brcs	.+4      	; 0xc0e <midi_packet_length+0x78>
     c0a:	8e 3f       	cpi	r24, 0xFE	; 254
     c0c:	20 f0       	brcs	.+8      	; 0xc16 <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
     c12:	82 e0       	ldi	r24, 0x02	; 2
     c14:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
     c16:	80 e0       	ldi	r24, 0x00	; 0
     c18:	08 95       	ret
         }
      default:
         return UNDEFINED;
     c1a:	80 e0       	ldi	r24, 0x00	; 0
     c1c:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
     c1e:	82 e0       	ldi	r24, 0x02	; 2
     c20:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
     c22:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
     c24:	08 95       	ret

00000c26 <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
     c26:	0f 93       	push	r16
     c28:	34 2f       	mov	r19, r20
     c2a:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
     c2c:	46 2f       	mov	r20, r22
     c2e:	4f 70       	andi	r20, 0x0F	; 15
     c30:	40 6b       	ori	r20, 0xB0	; 176
     c32:	23 2f       	mov	r18, r19
     c34:	2f 77       	andi	r18, 0x7F	; 127
     c36:	0f 77       	andi	r16, 0x7F	; 127
     c38:	dc 01       	movw	r26, r24
     c3a:	ed 91       	ld	r30, X+
     c3c:	fc 91       	ld	r31, X
     c3e:	63 e0       	ldi	r22, 0x03	; 3
     c40:	70 e0       	ldi	r23, 0x00	; 0
     c42:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
     c44:	0f 91       	pop	r16
     c46:	08 95       	ret

00000c48 <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
     c48:	0f 93       	push	r16
     c4a:	34 2f       	mov	r19, r20
     c4c:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
     c4e:	46 2f       	mov	r20, r22
     c50:	4f 70       	andi	r20, 0x0F	; 15
     c52:	40 69       	ori	r20, 0x90	; 144
     c54:	23 2f       	mov	r18, r19
     c56:	2f 77       	andi	r18, 0x7F	; 127
     c58:	0f 77       	andi	r16, 0x7F	; 127
     c5a:	dc 01       	movw	r26, r24
     c5c:	ed 91       	ld	r30, X+
     c5e:	fc 91       	ld	r31, X
     c60:	63 e0       	ldi	r22, 0x03	; 3
     c62:	70 e0       	ldi	r23, 0x00	; 0
     c64:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
     c66:	0f 91       	pop	r16
     c68:	08 95       	ret

00000c6a <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
     c6a:	0f 93       	push	r16
     c6c:	34 2f       	mov	r19, r20
     c6e:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
     c70:	46 2f       	mov	r20, r22
     c72:	4f 70       	andi	r20, 0x0F	; 15
     c74:	40 68       	ori	r20, 0x80	; 128
     c76:	23 2f       	mov	r18, r19
     c78:	2f 77       	andi	r18, 0x7F	; 127
     c7a:	0f 77       	andi	r16, 0x7F	; 127
     c7c:	dc 01       	movw	r26, r24
     c7e:	ed 91       	ld	r30, X+
     c80:	fc 91       	ld	r31, X
     c82:	63 e0       	ldi	r22, 0x03	; 3
     c84:	70 e0       	ldi	r23, 0x00	; 0
     c86:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
     c88:	0f 91       	pop	r16
     c8a:	08 95       	ret

00000c8c <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
     c8c:	0f 93       	push	r16
     c8e:	34 2f       	mov	r19, r20
     c90:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
     c92:	46 2f       	mov	r20, r22
     c94:	4f 70       	andi	r20, 0x0F	; 15
     c96:	40 6a       	ori	r20, 0xA0	; 160
     c98:	23 2f       	mov	r18, r19
     c9a:	2f 77       	andi	r18, 0x7F	; 127
     c9c:	0f 77       	andi	r16, 0x7F	; 127
     c9e:	dc 01       	movw	r26, r24
     ca0:	ed 91       	ld	r30, X+
     ca2:	fc 91       	ld	r31, X
     ca4:	63 e0       	ldi	r22, 0x03	; 3
     ca6:	70 e0       	ldi	r23, 0x00	; 0
     ca8:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
     caa:	0f 91       	pop	r16
     cac:	08 95       	ret

00000cae <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
     cae:	0f 93       	push	r16
     cb0:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
     cb2:	20 e2       	ldi	r18, 0x20	; 32
     cb4:	40 30       	cpi	r20, 0x00	; 0
     cb6:	52 07       	cpc	r21, r18
     cb8:	44 f4       	brge	.+16     	; 0xcca <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
     cba:	a0 ee       	ldi	r26, 0xE0	; 224
     cbc:	40 30       	cpi	r20, 0x00	; 0
     cbe:	5a 07       	cpc	r21, r26
     cc0:	3c f0       	brlt	.+14     	; 0xcd0 <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
     cc2:	8a 01       	movw	r16, r20
     cc4:	00 50       	subi	r16, 0x00	; 0
     cc6:	10 4e       	sbci	r17, 0xE0	; 224
     cc8:	05 c0       	rjmp	.+10     	; 0xcd4 <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
     cca:	0f ef       	ldi	r16, 0xFF	; 255
     ccc:	1f e3       	ldi	r17, 0x3F	; 63
     cce:	02 c0       	rjmp	.+4      	; 0xcd4 <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
     cd0:	00 e0       	ldi	r16, 0x00	; 0
     cd2:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
     cd4:	46 2f       	mov	r20, r22
     cd6:	4f 70       	andi	r20, 0x0F	; 15
     cd8:	40 6e       	ori	r20, 0xE0	; 224
     cda:	20 2f       	mov	r18, r16
     cdc:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
     cde:	00 0f       	add	r16, r16
     ce0:	01 2f       	mov	r16, r17
     ce2:	00 1f       	adc	r16, r16
     ce4:	11 0b       	sbc	r17, r17
     ce6:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
     ce8:	0f 77       	andi	r16, 0x7F	; 127
     cea:	dc 01       	movw	r26, r24
     cec:	ed 91       	ld	r30, X+
     cee:	fc 91       	ld	r31, X
     cf0:	63 e0       	ldi	r22, 0x03	; 3
     cf2:	70 e0       	ldi	r23, 0x00	; 0
     cf4:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
     cf6:	1f 91       	pop	r17
     cf8:	0f 91       	pop	r16
     cfa:	08 95       	ret

00000cfc <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
     cfc:	0f 93       	push	r16
     cfe:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
     d00:	46 2f       	mov	r20, r22
     d02:	4f 70       	andi	r20, 0x0F	; 15
     d04:	40 6c       	ori	r20, 0xC0	; 192
     d06:	2f 77       	andi	r18, 0x7F	; 127
     d08:	dc 01       	movw	r26, r24
     d0a:	ed 91       	ld	r30, X+
     d0c:	fc 91       	ld	r31, X
     d0e:	62 e0       	ldi	r22, 0x02	; 2
     d10:	70 e0       	ldi	r23, 0x00	; 0
     d12:	00 e0       	ldi	r16, 0x00	; 0
     d14:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
     d16:	0f 91       	pop	r16
     d18:	08 95       	ret

00000d1a <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
     d1a:	0f 93       	push	r16
     d1c:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
     d1e:	46 2f       	mov	r20, r22
     d20:	4f 70       	andi	r20, 0x0F	; 15
     d22:	40 6d       	ori	r20, 0xD0	; 208
     d24:	2f 77       	andi	r18, 0x7F	; 127
     d26:	dc 01       	movw	r26, r24
     d28:	ed 91       	ld	r30, X+
     d2a:	fc 91       	ld	r31, X
     d2c:	62 e0       	ldi	r22, 0x02	; 2
     d2e:	70 e0       	ldi	r23, 0x00	; 0
     d30:	00 e0       	ldi	r16, 0x00	; 0
     d32:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
     d34:	0f 91       	pop	r16
     d36:	08 95       	ret

00000d38 <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
     d38:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
     d3a:	dc 01       	movw	r26, r24
     d3c:	ed 91       	ld	r30, X+
     d3e:	fc 91       	ld	r31, X
     d40:	61 e0       	ldi	r22, 0x01	; 1
     d42:	70 e0       	ldi	r23, 0x00	; 0
     d44:	48 ef       	ldi	r20, 0xF8	; 248
     d46:	20 e0       	ldi	r18, 0x00	; 0
     d48:	00 e0       	ldi	r16, 0x00	; 0
     d4a:	09 95       	icall
}
     d4c:	0f 91       	pop	r16
     d4e:	08 95       	ret

00000d50 <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
     d50:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
     d52:	dc 01       	movw	r26, r24
     d54:	ed 91       	ld	r30, X+
     d56:	fc 91       	ld	r31, X
     d58:	61 e0       	ldi	r22, 0x01	; 1
     d5a:	70 e0       	ldi	r23, 0x00	; 0
     d5c:	49 ef       	ldi	r20, 0xF9	; 249
     d5e:	20 e0       	ldi	r18, 0x00	; 0
     d60:	00 e0       	ldi	r16, 0x00	; 0
     d62:	09 95       	icall
}
     d64:	0f 91       	pop	r16
     d66:	08 95       	ret

00000d68 <midi_send_start>:

void midi_send_start(MidiDevice * device){
     d68:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
     d6a:	dc 01       	movw	r26, r24
     d6c:	ed 91       	ld	r30, X+
     d6e:	fc 91       	ld	r31, X
     d70:	61 e0       	ldi	r22, 0x01	; 1
     d72:	70 e0       	ldi	r23, 0x00	; 0
     d74:	4a ef       	ldi	r20, 0xFA	; 250
     d76:	20 e0       	ldi	r18, 0x00	; 0
     d78:	00 e0       	ldi	r16, 0x00	; 0
     d7a:	09 95       	icall
}
     d7c:	0f 91       	pop	r16
     d7e:	08 95       	ret

00000d80 <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
     d80:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
     d82:	dc 01       	movw	r26, r24
     d84:	ed 91       	ld	r30, X+
     d86:	fc 91       	ld	r31, X
     d88:	61 e0       	ldi	r22, 0x01	; 1
     d8a:	70 e0       	ldi	r23, 0x00	; 0
     d8c:	4b ef       	ldi	r20, 0xFB	; 251
     d8e:	20 e0       	ldi	r18, 0x00	; 0
     d90:	00 e0       	ldi	r16, 0x00	; 0
     d92:	09 95       	icall
}
     d94:	0f 91       	pop	r16
     d96:	08 95       	ret

00000d98 <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
     d98:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
     d9a:	dc 01       	movw	r26, r24
     d9c:	ed 91       	ld	r30, X+
     d9e:	fc 91       	ld	r31, X
     da0:	61 e0       	ldi	r22, 0x01	; 1
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	4c ef       	ldi	r20, 0xFC	; 252
     da6:	20 e0       	ldi	r18, 0x00	; 0
     da8:	00 e0       	ldi	r16, 0x00	; 0
     daa:	09 95       	icall
}
     dac:	0f 91       	pop	r16
     dae:	08 95       	ret

00000db0 <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
     db0:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
     db2:	dc 01       	movw	r26, r24
     db4:	ed 91       	ld	r30, X+
     db6:	fc 91       	ld	r31, X
     db8:	61 e0       	ldi	r22, 0x01	; 1
     dba:	70 e0       	ldi	r23, 0x00	; 0
     dbc:	4e ef       	ldi	r20, 0xFE	; 254
     dbe:	20 e0       	ldi	r18, 0x00	; 0
     dc0:	00 e0       	ldi	r16, 0x00	; 0
     dc2:	09 95       	icall
}
     dc4:	0f 91       	pop	r16
     dc6:	08 95       	ret

00000dc8 <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
     dc8:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
     dca:	dc 01       	movw	r26, r24
     dcc:	ed 91       	ld	r30, X+
     dce:	fc 91       	ld	r31, X
     dd0:	61 e0       	ldi	r22, 0x01	; 1
     dd2:	70 e0       	ldi	r23, 0x00	; 0
     dd4:	4f ef       	ldi	r20, 0xFF	; 255
     dd6:	20 e0       	ldi	r18, 0x00	; 0
     dd8:	00 e0       	ldi	r16, 0x00	; 0
     dda:	09 95       	icall
}
     ddc:	0f 91       	pop	r16
     dde:	08 95       	ret

00000de0 <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
     de0:	0f 93       	push	r16
   device->send_func(device, 2,
     de2:	26 2f       	mov	r18, r22
     de4:	2f 77       	andi	r18, 0x7F	; 127
     de6:	dc 01       	movw	r26, r24
     de8:	ed 91       	ld	r30, X+
     dea:	fc 91       	ld	r31, X
     dec:	62 e0       	ldi	r22, 0x02	; 2
     dee:	70 e0       	ldi	r23, 0x00	; 0
     df0:	41 ef       	ldi	r20, 0xF1	; 241
     df2:	00 e0       	ldi	r16, 0x00	; 0
     df4:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
     df6:	0f 91       	pop	r16
     df8:	08 95       	ret

00000dfa <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
     dfa:	0f 93       	push	r16
     dfc:	1f 93       	push	r17
   device->send_func(device, 3,
     dfe:	26 2f       	mov	r18, r22
     e00:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
     e02:	8b 01       	movw	r16, r22
     e04:	00 0f       	add	r16, r16
     e06:	01 2f       	mov	r16, r17
     e08:	00 1f       	adc	r16, r16
     e0a:	11 0b       	sbc	r17, r17
     e0c:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
     e0e:	0f 77       	andi	r16, 0x7F	; 127
     e10:	dc 01       	movw	r26, r24
     e12:	ed 91       	ld	r30, X+
     e14:	fc 91       	ld	r31, X
     e16:	63 e0       	ldi	r22, 0x03	; 3
     e18:	70 e0       	ldi	r23, 0x00	; 0
     e1a:	42 ef       	ldi	r20, 0xF2	; 242
     e1c:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
     e1e:	1f 91       	pop	r17
     e20:	0f 91       	pop	r16
     e22:	08 95       	ret

00000e24 <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
     e24:	0f 93       	push	r16
   device->send_func(device, 2,
     e26:	26 2f       	mov	r18, r22
     e28:	2f 77       	andi	r18, 0x7F	; 127
     e2a:	dc 01       	movw	r26, r24
     e2c:	ed 91       	ld	r30, X+
     e2e:	fc 91       	ld	r31, X
     e30:	62 e0       	ldi	r22, 0x02	; 2
     e32:	70 e0       	ldi	r23, 0x00	; 0
     e34:	43 ef       	ldi	r20, 0xF3	; 243
     e36:	00 e0       	ldi	r16, 0x00	; 0
     e38:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
     e3a:	0f 91       	pop	r16
     e3c:	08 95       	ret

00000e3e <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
     e3e:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
     e40:	dc 01       	movw	r26, r24
     e42:	ed 91       	ld	r30, X+
     e44:	fc 91       	ld	r31, X
     e46:	61 e0       	ldi	r22, 0x01	; 1
     e48:	70 e0       	ldi	r23, 0x00	; 0
     e4a:	46 ef       	ldi	r20, 0xF6	; 246
     e4c:	20 e0       	ldi	r18, 0x00	; 0
     e4e:	00 e0       	ldi	r16, 0x00	; 0
     e50:	09 95       	icall
}
     e52:	0f 91       	pop	r16
     e54:	08 95       	ret

00000e56 <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
     e56:	0f 93       	push	r16
     e58:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
     e5a:	dc 01       	movw	r26, r24
     e5c:	ed 91       	ld	r30, X+
     e5e:	fc 91       	ld	r31, X
     e60:	61 e0       	ldi	r22, 0x01	; 1
     e62:	70 e0       	ldi	r23, 0x00	; 0
     e64:	20 e0       	ldi	r18, 0x00	; 0
     e66:	00 e0       	ldi	r16, 0x00	; 0
     e68:	09 95       	icall
}
     e6a:	0f 91       	pop	r16
     e6c:	08 95       	ret

00000e6e <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
     e6e:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
     e70:	dc 01       	movw	r26, r24
     e72:	ed 91       	ld	r30, X+
     e74:	fc 91       	ld	r31, X
     e76:	09 95       	icall
}
     e78:	0f 91       	pop	r16
     e7a:	08 95       	ret

00000e7c <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
     e7c:	6f 92       	push	r6
     e7e:	7f 92       	push	r7
     e80:	8f 92       	push	r8
     e82:	9f 92       	push	r9
     e84:	af 92       	push	r10
     e86:	bf 92       	push	r11
     e88:	cf 92       	push	r12
     e8a:	df 92       	push	r13
     e8c:	ef 92       	push	r14
     e8e:	ff 92       	push	r15
     e90:	0f 93       	push	r16
     e92:	1f 93       	push	r17
     e94:	cf 93       	push	r28
     e96:	df 93       	push	r29
     e98:	00 d0       	rcall	.+0      	; 0xe9a <midi_send_array+0x1e>
     e9a:	0f 92       	push	r0
     e9c:	cd b7       	in	r28, 0x3d	; 61
     e9e:	de b7       	in	r29, 0x3e	; 62
     ea0:	4c 01       	movw	r8, r24
     ea2:	6b 01       	movw	r12, r22
     ea4:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
     ea6:	61 15       	cp	r22, r1
     ea8:	71 05       	cpc	r23, r1
     eaa:	41 f1       	breq	.+80     	; 0xefc <midi_send_array+0x80>
     eac:	ee 24       	eor	r14, r14
     eae:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
     eb0:	0f 2e       	mov	r0, r31
     eb2:	f3 e0       	ldi	r31, 0x03	; 3
     eb4:	6f 2e       	mov	r6, r31
     eb6:	77 24       	eor	r7, r7
     eb8:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
     eba:	19 82       	std	Y+1, r1	; 0x01
     ebc:	1a 82       	std	Y+2, r1	; 0x02
     ebe:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
     ec0:	86 01       	movw	r16, r12
     ec2:	0e 19       	sub	r16, r14
     ec4:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
     ec6:	04 30       	cpi	r16, 0x04	; 4
     ec8:	11 05       	cpc	r17, r1
     eca:	08 f0       	brcs	.+2      	; 0xece <midi_send_array+0x52>
     ecc:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
     ece:	b5 01       	movw	r22, r10
     ed0:	6e 0d       	add	r22, r14
     ed2:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
     ed4:	ce 01       	movw	r24, r28
     ed6:	01 96       	adiw	r24, 0x01	; 1
     ed8:	40 2f       	mov	r20, r16
     eda:	51 2f       	mov	r21, r17
     edc:	0e 94 28 0c 	call	0x1850	; 0x1850 <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
     ee0:	c4 01       	movw	r24, r8
     ee2:	b8 01       	movw	r22, r16
     ee4:	49 81       	ldd	r20, Y+1	; 0x01
     ee6:	2a 81       	ldd	r18, Y+2	; 0x02
     ee8:	0b 81       	ldd	r16, Y+3	; 0x03
     eea:	0e 94 37 07 	call	0xe6e	; 0xe6e <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
     eee:	83 e0       	ldi	r24, 0x03	; 3
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	e8 0e       	add	r14, r24
     ef4:	f9 1e       	adc	r15, r25
     ef6:	ec 14       	cp	r14, r12
     ef8:	fd 04       	cpc	r15, r13
     efa:	f8 f2       	brcs	.-66     	; 0xeba <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
     efc:	0f 90       	pop	r0
     efe:	0f 90       	pop	r0
     f00:	0f 90       	pop	r0
     f02:	df 91       	pop	r29
     f04:	cf 91       	pop	r28
     f06:	1f 91       	pop	r17
     f08:	0f 91       	pop	r16
     f0a:	ff 90       	pop	r15
     f0c:	ef 90       	pop	r14
     f0e:	df 90       	pop	r13
     f10:	cf 90       	pop	r12
     f12:	bf 90       	pop	r11
     f14:	af 90       	pop	r10
     f16:	9f 90       	pop	r9
     f18:	8f 90       	pop	r8
     f1a:	7f 90       	pop	r7
     f1c:	6f 90       	pop	r6
     f1e:	08 95       	ret

00000f20 <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
     f20:	fc 01       	movw	r30, r24
     f22:	73 83       	std	Z+3, r23	; 0x03
     f24:	62 83       	std	Z+2, r22	; 0x02
}
     f26:	08 95       	ret

00000f28 <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
     f28:	fc 01       	movw	r30, r24
     f2a:	75 83       	std	Z+5, r23	; 0x05
     f2c:	64 83       	std	Z+4, r22	; 0x04
}
     f2e:	08 95       	ret

00000f30 <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
     f30:	fc 01       	movw	r30, r24
     f32:	77 83       	std	Z+7, r23	; 0x07
     f34:	66 83       	std	Z+6, r22	; 0x06
}
     f36:	08 95       	ret

00000f38 <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
     f38:	fc 01       	movw	r30, r24
     f3a:	71 87       	std	Z+9, r23	; 0x09
     f3c:	60 87       	std	Z+8, r22	; 0x08
}
     f3e:	08 95       	ret

00000f40 <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
     f40:	fc 01       	movw	r30, r24
     f42:	73 87       	std	Z+11, r23	; 0x0b
     f44:	62 87       	std	Z+10, r22	; 0x0a
}
     f46:	08 95       	ret

00000f48 <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
     f48:	fc 01       	movw	r30, r24
     f4a:	75 87       	std	Z+13, r23	; 0x0d
     f4c:	64 87       	std	Z+12, r22	; 0x0c
}
     f4e:	08 95       	ret

00000f50 <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
     f50:	fc 01       	movw	r30, r24
     f52:	77 87       	std	Z+15, r23	; 0x0f
     f54:	66 87       	std	Z+14, r22	; 0x0e
}
     f56:	08 95       	ret

00000f58 <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
     f58:	fc 01       	movw	r30, r24
     f5a:	71 8b       	std	Z+17, r23	; 0x11
     f5c:	60 8b       	std	Z+16, r22	; 0x10
}
     f5e:	08 95       	ret

00000f60 <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
     f60:	fc 01       	movw	r30, r24
     f62:	73 8b       	std	Z+19, r23	; 0x13
     f64:	62 8b       	std	Z+18, r22	; 0x12
}
     f66:	08 95       	ret

00000f68 <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
     f68:	fc 01       	movw	r30, r24
     f6a:	75 8b       	std	Z+21, r23	; 0x15
     f6c:	64 8b       	std	Z+20, r22	; 0x14
}
     f6e:	08 95       	ret

00000f70 <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
     f70:	fc 01       	movw	r30, r24
     f72:	77 8b       	std	Z+23, r23	; 0x17
     f74:	66 8b       	std	Z+22, r22	; 0x16
}
     f76:	08 95       	ret

00000f78 <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
     f78:	fc 01       	movw	r30, r24
     f7a:	71 8f       	std	Z+25, r23	; 0x19
     f7c:	60 8f       	std	Z+24, r22	; 0x18
}
     f7e:	08 95       	ret

00000f80 <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
     f80:	fc 01       	movw	r30, r24
     f82:	73 8f       	std	Z+27, r23	; 0x1b
     f84:	62 8f       	std	Z+26, r22	; 0x1a
}
     f86:	08 95       	ret

00000f88 <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
     f88:	fc 01       	movw	r30, r24
     f8a:	75 8f       	std	Z+29, r23	; 0x1d
     f8c:	64 8f       	std	Z+28, r22	; 0x1c
}
     f8e:	08 95       	ret

00000f90 <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
     f90:	fc 01       	movw	r30, r24
     f92:	77 8f       	std	Z+31, r23	; 0x1f
     f94:	66 8f       	std	Z+30, r22	; 0x1e
}
     f96:	08 95       	ret

00000f98 <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
     f98:	cf 93       	push	r28
     f9a:	df 93       	push	r29
     f9c:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
     f9e:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
     fa0:	1f a2       	lds	r17, 0x9f
     fa2:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
     fa4:	bc 01       	movw	r22, r24
     fa6:	68 5d       	subi	r22, 0xD8	; 216
     fa8:	7f 4f       	sbci	r23, 0xFF	; 255
     faa:	88 51       	subi	r24, 0x18	; 24
     fac:	9f 4f       	sbci	r25, 0xFF	; 255
     fae:	40 ec       	ldi	r20, 0xC0	; 192
     fb0:	0e 94 46 05 	call	0xa8c	; 0xa8c <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
     fb4:	1b 82       	std	Y+3, r1	; 0x03
     fb6:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
     fb8:	1d 82       	std	Y+5, r1	; 0x05
     fba:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
     fbc:	1f 82       	std	Y+7, r1	; 0x07
     fbe:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
     fc0:	19 86       	std	Y+9, r1	; 0x09
     fc2:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
     fc4:	1b 86       	std	Y+11, r1	; 0x0b
     fc6:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
     fc8:	1d 86       	std	Y+13, r1	; 0x0d
     fca:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
     fcc:	1f 86       	std	Y+15, r1	; 0x0f
     fce:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
     fd0:	19 8a       	std	Y+17, r1	; 0x11
     fd2:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
     fd4:	1b 8a       	std	Y+19, r1	; 0x13
     fd6:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
     fd8:	1d 8a       	std	Y+21, r1	; 0x15
     fda:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
     fdc:	1f 8a       	std	Y+23, r1	; 0x17
     fde:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
     fe0:	19 8e       	std	Y+25, r1	; 0x19
     fe2:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
     fe4:	1b 8e       	std	Y+27, r1	; 0x1b
     fe6:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
     fe8:	1d 8e       	std	Y+29, r1	; 0x1d
     fea:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
     fec:	1f 8e       	std	Y+31, r1	; 0x1f
     fee:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
     ff0:	19 a2       	lds	r17, 0x99
     ff2:	18 a2       	lds	r17, 0x98
}
     ff4:	df 91       	pop	r29
     ff6:	cf 91       	pop	r28
     ff8:	08 95       	ret

00000ffa <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
     ffa:	ef 92       	push	r14
     ffc:	ff 92       	push	r15
     ffe:	0f 93       	push	r16
    1000:	1f 93       	push	r17
    1002:	cf 93       	push	r28
    1004:	df 93       	push	r29
    1006:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    1008:	66 23       	and	r22, r22
    100a:	99 f0       	breq	.+38     	; 0x1032 <midi_device_input+0x38>
    100c:	04 2f       	mov	r16, r20
    100e:	15 2f       	mov	r17, r21
    1010:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    1012:	0f 2e       	mov	r0, r31
    1014:	f8 ee       	ldi	r31, 0xE8	; 232
    1016:	ef 2e       	mov	r14, r31
    1018:	ff 24       	eor	r15, r15
    101a:	f0 2d       	mov	r31, r0
    101c:	e8 0e       	add	r14, r24
    101e:	f9 1e       	adc	r15, r25
    1020:	f8 01       	movw	r30, r16
    1022:	61 91       	ld	r22, Z+
    1024:	8f 01       	movw	r16, r30
    1026:	c7 01       	movw	r24, r14
    1028:	0e 94 4d 05 	call	0xa9a	; 0xa9a <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    102c:	cf 5f       	subi	r28, 0xFF	; 255
    102e:	cd 17       	cp	r28, r29
    1030:	b9 f7       	brne	.-18     	; 0x1020 <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    1032:	df 91       	pop	r29
    1034:	cf 91       	pop	r28
    1036:	1f 91       	pop	r17
    1038:	0f 91       	pop	r16
    103a:	ff 90       	pop	r15
    103c:	ef 90       	pop	r14
    103e:	08 95       	ret

00001040 <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    1040:	fc 01       	movw	r30, r24
    1042:	71 83       	std	Z+1, r23	; 0x01
    1044:	60 83       	st	Z, r22
}
    1046:	08 95       	ret

00001048 <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    1048:	fc 01       	movw	r30, r24
    104a:	71 a3       	lds	r23, 0x51
    104c:	60 a3       	lds	r22, 0x50
}
    104e:	08 95       	ret

00001050 <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    1050:	af 92       	push	r10
    1052:	bf 92       	push	r11
    1054:	cf 92       	push	r12
    1056:	df 92       	push	r13
    1058:	ef 92       	push	r14
    105a:	ff 92       	push	r15
    105c:	0f 93       	push	r16
    105e:	1f 93       	push	r17
    1060:	cf 93       	push	r28
    1062:	df 93       	push	r29
    1064:	00 d0       	rcall	.+0      	; 0x1066 <midi_input_callbacks+0x16>
    1066:	0f 92       	push	r0
    1068:	cd b7       	in	r28, 0x3d	; 61
    106a:	de b7       	in	r29, 0x3e	; 62
    106c:	6c 01       	movw	r12, r24
    106e:	5b 01       	movw	r10, r22
    1070:	f4 2e       	mov	r15, r20
    1072:	e2 2e       	mov	r14, r18
    1074:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    1076:	dc 01       	movw	r26, r24
    1078:	95 96       	adiw	r26, 0x25	; 37
    107a:	8c 91       	ld	r24, X
    107c:	95 97       	sbiw	r26, 0x25	; 37
    107e:	84 30       	cpi	r24, 0x04	; 4
    1080:	e9 f4       	brne	.+58     	; 0x10bc <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    1082:	5a 96       	adiw	r26, 0x1a	; 26
    1084:	ed 91       	ld	r30, X+
    1086:	fc 91       	ld	r31, X
    1088:	5b 97       	sbiw	r26, 0x1b	; 27
    108a:	30 97       	sbiw	r30, 0x00	; 0
    108c:	09 f4       	brne	.+2      	; 0x1090 <midi_input_callbacks+0x40>
    108e:	ee c0       	rjmp	.+476    	; 0x126c <__stack+0x16d>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    1090:	cb 01       	movw	r24, r22
    1092:	01 97       	sbiw	r24, 0x01	; 1
    1094:	63 e0       	ldi	r22, 0x03	; 3
    1096:	70 e0       	ldi	r23, 0x00	; 0
    1098:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
    109c:	cb 01       	movw	r24, r22
    109e:	88 0f       	add	r24, r24
    10a0:	99 1f       	adc	r25, r25
    10a2:	68 0f       	add	r22, r24
    10a4:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    10a6:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    10a8:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    10aa:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    10ac:	4a 2d       	mov	r20, r10
    10ae:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    10b0:	c6 01       	movw	r24, r12
    10b2:	9e 01       	movw	r18, r28
    10b4:	2f 5f       	subi	r18, 0xFF	; 255
    10b6:	3f 4f       	sbci	r19, 0xFF	; 255
    10b8:	09 95       	icall
    10ba:	c8 c0       	rjmp	.+400    	; 0x124c <__stack+0x14d>
      called = true;
    }
  } else {
    switch (cnt) {
    10bc:	62 30       	cpi	r22, 0x02	; 2
    10be:	71 05       	cpc	r23, r1
    10c0:	09 f4       	brne	.+2      	; 0x10c4 <midi_input_callbacks+0x74>
    10c2:	5f c0       	rjmp	.+190    	; 0x1182 <__stack+0x83>
    10c4:	63 30       	cpi	r22, 0x03	; 3
    10c6:	71 05       	cpc	r23, r1
    10c8:	29 f0       	breq	.+10     	; 0x10d4 <midi_input_callbacks+0x84>
    10ca:	61 30       	cpi	r22, 0x01	; 1
    10cc:	71 05       	cpc	r23, r1
    10ce:	09 f0       	breq	.+2      	; 0x10d2 <midi_input_callbacks+0x82>
    10d0:	b3 c0       	rjmp	.+358    	; 0x1238 <__stack+0x139>
    10d2:	99 c0       	rjmp	.+306    	; 0x1206 <__stack+0x107>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    10d4:	84 2f       	mov	r24, r20
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	80 7f       	andi	r24, 0xF0	; 240
    10da:	90 70       	andi	r25, 0x00	; 0
    10dc:	80 3a       	cpi	r24, 0xA0	; 160
    10de:	91 05       	cpc	r25, r1
    10e0:	29 f1       	breq	.+74     	; 0x112c <__stack+0x2d>
    10e2:	81 3a       	cpi	r24, 0xA1	; 161
    10e4:	91 05       	cpc	r25, r1
    10e6:	3c f4       	brge	.+14     	; 0x10f6 <midi_input_callbacks+0xa6>
    10e8:	80 38       	cpi	r24, 0x80	; 128
    10ea:	91 05       	cpc	r25, r1
    10ec:	c9 f0       	breq	.+50     	; 0x1120 <__stack+0x21>
    10ee:	80 39       	cpi	r24, 0x90	; 144
    10f0:	91 05       	cpc	r25, r1
    10f2:	91 f5       	brne	.+100    	; 0x1158 <__stack+0x59>
    10f4:	0f c0       	rjmp	.+30     	; 0x1114 <__stack+0x15>
    10f6:	80 3e       	cpi	r24, 0xE0	; 224
    10f8:	91 05       	cpc	r25, r1
    10fa:	f1 f0       	breq	.+60     	; 0x1138 <__stack+0x39>
    10fc:	80 3f       	cpi	r24, 0xF0	; 240
    10fe:	91 05       	cpc	r25, r1
    1100:	09 f1       	breq	.+66     	; 0x1144 <__stack+0x45>
    1102:	80 3b       	cpi	r24, 0xB0	; 176
    1104:	91 05       	cpc	r25, r1
    1106:	41 f5       	brne	.+80     	; 0x1158 <__stack+0x59>
            case MIDI_CC:
              func = device->input_cc_callback;
    1108:	d6 01       	movw	r26, r12
    110a:	12 96       	adiw	r26, 0x02	; 2
    110c:	ed 91       	ld	r30, X+
    110e:	fc 91       	ld	r31, X
    1110:	13 97       	sbiw	r26, 0x03	; 3
              break;
    1112:	24 c0       	rjmp	.+72     	; 0x115c <__stack+0x5d>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    1114:	d6 01       	movw	r26, r12
    1116:	14 96       	adiw	r26, 0x04	; 4
    1118:	ed 91       	ld	r30, X+
    111a:	fc 91       	ld	r31, X
    111c:	15 97       	sbiw	r26, 0x05	; 5
              break;
    111e:	1e c0       	rjmp	.+60     	; 0x115c <__stack+0x5d>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    1120:	d6 01       	movw	r26, r12
    1122:	16 96       	adiw	r26, 0x06	; 6
    1124:	ed 91       	ld	r30, X+
    1126:	fc 91       	ld	r31, X
    1128:	17 97       	sbiw	r26, 0x07	; 7
              break;
    112a:	18 c0       	rjmp	.+48     	; 0x115c <__stack+0x5d>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    112c:	d6 01       	movw	r26, r12
    112e:	18 96       	adiw	r26, 0x08	; 8
    1130:	ed 91       	ld	r30, X+
    1132:	fc 91       	ld	r31, X
    1134:	19 97       	sbiw	r26, 0x09	; 9
              break;
    1136:	12 c0       	rjmp	.+36     	; 0x115c <__stack+0x5d>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    1138:	d6 01       	movw	r26, r12
    113a:	1a 96       	adiw	r26, 0x0a	; 10
    113c:	ed 91       	ld	r30, X+
    113e:	fc 91       	ld	r31, X
    1140:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    1142:	0c c0       	rjmp	.+24     	; 0x115c <__stack+0x5d>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    1144:	b2 ef       	ldi	r27, 0xF2	; 242
    1146:	4b 17       	cp	r20, r27
    1148:	09 f0       	breq	.+2      	; 0x114c <__stack+0x4d>
    114a:	90 c0       	rjmp	.+288    	; 0x126c <__stack+0x16d>
                func = device->input_songposition_callback;
    114c:	d6 01       	movw	r26, r12
    114e:	1c 96       	adiw	r26, 0x0c	; 12
    1150:	ed 91       	ld	r30, X+
    1152:	fc 91       	ld	r31, X
    1154:	1d 97       	sbiw	r26, 0x0d	; 13
    1156:	02 c0       	rjmp	.+4      	; 0x115c <__stack+0x5d>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    1158:	e0 e0       	ldi	r30, 0x00	; 0
    115a:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    115c:	30 97       	sbiw	r30, 0x00	; 0
    115e:	09 f4       	brne	.+2      	; 0x1162 <__stack+0x63>
    1160:	85 c0       	rjmp	.+266    	; 0x126c <__stack+0x16d>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    1162:	b2 ef       	ldi	r27, 0xF2	; 242
    1164:	fb 16       	cp	r15, r27
    1166:	31 f4       	brne	.+12     	; 0x1174 <__stack+0x75>
              func(device, byte0, byte1, byte2);
    1168:	c6 01       	movw	r24, r12
    116a:	62 ef       	ldi	r22, 0xF2	; 242
    116c:	4e 2d       	mov	r20, r14
    116e:	21 2f       	mov	r18, r17
    1170:	09 95       	icall
    1172:	6c c0       	rjmp	.+216    	; 0x124c <__stack+0x14d>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    1174:	6f 2d       	mov	r22, r15
    1176:	6f 70       	andi	r22, 0x0F	; 15
    1178:	c6 01       	movw	r24, r12
    117a:	4e 2d       	mov	r20, r14
    117c:	21 2f       	mov	r18, r17
    117e:	09 95       	icall
    1180:	65 c0       	rjmp	.+202    	; 0x124c <__stack+0x14d>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1182:	84 2f       	mov	r24, r20
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	80 7f       	andi	r24, 0xF0	; 240
    1188:	90 70       	andi	r25, 0x00	; 0
    118a:	80 3d       	cpi	r24, 0xD0	; 208
    118c:	91 05       	cpc	r25, r1
    118e:	61 f0       	breq	.+24     	; 0x11a8 <__stack+0xa9>
    1190:	80 3f       	cpi	r24, 0xF0	; 240
    1192:	91 05       	cpc	r25, r1
    1194:	79 f0       	breq	.+30     	; 0x11b4 <__stack+0xb5>
    1196:	80 3c       	cpi	r24, 0xC0	; 192
    1198:	91 05       	cpc	r25, r1
    119a:	f9 f4       	brne	.+62     	; 0x11da <__stack+0xdb>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    119c:	d6 01       	movw	r26, r12
    119e:	1e 96       	adiw	r26, 0x0e	; 14
    11a0:	ed 91       	ld	r30, X+
    11a2:	fc 91       	ld	r31, X
    11a4:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    11a6:	1b c0       	rjmp	.+54     	; 0x11de <__stack+0xdf>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    11a8:	d6 01       	movw	r26, r12
    11aa:	50 96       	adiw	r26, 0x10	; 16
    11ac:	ed 91       	ld	r30, X+
    11ae:	fc 91       	ld	r31, X
    11b0:	51 97       	sbiw	r26, 0x11	; 17
              break;
    11b2:	15 c0       	rjmp	.+42     	; 0x11de <__stack+0xdf>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    11b4:	b3 ef       	ldi	r27, 0xF3	; 243
    11b6:	4b 17       	cp	r20, r27
    11b8:	31 f4       	brne	.+12     	; 0x11c6 <__stack+0xc7>
                func = device->input_songselect_callback;
    11ba:	d6 01       	movw	r26, r12
    11bc:	52 96       	adiw	r26, 0x12	; 18
    11be:	ed 91       	ld	r30, X+
    11c0:	fc 91       	ld	r31, X
    11c2:	53 97       	sbiw	r26, 0x13	; 19
    11c4:	0c c0       	rjmp	.+24     	; 0x11de <__stack+0xdf>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    11c6:	b1 ef       	ldi	r27, 0xF1	; 241
    11c8:	4b 17       	cp	r20, r27
    11ca:	09 f0       	breq	.+2      	; 0x11ce <__stack+0xcf>
    11cc:	4f c0       	rjmp	.+158    	; 0x126c <__stack+0x16d>
                func = device->input_tc_quarterframe_callback;
    11ce:	d6 01       	movw	r26, r12
    11d0:	54 96       	adiw	r26, 0x14	; 20
    11d2:	ed 91       	ld	r30, X+
    11d4:	fc 91       	ld	r31, X
    11d6:	55 97       	sbiw	r26, 0x15	; 21
    11d8:	02 c0       	rjmp	.+4      	; 0x11de <__stack+0xdf>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    11da:	e0 e0       	ldi	r30, 0x00	; 0
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    11de:	30 97       	sbiw	r30, 0x00	; 0
    11e0:	09 f4       	brne	.+2      	; 0x11e4 <__stack+0xe5>
    11e2:	44 c0       	rjmp	.+136    	; 0x126c <__stack+0x16d>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    11e4:	b3 ef       	ldi	r27, 0xF3	; 243
    11e6:	fb 16       	cp	r15, r27
    11e8:	19 f0       	breq	.+6      	; 0x11f0 <__stack+0xf1>
    11ea:	81 ef       	ldi	r24, 0xF1	; 241
    11ec:	f8 16       	cp	r15, r24
    11ee:	29 f4       	brne	.+10     	; 0x11fa <__stack+0xfb>
              func(device, byte0, byte1);
    11f0:	c6 01       	movw	r24, r12
    11f2:	6f 2d       	mov	r22, r15
    11f4:	4e 2d       	mov	r20, r14
    11f6:	09 95       	icall
    11f8:	29 c0       	rjmp	.+82     	; 0x124c <__stack+0x14d>
            else
              func(device, byte0 & 0x0F, byte1);
    11fa:	6f 2d       	mov	r22, r15
    11fc:	6f 70       	andi	r22, 0x0F	; 15
    11fe:	c6 01       	movw	r24, r12
    1200:	4e 2d       	mov	r20, r14
    1202:	09 95       	icall
    1204:	23 c0       	rjmp	.+70     	; 0x124c <__stack+0x14d>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    1206:	84 2f       	mov	r24, r20
    1208:	0e 94 c5 05 	call	0xb8a	; 0xb8a <midi_is_realtime>
    120c:	88 23       	and	r24, r24
    120e:	31 f0       	breq	.+12     	; 0x121c <__stack+0x11d>
            func = device->input_realtime_callback;
    1210:	d6 01       	movw	r26, r12
    1212:	56 96       	adiw	r26, 0x16	; 22
    1214:	ed 91       	ld	r30, X+
    1216:	fc 91       	ld	r31, X
    1218:	57 97       	sbiw	r26, 0x17	; 23
    121a:	08 c0       	rjmp	.+16     	; 0x122c <__stack+0x12d>
          else if (byte0 == MIDI_TUNEREQUEST)
    121c:	b6 ef       	ldi	r27, 0xF6	; 246
    121e:	fb 16       	cp	r15, r27
    1220:	29 f5       	brne	.+74     	; 0x126c <__stack+0x16d>
            func = device->input_tunerequest_callback;
    1222:	d6 01       	movw	r26, r12
    1224:	58 96       	adiw	r26, 0x18	; 24
    1226:	ed 91       	ld	r30, X+
    1228:	fc 91       	ld	r31, X
    122a:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    122c:	30 97       	sbiw	r30, 0x00	; 0
    122e:	f1 f0       	breq	.+60     	; 0x126c <__stack+0x16d>
            func(device, byte0);
    1230:	c6 01       	movw	r24, r12
    1232:	6f 2d       	mov	r22, r15
    1234:	09 95       	icall
    1236:	0a c0       	rjmp	.+20     	; 0x124c <__stack+0x14d>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    1238:	64 30       	cpi	r22, 0x04	; 4
    123a:	71 05       	cpc	r23, r1
    123c:	a8 f4       	brcc	.+42     	; 0x1268 <__stack+0x169>
    123e:	16 c0       	rjmp	.+44     	; 0x126c <__stack+0x16d>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    1240:	c6 01       	movw	r24, r12
    1242:	b5 01       	movw	r22, r10
    1244:	4f 2d       	mov	r20, r15
    1246:	2e 2d       	mov	r18, r14
    1248:	01 2f       	mov	r16, r17
    124a:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    124c:	d6 01       	movw	r26, r12
    124e:	5e 96       	adiw	r26, 0x1e	; 30
    1250:	ed 91       	ld	r30, X+
    1252:	fc 91       	ld	r31, X
    1254:	5f 97       	sbiw	r26, 0x1f	; 31
    1256:	30 97       	sbiw	r30, 0x00	; 0
    1258:	89 f0       	breq	.+34     	; 0x127c <__stack+0x17d>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    125a:	c6 01       	movw	r24, r12
    125c:	b5 01       	movw	r22, r10
    125e:	4f 2d       	mov	r20, r15
    1260:	2e 2d       	mov	r18, r14
    1262:	01 2f       	mov	r16, r17
    1264:	09 95       	icall
    1266:	0a c0       	rjmp	.+20     	; 0x127c <__stack+0x17d>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    1268:	aa 24       	eor	r10, r10
    126a:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    126c:	d6 01       	movw	r26, r12
    126e:	5c 96       	adiw	r26, 0x1c	; 28
    1270:	ed 91       	ld	r30, X+
    1272:	fc 91       	ld	r31, X
    1274:	5d 97       	sbiw	r26, 0x1d	; 29
    1276:	30 97       	sbiw	r30, 0x00	; 0
    1278:	19 f7       	brne	.-58     	; 0x1240 <__stack+0x141>
    127a:	e8 cf       	rjmp	.-48     	; 0x124c <__stack+0x14d>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    127c:	0f 90       	pop	r0
    127e:	0f 90       	pop	r0
    1280:	0f 90       	pop	r0
    1282:	df 91       	pop	r29
    1284:	cf 91       	pop	r28
    1286:	1f 91       	pop	r17
    1288:	0f 91       	pop	r16
    128a:	ff 90       	pop	r15
    128c:	ef 90       	pop	r14
    128e:	df 90       	pop	r13
    1290:	cf 90       	pop	r12
    1292:	bf 90       	pop	r11
    1294:	af 90       	pop	r10
    1296:	08 95       	ret

00001298 <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    1298:	ef 92       	push	r14
    129a:	ff 92       	push	r15
    129c:	0f 93       	push	r16
    129e:	cf 93       	push	r28
    12a0:	df 93       	push	r29
    12a2:	7c 01       	movw	r14, r24
    12a4:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    12a6:	86 2f       	mov	r24, r22
    12a8:	0e 94 c5 05 	call	0xb8a	; 0xb8a <midi_is_realtime>
    12ac:	88 23       	and	r24, r24
    12ae:	91 f0       	breq	.+36     	; 0x12d4 <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    12b0:	d7 01       	movw	r26, r14
    12b2:	95 96       	adiw	r26, 0x25	; 37
    12b4:	dc 91       	ld	r29, X
    12b6:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	95 96       	adiw	r26, 0x25	; 37
    12bc:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    12be:	c7 01       	movw	r24, r14
    12c0:	61 e0       	ldi	r22, 0x01	; 1
    12c2:	70 e0       	ldi	r23, 0x00	; 0
    12c4:	4c 2f       	mov	r20, r28
    12c6:	20 e0       	ldi	r18, 0x00	; 0
    12c8:	00 e0       	ldi	r16, 0x00	; 0
    12ca:	0e 94 28 08 	call	0x1050	; 0x1050 <midi_input_callbacks>
    device->input_state = state;
    12ce:	f7 01       	movw	r30, r14
    12d0:	d5 a3       	lds	r29, 0x55
    12d2:	b7 c0       	rjmp	.+366    	; 0x1442 <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    12d4:	8c 2f       	mov	r24, r28
    12d6:	0e 94 c1 05 	call	0xb82	; 0xb82 <midi_is_statusbyte>
    12da:	88 23       	and	r24, r24
    12dc:	09 f4       	brne	.+2      	; 0x12e0 <midi_process_byte+0x48>
    12de:	73 c0       	rjmp	.+230    	; 0x13c6 <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    12e0:	d7 01       	movw	r26, r14
    12e2:	95 96       	adiw	r26, 0x25	; 37
    12e4:	8c 91       	ld	r24, X
    12e6:	95 97       	sbiw	r26, 0x25	; 37
    12e8:	84 30       	cpi	r24, 0x04	; 4
    12ea:	49 f0       	breq	.+18     	; 0x12fe <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    12ec:	92 96       	adiw	r26, 0x22	; 34
    12ee:	cc 93       	st	X, r28
    12f0:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    12f2:	81 e0       	ldi	r24, 0x01	; 1
    12f4:	90 e0       	ldi	r25, 0x00	; 0
    12f6:	97 96       	adiw	r26, 0x27	; 39
    12f8:	9c 93       	st	X, r25
    12fa:	8e 93       	st	-X, r24
    12fc:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    12fe:	8c 2f       	mov	r24, r28
    1300:	0e 94 cb 05 	call	0xb96	; 0xb96 <midi_packet_length>
    1304:	81 30       	cpi	r24, 0x01	; 1
    1306:	41 f0       	breq	.+16     	; 0x1318 <midi_process_byte+0x80>
    1308:	81 30       	cpi	r24, 0x01	; 1
    130a:	00 f1       	brcs	.+64     	; 0x134c <midi_process_byte+0xb4>
    130c:	82 30       	cpi	r24, 0x02	; 2
    130e:	a1 f0       	breq	.+40     	; 0x1338 <midi_process_byte+0xa0>
    1310:	83 30       	cpi	r24, 0x03	; 3
    1312:	09 f0       	breq	.+2      	; 0x1316 <midi_process_byte+0x7e>
    1314:	4f c0       	rjmp	.+158    	; 0x13b4 <midi_process_byte+0x11c>
    1316:	14 c0       	rjmp	.+40     	; 0x1340 <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    1318:	81 e0       	ldi	r24, 0x01	; 1
    131a:	f7 01       	movw	r30, r14
    131c:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    131e:	c7 01       	movw	r24, r14
    1320:	61 e0       	ldi	r22, 0x01	; 1
    1322:	70 e0       	ldi	r23, 0x00	; 0
    1324:	4c 2f       	mov	r20, r28
    1326:	20 e0       	ldi	r18, 0x00	; 0
    1328:	00 e0       	ldi	r16, 0x00	; 0
    132a:	0e 94 28 08 	call	0x1050	; 0x1050 <midi_input_callbacks>
        device->input_state = IDLE;
    132e:	d7 01       	movw	r26, r14
    1330:	95 96       	adiw	r26, 0x25	; 37
    1332:	1c 92       	st	X, r1
    1334:	95 97       	sbiw	r26, 0x25	; 37
        break;
    1336:	85 c0       	rjmp	.+266    	; 0x1442 <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    1338:	82 e0       	ldi	r24, 0x02	; 2
    133a:	f7 01       	movw	r30, r14
    133c:	85 a3       	lds	r24, 0x55
        break;
    133e:	81 c0       	rjmp	.+258    	; 0x1442 <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    1340:	83 e0       	ldi	r24, 0x03	; 3
    1342:	d7 01       	movw	r26, r14
    1344:	95 96       	adiw	r26, 0x25	; 37
    1346:	8c 93       	st	X, r24
    1348:	95 97       	sbiw	r26, 0x25	; 37
        break;
    134a:	7b c0       	rjmp	.+246    	; 0x1442 <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    134c:	c0 3f       	cpi	r28, 0xF0	; 240
    134e:	19 f0       	breq	.+6      	; 0x1356 <midi_process_byte+0xbe>
    1350:	c7 3f       	cpi	r28, 0xF7	; 247
    1352:	59 f5       	brne	.+86     	; 0x13aa <midi_process_byte+0x112>
    1354:	0a c0       	rjmp	.+20     	; 0x136a <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    1356:	84 e0       	ldi	r24, 0x04	; 4
    1358:	f7 01       	movw	r30, r14
    135a:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    135c:	80 ef       	ldi	r24, 0xF0	; 240
    135e:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    1360:	81 e0       	ldi	r24, 0x01	; 1
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	97 a3       	lds	r25, 0x57
    1366:	86 a3       	lds	r24, 0x56
            break;
    1368:	6c c0       	rjmp	.+216    	; 0x1442 <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    136a:	d7 01       	movw	r26, r14
    136c:	96 96       	adiw	r26, 0x26	; 38
    136e:	2d 91       	ld	r18, X+
    1370:	3c 91       	ld	r19, X
    1372:	97 97       	sbiw	r26, 0x27	; 39
    1374:	c9 01       	movw	r24, r18
    1376:	63 e0       	ldi	r22, 0x03	; 3
    1378:	70 e0       	ldi	r23, 0x00	; 0
    137a:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
    137e:	f7 01       	movw	r30, r14
    1380:	e8 0f       	add	r30, r24
    1382:	f9 1f       	adc	r31, r25
    1384:	87 ef       	ldi	r24, 0xF7	; 247
    1386:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    1388:	b9 01       	movw	r22, r18
    138a:	6f 5f       	subi	r22, 0xFF	; 255
    138c:	7f 4f       	sbci	r23, 0xFF	; 255
    138e:	f7 01       	movw	r30, r14
    1390:	77 a3       	lds	r23, 0x57
    1392:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    1394:	c7 01       	movw	r24, r14
    1396:	42 a1       	lds	r20, 0x42
    1398:	23 a1       	lds	r18, 0x43
    139a:	04 a1       	lds	r16, 0x44
    139c:	0e 94 28 08 	call	0x1050	; 0x1050 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    13a0:	d7 01       	movw	r26, r14
    13a2:	95 96       	adiw	r26, 0x25	; 37
    13a4:	1c 92       	st	X, r1
    13a6:	95 97       	sbiw	r26, 0x25	; 37
            break;
    13a8:	4c c0       	rjmp	.+152    	; 0x1442 <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    13aa:	f7 01       	movw	r30, r14
    13ac:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    13ae:	17 a2       	lds	r17, 0x97
    13b0:	16 a2       	lds	r17, 0x96
    13b2:	47 c0       	rjmp	.+142    	; 0x1442 <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    13b4:	d7 01       	movw	r26, r14
    13b6:	95 96       	adiw	r26, 0x25	; 37
    13b8:	1c 92       	st	X, r1
    13ba:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    13bc:	97 96       	adiw	r26, 0x27	; 39
    13be:	1c 92       	st	X, r1
    13c0:	1e 92       	st	-X, r1
    13c2:	96 97       	sbiw	r26, 0x26	; 38
        break;
    13c4:	3e c0       	rjmp	.+124    	; 0x1442 <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    13c6:	f7 01       	movw	r30, r14
    13c8:	25 a1       	lds	r18, 0x45
    13ca:	22 23       	and	r18, r18
    13cc:	d1 f1       	breq	.+116    	; 0x1442 <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    13ce:	06 a0       	lds	r16, 0x86
    13d0:	f7 a1       	lds	r31, 0x47
    13d2:	e0 2d       	mov	r30, r0
    13d4:	cf 01       	movw	r24, r30
    13d6:	63 e0       	ldi	r22, 0x03	; 3
    13d8:	70 e0       	ldi	r23, 0x00	; 0
    13da:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
    13de:	ac 01       	movw	r20, r24
    13e0:	8e 0d       	add	r24, r14
    13e2:	9f 1d       	adc	r25, r15
    13e4:	dc 01       	movw	r26, r24
    13e6:	92 96       	adiw	r26, 0x22	; 34
    13e8:	cc 93       	st	X, r28
    13ea:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    13ec:	bf 01       	movw	r22, r30
    13ee:	6f 5f       	subi	r22, 0xFF	; 255
    13f0:	7f 4f       	sbci	r23, 0xFF	; 255
    13f2:	f7 01       	movw	r30, r14
    13f4:	77 a3       	lds	r23, 0x57
    13f6:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    13f8:	41 30       	cpi	r20, 0x01	; 1
    13fa:	51 05       	cpc	r21, r1
    13fc:	91 f0       	breq	.+36     	; 0x1422 <midi_process_byte+0x18a>
    13fe:	42 30       	cpi	r20, 0x02	; 2
    1400:	51 05       	cpc	r21, r1
    1402:	f9 f4       	brne	.+62     	; 0x1442 <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    1404:	c7 01       	movw	r24, r14
    1406:	42 a1       	lds	r20, 0x42
    1408:	23 a1       	lds	r18, 0x43
    140a:	04 a1       	lds	r16, 0x44
    140c:	0e 94 28 08 	call	0x1050	; 0x1050 <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    1410:	f7 01       	movw	r30, r14
    1412:	85 a1       	lds	r24, 0x45
    1414:	84 30       	cpi	r24, 0x04	; 4
    1416:	a9 f0       	breq	.+42     	; 0x1442 <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    1418:	81 e0       	ldi	r24, 0x01	; 1
    141a:	90 e0       	ldi	r25, 0x00	; 0
    141c:	97 a3       	lds	r25, 0x57
    141e:	86 a3       	lds	r24, 0x56
    1420:	10 c0       	rjmp	.+32     	; 0x1442 <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    1422:	22 30       	cpi	r18, 0x02	; 2
    1424:	71 f4       	brne	.+28     	; 0x1442 <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    1426:	c7 01       	movw	r24, r14
    1428:	42 a1       	lds	r20, 0x42
    142a:	23 a1       	lds	r18, 0x43
    142c:	00 e0       	ldi	r16, 0x00	; 0
    142e:	0e 94 28 08 	call	0x1050	; 0x1050 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    1432:	f7 01       	movw	r30, r14
    1434:	85 a1       	lds	r24, 0x45
    1436:	84 30       	cpi	r24, 0x04	; 4
    1438:	21 f0       	breq	.+8      	; 0x1442 <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	97 a3       	lds	r25, 0x57
    1440:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    1442:	df 91       	pop	r29
    1444:	cf 91       	pop	r28
    1446:	0f 91       	pop	r16
    1448:	ff 90       	pop	r15
    144a:	ef 90       	pop	r14
    144c:	08 95       	ret

0000144e <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    144e:	cf 92       	push	r12
    1450:	df 92       	push	r13
    1452:	ef 92       	push	r14
    1454:	ff 92       	push	r15
    1456:	0f 93       	push	r16
    1458:	1f 93       	push	r17
    145a:	cf 93       	push	r28
    145c:	df 93       	push	r29
    145e:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    1460:	dc 01       	movw	r26, r24
    1462:	90 96       	adiw	r26, 0x20	; 32
    1464:	ed 91       	ld	r30, X+
    1466:	fc 91       	ld	r31, X
    1468:	91 97       	sbiw	r26, 0x21	; 33
    146a:	30 97       	sbiw	r30, 0x00	; 0
    146c:	09 f0       	breq	.+2      	; 0x1470 <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    146e:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    1470:	0f 2e       	mov	r0, r31
    1472:	f8 ee       	ldi	r31, 0xE8	; 232
    1474:	ef 2e       	mov	r14, r31
    1476:	ff 24       	eor	r15, r15
    1478:	f0 2d       	mov	r31, r0
    147a:	ec 0c       	add	r14, r12
    147c:	fd 1c       	adc	r15, r13
    147e:	c7 01       	movw	r24, r14
    1480:	0e 94 7c 05 	call	0xaf8	; 0xaf8 <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1484:	c8 2f       	mov	r28, r24
    1486:	d0 e0       	ldi	r29, 0x00	; 0
    1488:	20 97       	sbiw	r28, 0x00	; 0
    148a:	99 f0       	breq	.+38     	; 0x14b2 <midi_device_process+0x64>
    148c:	00 e0       	ldi	r16, 0x00	; 0
    148e:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    1490:	c7 01       	movw	r24, r14
    1492:	60 e0       	ldi	r22, 0x00	; 0
    1494:	0e 94 91 05 	call	0xb22	; 0xb22 <bytequeue_get>
    1498:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    149a:	c6 01       	movw	r24, r12
    149c:	0e 94 4c 09 	call	0x1298	; 0x1298 <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    14a0:	c7 01       	movw	r24, r14
    14a2:	61 e0       	ldi	r22, 0x01	; 1
    14a4:	0e 94 a2 05 	call	0xb44	; 0xb44 <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    14a8:	0f 5f       	subi	r16, 0xFF	; 255
    14aa:	1f 4f       	sbci	r17, 0xFF	; 255
    14ac:	0c 17       	cp	r16, r28
    14ae:	1d 07       	cpc	r17, r29
    14b0:	78 f3       	brcs	.-34     	; 0x1490 <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    14b2:	df 91       	pop	r29
    14b4:	cf 91       	pop	r28
    14b6:	1f 91       	pop	r17
    14b8:	0f 91       	pop	r16
    14ba:	ff 90       	pop	r15
    14bc:	ef 90       	pop	r14
    14be:	df 90       	pop	r13
    14c0:	cf 90       	pop	r12
    14c2:	08 95       	ret

000014c4 <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    14c4:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    14c6:	67 e0       	ldi	r22, 0x07	; 7
    14c8:	70 e0       	ldi	r23, 0x00	; 0
    14ca:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
    14ce:	48 2f       	mov	r20, r24
   if (remainder)
    14d0:	88 23       	and	r24, r24
    14d2:	81 f0       	breq	.+32     	; 0x14f4 <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    14d4:	c9 01       	movw	r24, r18
    14d6:	67 e0       	ldi	r22, 0x07	; 7
    14d8:	70 e0       	ldi	r23, 0x00	; 0
    14da:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
    14de:	cb 01       	movw	r24, r22
    14e0:	88 0f       	add	r24, r24
    14e2:	99 1f       	adc	r25, r25
    14e4:	88 0f       	add	r24, r24
    14e6:	99 1f       	adc	r25, r25
    14e8:	88 0f       	add	r24, r24
    14ea:	99 1f       	adc	r25, r25
    14ec:	01 96       	adiw	r24, 0x01	; 1
    14ee:	84 0f       	add	r24, r20
    14f0:	91 1d       	adc	r25, r1
    14f2:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    14f4:	c9 01       	movw	r24, r18
    14f6:	67 e0       	ldi	r22, 0x07	; 7
    14f8:	70 e0       	ldi	r23, 0x00	; 0
    14fa:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
    14fe:	cb 01       	movw	r24, r22
    1500:	88 0f       	add	r24, r24
    1502:	99 1f       	adc	r25, r25
    1504:	88 0f       	add	r24, r24
    1506:	99 1f       	adc	r25, r25
    1508:	88 0f       	add	r24, r24
    150a:	99 1f       	adc	r25, r25
}
    150c:	08 95       	ret

0000150e <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    150e:	48 2f       	mov	r20, r24
    1510:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    1512:	a1 f0       	breq	.+40     	; 0x153c <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    1514:	9c 01       	movw	r18, r24
    1516:	36 95       	lsr	r19
    1518:	27 95       	ror	r18
    151a:	36 95       	lsr	r19
    151c:	27 95       	ror	r18
    151e:	36 95       	lsr	r19
    1520:	27 95       	ror	r18
    1522:	c9 01       	movw	r24, r18
    1524:	88 0f       	add	r24, r24
    1526:	99 1f       	adc	r25, r25
    1528:	88 0f       	add	r24, r24
    152a:	99 1f       	adc	r25, r25
    152c:	88 0f       	add	r24, r24
    152e:	99 1f       	adc	r25, r25
    1530:	82 1b       	sub	r24, r18
    1532:	93 0b       	sbc	r25, r19
    1534:	01 97       	sbiw	r24, 0x01	; 1
    1536:	84 0f       	add	r24, r20
    1538:	91 1d       	adc	r25, r1
    153a:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    153c:	9c 01       	movw	r18, r24
    153e:	36 95       	lsr	r19
    1540:	27 95       	ror	r18
    1542:	36 95       	lsr	r19
    1544:	27 95       	ror	r18
    1546:	36 95       	lsr	r19
    1548:	27 95       	ror	r18
    154a:	c9 01       	movw	r24, r18
    154c:	88 0f       	add	r24, r24
    154e:	99 1f       	adc	r25, r25
    1550:	88 0f       	add	r24, r24
    1552:	99 1f       	adc	r25, r25
    1554:	88 0f       	add	r24, r24
    1556:	99 1f       	adc	r25, r25
    1558:	82 1b       	sub	r24, r18
    155a:	93 0b       	sbc	r25, r19
}
    155c:	08 95       	ret

0000155e <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    155e:	2f 92       	push	r2
    1560:	3f 92       	push	r3
    1562:	4f 92       	push	r4
    1564:	5f 92       	push	r5
    1566:	6f 92       	push	r6
    1568:	7f 92       	push	r7
    156a:	8f 92       	push	r8
    156c:	9f 92       	push	r9
    156e:	af 92       	push	r10
    1570:	bf 92       	push	r11
    1572:	cf 92       	push	r12
    1574:	df 92       	push	r13
    1576:	ef 92       	push	r14
    1578:	ff 92       	push	r15
    157a:	0f 93       	push	r16
    157c:	1f 93       	push	r17
    157e:	cf 93       	push	r28
    1580:	df 93       	push	r29
    1582:	00 d0       	rcall	.+0      	; 0x1584 <sysex_encode+0x26>
    1584:	00 d0       	rcall	.+0      	; 0x1586 <sysex_encode+0x28>
    1586:	00 d0       	rcall	.+0      	; 0x1588 <sysex_encode+0x2a>
    1588:	cd b7       	in	r28, 0x3d	; 61
    158a:	de b7       	in	r29, 0x3e	; 62
    158c:	1c 01       	movw	r2, r24
    158e:	7a 83       	std	Y+2, r23	; 0x02
    1590:	69 83       	std	Y+1, r22	; 0x01
    1592:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    1594:	ca 01       	movw	r24, r20
    1596:	67 e0       	ldi	r22, 0x07	; 7
    1598:	70 e0       	ldi	r23, 0x00	; 0
    159a:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
    159e:	2b 01       	movw	r4, r22
    15a0:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    15a2:	61 15       	cp	r22, r1
    15a4:	71 05       	cpc	r23, r1
    15a6:	b1 f1       	breq	.+108    	; 0x1614 <sysex_encode+0xb6>
    15a8:	81 01       	movw	r16, r2
    15aa:	e9 80       	ldd	r14, Y+1	; 0x01
    15ac:	fa 80       	ldd	r15, Y+2	; 0x02
    15ae:	cc 24       	eor	r12, r12
    15b0:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    15b2:	88 24       	eor	r8, r8
    15b4:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    15b6:	1e 83       	std	Y+6, r17	; 0x06
    15b8:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    15ba:	f8 01       	movw	r30, r16
    15bc:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    15be:	fc 82       	std	Y+4, r15	; 0x04
    15c0:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    15c2:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    15c4:	ab 81       	ldd	r26, Y+3	; 0x03
    15c6:	bc 81       	ldd	r27, Y+4	; 0x04
    15c8:	2d 91       	ld	r18, X+
    15ca:	bc 83       	std	Y+4, r27	; 0x04
    15cc:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    15ce:	4f 5f       	subi	r20, 0xFF	; 255
    15d0:	5f 4f       	sbci	r21, 0xFF	; 255
    15d2:	82 2f       	mov	r24, r18
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	80 78       	andi	r24, 0x80	; 128
    15d8:	90 70       	andi	r25, 0x00	; 0
    15da:	bc 01       	movw	r22, r24
    15dc:	04 2e       	mov	r0, r20
    15de:	02 c0       	rjmp	.+4      	; 0x15e4 <sysex_encode+0x86>
    15e0:	75 95       	asr	r23
    15e2:	67 95       	ror	r22
    15e4:	0a 94       	dec	r0
    15e6:	e2 f7       	brpl	.-8      	; 0x15e0 <sysex_encode+0x82>
    15e8:	ad 81       	ldd	r26, Y+5	; 0x05
    15ea:	be 81       	ldd	r27, Y+6	; 0x06
    15ec:	8c 91       	ld	r24, X
    15ee:	86 2b       	or	r24, r22
    15f0:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    15f2:	2f 77       	andi	r18, 0x7F	; 127
    15f4:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    15f6:	47 30       	cpi	r20, 0x07	; 7
    15f8:	51 05       	cpc	r21, r1
    15fa:	21 f7       	brne	.-56     	; 0x15c4 <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    15fc:	08 94       	sec
    15fe:	c1 1c       	adc	r12, r1
    1600:	d1 1c       	adc	r13, r1
    1602:	08 5f       	subi	r16, 0xF8	; 248
    1604:	1f 4f       	sbci	r17, 0xFF	; 255
    1606:	e7 e0       	ldi	r30, 0x07	; 7
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	ee 0e       	add	r14, r30
    160c:	ff 1e       	adc	r15, r31
    160e:	ca 14       	cp	r12, r10
    1610:	db 04       	cpc	r13, r11
    1612:	89 f6       	brne	.-94     	; 0x15b6 <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    1614:	c3 01       	movw	r24, r6
    1616:	67 e0       	ldi	r22, 0x07	; 7
    1618:	70 e0       	ldi	r23, 0x00	; 0
    161a:	0e 94 01 0c 	call	0x1802	; 0x1802 <__udivmodhi4>
   if (remainder) {
    161e:	88 23       	and	r24, r24
    1620:	d9 f1       	breq	.+118    	; 0x1698 <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    1622:	82 01       	movw	r16, r4
    1624:	00 0f       	add	r16, r16
    1626:	11 1f       	adc	r17, r17
    1628:	00 0f       	add	r16, r16
    162a:	11 1f       	adc	r17, r17
    162c:	00 0f       	add	r16, r16
    162e:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    1630:	78 01       	movw	r14, r16
    1632:	e4 18       	sub	r14, r4
    1634:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    1636:	d1 01       	movw	r26, r2
    1638:	a0 0f       	add	r26, r16
    163a:	b1 1f       	adc	r27, r17
    163c:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    163e:	68 2f       	mov	r22, r24
    1640:	70 e0       	ldi	r23, 0x00	; 0
    1642:	61 15       	cp	r22, r1
    1644:	71 05       	cpc	r23, r1
    1646:	19 f1       	breq	.+70     	; 0x168e <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1648:	e9 81       	ldd	r30, Y+1	; 0x01
    164a:	fa 81       	ldd	r31, Y+2	; 0x02
    164c:	ee 0e       	add	r14, r30
    164e:	ff 1e       	adc	r15, r31
    1650:	c8 01       	movw	r24, r16
    1652:	01 96       	adiw	r24, 0x01	; 1
    1654:	28 0e       	add	r2, r24
    1656:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1658:	20 e0       	ldi	r18, 0x00	; 0
    165a:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    165c:	f7 01       	movw	r30, r14
    165e:	41 91       	ld	r20, Z+
    1660:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1662:	2f 5f       	subi	r18, 0xFF	; 255
    1664:	3f 4f       	sbci	r19, 0xFF	; 255
    1666:	84 2f       	mov	r24, r20
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	80 78       	andi	r24, 0x80	; 128
    166c:	90 70       	andi	r25, 0x00	; 0
    166e:	02 2e       	mov	r0, r18
    1670:	02 c0       	rjmp	.+4      	; 0x1676 <sysex_encode+0x118>
    1672:	95 95       	asr	r25
    1674:	87 95       	ror	r24
    1676:	0a 94       	dec	r0
    1678:	e2 f7       	brpl	.-8      	; 0x1672 <sysex_encode+0x114>
    167a:	9c 91       	ld	r25, X
    167c:	89 2b       	or	r24, r25
    167e:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1680:	4f 77       	andi	r20, 0x7F	; 127
    1682:	f1 01       	movw	r30, r2
    1684:	41 93       	st	Z+, r20
    1686:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1688:	26 17       	cp	r18, r22
    168a:	37 07       	cpc	r19, r23
    168c:	38 f3       	brcs	.-50     	; 0x165c <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    168e:	c8 01       	movw	r24, r16
    1690:	01 96       	adiw	r24, 0x01	; 1
    1692:	86 0f       	add	r24, r22
    1694:	97 1f       	adc	r25, r23
    1696:	07 c0       	rjmp	.+14     	; 0x16a6 <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    1698:	c2 01       	movw	r24, r4
    169a:	88 0f       	add	r24, r24
    169c:	99 1f       	adc	r25, r25
    169e:	88 0f       	add	r24, r24
    16a0:	99 1f       	adc	r25, r25
    16a2:	88 0f       	add	r24, r24
    16a4:	99 1f       	adc	r25, r25
   }
}
    16a6:	26 96       	adiw	r28, 0x06	; 6
    16a8:	0f b6       	in	r0, 0x3f	; 63
    16aa:	f8 94       	cli
    16ac:	de bf       	out	0x3e, r29	; 62
    16ae:	0f be       	out	0x3f, r0	; 63
    16b0:	cd bf       	out	0x3d, r28	; 61
    16b2:	df 91       	pop	r29
    16b4:	cf 91       	pop	r28
    16b6:	1f 91       	pop	r17
    16b8:	0f 91       	pop	r16
    16ba:	ff 90       	pop	r15
    16bc:	ef 90       	pop	r14
    16be:	df 90       	pop	r13
    16c0:	cf 90       	pop	r12
    16c2:	bf 90       	pop	r11
    16c4:	af 90       	pop	r10
    16c6:	9f 90       	pop	r9
    16c8:	8f 90       	pop	r8
    16ca:	7f 90       	pop	r7
    16cc:	6f 90       	pop	r6
    16ce:	5f 90       	pop	r5
    16d0:	4f 90       	pop	r4
    16d2:	3f 90       	pop	r3
    16d4:	2f 90       	pop	r2
    16d6:	08 95       	ret

000016d8 <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    16d8:	6f 92       	push	r6
    16da:	7f 92       	push	r7
    16dc:	8f 92       	push	r8
    16de:	9f 92       	push	r9
    16e0:	af 92       	push	r10
    16e2:	bf 92       	push	r11
    16e4:	cf 92       	push	r12
    16e6:	df 92       	push	r13
    16e8:	ef 92       	push	r14
    16ea:	ff 92       	push	r15
    16ec:	0f 93       	push	r16
    16ee:	1f 93       	push	r17
    16f0:	cf 93       	push	r28
    16f2:	df 93       	push	r29
    16f4:	3c 01       	movw	r6, r24
    16f6:	4b 01       	movw	r8, r22
    16f8:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    16fa:	42 30       	cpi	r20, 0x02	; 2
    16fc:	51 05       	cpc	r21, r1
    16fe:	08 f4       	brcc	.+2      	; 0x1702 <sysex_decode+0x2a>
    1700:	6f c0       	rjmp	.+222    	; 0x17e0 <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    1702:	7a 01       	movw	r14, r20
    1704:	f6 94       	lsr	r15
    1706:	e7 94       	ror	r14
    1708:	f6 94       	lsr	r15
    170a:	e7 94       	ror	r14
    170c:	f6 94       	lsr	r15
    170e:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    1710:	e1 14       	cp	r14, r1
    1712:	f1 04       	cpc	r15, r1
    1714:	29 f1       	breq	.+74     	; 0x1760 <sysex_decode+0x88>
    1716:	eb 01       	movw	r28, r22
    1718:	b3 01       	movw	r22, r6
    171a:	00 e0       	ldi	r16, 0x00	; 0
    171c:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    171e:	cc 24       	eor	r12, r12
    1720:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1722:	de 01       	movw	r26, r28
    1724:	11 96       	adiw	r26, 0x01	; 1
    1726:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    1728:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    172a:	2d 91       	ld	r18, X+
    172c:	2f 77       	andi	r18, 0x7F	; 127
    172e:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1730:	4f 5f       	subi	r20, 0xFF	; 255
    1732:	5f 4f       	sbci	r21, 0xFF	; 255
    1734:	88 81       	ld	r24, Y
    1736:	90 e0       	ldi	r25, 0x00	; 0
    1738:	04 2e       	mov	r0, r20
    173a:	02 c0       	rjmp	.+4      	; 0x1740 <sysex_decode+0x68>
    173c:	88 0f       	add	r24, r24
    173e:	99 1f       	adc	r25, r25
    1740:	0a 94       	dec	r0
    1742:	e2 f7       	brpl	.-8      	; 0x173c <sysex_decode+0x64>
    1744:	80 78       	andi	r24, 0x80	; 128
    1746:	28 2b       	or	r18, r24
    1748:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    174a:	47 30       	cpi	r20, 0x07	; 7
    174c:	51 05       	cpc	r21, r1
    174e:	69 f7       	brne	.-38     	; 0x172a <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    1750:	0f 5f       	subi	r16, 0xFF	; 255
    1752:	1f 4f       	sbci	r17, 0xFF	; 255
    1754:	28 96       	adiw	r28, 0x08	; 8
    1756:	69 5f       	subi	r22, 0xF9	; 249
    1758:	7f 4f       	sbci	r23, 0xFF	; 255
    175a:	0e 15       	cp	r16, r14
    175c:	1f 05       	cpc	r17, r15
    175e:	09 f7       	brne	.-62     	; 0x1722 <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    1760:	5a 2d       	mov	r21, r10
    1762:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    1764:	99 f1       	breq	.+102    	; 0x17cc <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    1766:	e7 01       	movw	r28, r14
    1768:	cc 0f       	add	r28, r28
    176a:	dd 1f       	adc	r29, r29
    176c:	cc 0f       	add	r28, r28
    176e:	dd 1f       	adc	r29, r29
    1770:	cc 0f       	add	r28, r28
    1772:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    1774:	8e 01       	movw	r16, r28
    1776:	0e 19       	sub	r16, r14
    1778:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    177a:	65 2f       	mov	r22, r21
    177c:	70 e0       	ldi	r23, 0x00	; 0
    177e:	61 50       	subi	r22, 0x01	; 1
    1780:	70 40       	sbci	r23, 0x00	; 0
    1782:	f9 f0       	breq	.+62     	; 0x17c2 <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1784:	ce 01       	movw	r24, r28
    1786:	01 96       	adiw	r24, 0x01	; 1
    1788:	d4 01       	movw	r26, r8
    178a:	a8 0f       	add	r26, r24
    178c:	b9 1f       	adc	r27, r25
    178e:	f3 01       	movw	r30, r6
    1790:	e0 0f       	add	r30, r16
    1792:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    1794:	20 e0       	ldi	r18, 0x00	; 0
    1796:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1798:	c8 0d       	add	r28, r8
    179a:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    179c:	4d 91       	ld	r20, X+
    179e:	4f 77       	andi	r20, 0x7F	; 127
    17a0:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    17a2:	2f 5f       	subi	r18, 0xFF	; 255
    17a4:	3f 4f       	sbci	r19, 0xFF	; 255
    17a6:	88 81       	ld	r24, Y
    17a8:	90 e0       	ldi	r25, 0x00	; 0
    17aa:	02 2e       	mov	r0, r18
    17ac:	02 c0       	rjmp	.+4      	; 0x17b2 <sysex_decode+0xda>
    17ae:	88 0f       	add	r24, r24
    17b0:	99 1f       	adc	r25, r25
    17b2:	0a 94       	dec	r0
    17b4:	e2 f7       	brpl	.-8      	; 0x17ae <sysex_decode+0xd6>
    17b6:	80 78       	andi	r24, 0x80	; 128
    17b8:	48 2b       	or	r20, r24
    17ba:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    17bc:	26 17       	cp	r18, r22
    17be:	37 07       	cpc	r19, r23
    17c0:	68 f3       	brcs	.-38     	; 0x179c <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    17c2:	c8 01       	movw	r24, r16
    17c4:	01 97       	sbiw	r24, 0x01	; 1
    17c6:	85 0f       	add	r24, r21
    17c8:	91 1d       	adc	r25, r1
    17ca:	0c c0       	rjmp	.+24     	; 0x17e4 <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    17cc:	c7 01       	movw	r24, r14
    17ce:	88 0f       	add	r24, r24
    17d0:	99 1f       	adc	r25, r25
    17d2:	88 0f       	add	r24, r24
    17d4:	99 1f       	adc	r25, r25
    17d6:	88 0f       	add	r24, r24
    17d8:	99 1f       	adc	r25, r25
    17da:	8e 19       	sub	r24, r14
    17dc:	9f 09       	sbc	r25, r15
    17de:	02 c0       	rjmp	.+4      	; 0x17e4 <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    17e0:	80 e0       	ldi	r24, 0x00	; 0
    17e2:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    17e4:	df 91       	pop	r29
    17e6:	cf 91       	pop	r28
    17e8:	1f 91       	pop	r17
    17ea:	0f 91       	pop	r16
    17ec:	ff 90       	pop	r15
    17ee:	ef 90       	pop	r14
    17f0:	df 90       	pop	r13
    17f2:	cf 90       	pop	r12
    17f4:	bf 90       	pop	r11
    17f6:	af 90       	pop	r10
    17f8:	9f 90       	pop	r9
    17fa:	8f 90       	pop	r8
    17fc:	7f 90       	pop	r7
    17fe:	6f 90       	pop	r6
    1800:	08 95       	ret

00001802 <__udivmodhi4>:
    1802:	aa 1b       	sub	r26, r26
    1804:	bb 1b       	sub	r27, r27
    1806:	51 e1       	ldi	r21, 0x11	; 17
    1808:	07 c0       	rjmp	.+14     	; 0x1818 <__udivmodhi4_ep>

0000180a <__udivmodhi4_loop>:
    180a:	aa 1f       	adc	r26, r26
    180c:	bb 1f       	adc	r27, r27
    180e:	a6 17       	cp	r26, r22
    1810:	b7 07       	cpc	r27, r23
    1812:	10 f0       	brcs	.+4      	; 0x1818 <__udivmodhi4_ep>
    1814:	a6 1b       	sub	r26, r22
    1816:	b7 0b       	sbc	r27, r23

00001818 <__udivmodhi4_ep>:
    1818:	88 1f       	adc	r24, r24
    181a:	99 1f       	adc	r25, r25
    181c:	5a 95       	dec	r21
    181e:	a9 f7       	brne	.-22     	; 0x180a <__udivmodhi4_loop>
    1820:	80 95       	com	r24
    1822:	90 95       	com	r25
    1824:	bc 01       	movw	r22, r24
    1826:	cd 01       	movw	r24, r26
    1828:	08 95       	ret

0000182a <__divmodhi4>:
    182a:	97 fb       	bst	r25, 7
    182c:	09 2e       	mov	r0, r25
    182e:	07 26       	eor	r0, r23
    1830:	0a d0       	rcall	.+20     	; 0x1846 <__divmodhi4_neg1>
    1832:	77 fd       	sbrc	r23, 7
    1834:	04 d0       	rcall	.+8      	; 0x183e <__divmodhi4_neg2>
    1836:	e5 df       	rcall	.-54     	; 0x1802 <__udivmodhi4>
    1838:	06 d0       	rcall	.+12     	; 0x1846 <__divmodhi4_neg1>
    183a:	00 20       	and	r0, r0
    183c:	1a f4       	brpl	.+6      	; 0x1844 <__divmodhi4_exit>

0000183e <__divmodhi4_neg2>:
    183e:	70 95       	com	r23
    1840:	61 95       	neg	r22
    1842:	7f 4f       	sbci	r23, 0xFF	; 255

00001844 <__divmodhi4_exit>:
    1844:	08 95       	ret

00001846 <__divmodhi4_neg1>:
    1846:	f6 f7       	brtc	.-4      	; 0x1844 <__divmodhi4_exit>
    1848:	90 95       	com	r25
    184a:	81 95       	neg	r24
    184c:	9f 4f       	sbci	r25, 0xFF	; 255
    184e:	08 95       	ret

00001850 <memcpy>:
    1850:	fb 01       	movw	r30, r22
    1852:	dc 01       	movw	r26, r24
    1854:	02 c0       	rjmp	.+4      	; 0x185a <memcpy+0xa>
    1856:	01 90       	ld	r0, Z+
    1858:	0d 92       	st	X+, r0
    185a:	41 50       	subi	r20, 0x01	; 1
    185c:	50 40       	sbci	r21, 0x00	; 0
    185e:	d8 f7       	brcc	.-10     	; 0x1856 <memcpy+0x6>
    1860:	08 95       	ret

00001862 <_exit>:
    1862:	f8 94       	cli

00001864 <__stop_program>:
    1864:	ff cf       	rjmp	.-2      	; 0x1864 <__stop_program>
