/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [16:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[30] ? in_data[54] : in_data[61];
  assign celloutsig_0_4z = in_data[65] ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_0_13z = celloutsig_0_2z[9] ? celloutsig_0_0z : in_data[4];
  assign celloutsig_1_19z = celloutsig_1_10z[2] ? celloutsig_1_17z : celloutsig_1_4z;
  assign celloutsig_1_4z = !(celloutsig_1_2z[3] ? celloutsig_1_2z[4] : celloutsig_1_0z);
  assign celloutsig_0_18z = !(celloutsig_0_10z ? celloutsig_0_16z : celloutsig_0_4z);
  assign celloutsig_0_22z = !(celloutsig_0_20z[1] ? celloutsig_0_17z : celloutsig_0_21z);
  assign celloutsig_0_21z = ~celloutsig_0_12z;
  assign celloutsig_0_24z = ~celloutsig_0_13z;
  assign celloutsig_0_29z = ~celloutsig_0_15z[0];
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z } / { 1'h1, celloutsig_1_8z[4:2], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_7z = { celloutsig_1_3z[12], celloutsig_1_1z, celloutsig_1_0z } === { in_data[112:111], celloutsig_1_4z };
  assign celloutsig_0_23z = { celloutsig_0_2z[19:17], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_17z } === in_data[62:56];
  assign celloutsig_1_17z = celloutsig_1_2z >= celloutsig_1_11z[6:2];
  assign celloutsig_1_18z = { celloutsig_1_11z[21:17], celloutsig_1_15z } >= { celloutsig_1_11z[18:8], celloutsig_1_4z };
  assign celloutsig_0_17z = celloutsig_0_9z[4:1] <= celloutsig_0_2z[16:13];
  assign celloutsig_0_8z = { in_data[68:66], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } && { in_data[93], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[85:68], celloutsig_0_7z } && { celloutsig_0_2z[19:17], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_3z = in_data[141:115] % { 1'h1, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_8z[11:7] % { 1'h1, celloutsig_1_8z[6:3] };
  assign celloutsig_0_19z = ~ celloutsig_0_2z[15:10];
  assign celloutsig_0_20z = ~ { celloutsig_0_9z[7:5], celloutsig_0_19z };
  assign celloutsig_0_14z = | { celloutsig_0_9z[6:4], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_2z[7] & celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[120] & in_data[119];
  assign celloutsig_0_7z = celloutsig_0_13z & celloutsig_0_4z;
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[31];
  assign celloutsig_0_6z = ~^ celloutsig_0_2z[8:4];
  assign celloutsig_1_8z = celloutsig_1_3z[26:9] << celloutsig_1_3z[19:2];
  assign celloutsig_0_9z = in_data[43:36] << { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_2z[15:11], celloutsig_0_14z } << { in_data[50:47], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[160:156] >> { in_data[131:128], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[30:12], celloutsig_0_0z } <<< { in_data[60:44], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_15z = celloutsig_1_13z[14:8] ~^ { celloutsig_1_13z[10:9], celloutsig_1_10z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | in_data[148]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_1z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_5z) | in_data[185]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_7z) | celloutsig_0_3z);
  assign celloutsig_0_16z = ~((celloutsig_0_3z & celloutsig_0_4z) | celloutsig_0_13z);
  assign celloutsig_0_27z = ~((celloutsig_0_12z & celloutsig_0_24z) | celloutsig_0_2z[18]);
  always_latch
    if (clkin_data[32]) celloutsig_0_44z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_44z = { celloutsig_0_25z[11], celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_25z = 17'h00000;
    else if (celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_19z[4], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_33z = ~((celloutsig_0_31z & celloutsig_0_24z) | (celloutsig_0_29z & celloutsig_0_16z));
  assign celloutsig_0_45z = ~((celloutsig_0_23z & celloutsig_0_23z) | (in_data[91] & celloutsig_0_7z));
  assign celloutsig_0_31z = ~((celloutsig_0_19z[2] & celloutsig_0_27z) | (celloutsig_0_3z & celloutsig_0_7z));
  assign { celloutsig_1_13z[7:3], celloutsig_1_13z[14:8], celloutsig_1_13z[2], celloutsig_1_13z[15] } = ~ { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, in_data[116] };
  assign celloutsig_1_13z[1:0] = { celloutsig_1_13z[2], celloutsig_1_13z[2] };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
