# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_bit.sv" \
"../../../../Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_packet.sv" \
"../../../../Axi_Can_Lite.srcs/sources_1/imports/RTL/can_top.sv" \
"../../../../Axi_Can_Lite.srcs/sources_1/imports/FPGA/fpga_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
