{
  "module_name": "regs-v5.h",
  "hash_id": "94725fb336ac9eefc1dc19530a0fdf2a6859b05be7b8a2798891b53103ce9c5d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/qce/regs-v5.h",
  "human_readable_source": " \n \n\n#ifndef _REGS_V5_H_\n#define _REGS_V5_H_\n\n#include <linux/bitops.h>\n\n#define REG_VERSION\t\t\t0x000\n#define REG_STATUS\t\t\t0x100\n#define REG_STATUS2\t\t\t0x104\n#define REG_ENGINES_AVAIL\t\t0x108\n#define REG_FIFO_SIZES\t\t\t0x10c\n#define REG_SEG_SIZE\t\t\t0x110\n#define REG_GOPROC\t\t\t0x120\n#define REG_ENCR_SEG_CFG\t\t0x200\n#define REG_ENCR_SEG_SIZE\t\t0x204\n#define REG_ENCR_SEG_START\t\t0x208\n#define REG_CNTR0_IV0\t\t\t0x20c\n#define REG_CNTR1_IV1\t\t\t0x210\n#define REG_CNTR2_IV2\t\t\t0x214\n#define REG_CNTR3_IV3\t\t\t0x218\n#define REG_CNTR_MASK\t\t\t0x21C\n#define REG_ENCR_CCM_INT_CNTR0\t\t0x220\n#define REG_ENCR_CCM_INT_CNTR1\t\t0x224\n#define REG_ENCR_CCM_INT_CNTR2\t\t0x228\n#define REG_ENCR_CCM_INT_CNTR3\t\t0x22c\n#define REG_ENCR_XTS_DU_SIZE\t\t0x230\n#define REG_CNTR_MASK2\t\t\t0x234\n#define REG_CNTR_MASK1\t\t\t0x238\n#define REG_CNTR_MASK0\t\t\t0x23c\n#define REG_AUTH_SEG_CFG\t\t0x300\n#define REG_AUTH_SEG_SIZE\t\t0x304\n#define REG_AUTH_SEG_START\t\t0x308\n#define REG_AUTH_IV0\t\t\t0x310\n#define REG_AUTH_IV1\t\t\t0x314\n#define REG_AUTH_IV2\t\t\t0x318\n#define REG_AUTH_IV3\t\t\t0x31c\n#define REG_AUTH_IV4\t\t\t0x320\n#define REG_AUTH_IV5\t\t\t0x324\n#define REG_AUTH_IV6\t\t\t0x328\n#define REG_AUTH_IV7\t\t\t0x32c\n#define REG_AUTH_IV8\t\t\t0x330\n#define REG_AUTH_IV9\t\t\t0x334\n#define REG_AUTH_IV10\t\t\t0x338\n#define REG_AUTH_IV11\t\t\t0x33c\n#define REG_AUTH_IV12\t\t\t0x340\n#define REG_AUTH_IV13\t\t\t0x344\n#define REG_AUTH_IV14\t\t\t0x348\n#define REG_AUTH_IV15\t\t\t0x34c\n#define REG_AUTH_INFO_NONCE0\t\t0x350\n#define REG_AUTH_INFO_NONCE1\t\t0x354\n#define REG_AUTH_INFO_NONCE2\t\t0x358\n#define REG_AUTH_INFO_NONCE3\t\t0x35c\n#define REG_AUTH_BYTECNT0\t\t0x390\n#define REG_AUTH_BYTECNT1\t\t0x394\n#define REG_AUTH_BYTECNT2\t\t0x398\n#define REG_AUTH_BYTECNT3\t\t0x39c\n#define REG_AUTH_EXP_MAC0\t\t0x3a0\n#define REG_AUTH_EXP_MAC1\t\t0x3a4\n#define REG_AUTH_EXP_MAC2\t\t0x3a8\n#define REG_AUTH_EXP_MAC3\t\t0x3ac\n#define REG_AUTH_EXP_MAC4\t\t0x3b0\n#define REG_AUTH_EXP_MAC5\t\t0x3b4\n#define REG_AUTH_EXP_MAC6\t\t0x3b8\n#define REG_AUTH_EXP_MAC7\t\t0x3bc\n#define REG_CONFIG\t\t\t0x400\n#define REG_GOPROC_QC_KEY\t\t0x1000\n#define REG_GOPROC_OEM_KEY\t\t0x2000\n#define REG_ENCR_KEY0\t\t\t0x3000\n#define REG_ENCR_KEY1\t\t\t0x3004\n#define REG_ENCR_KEY2\t\t\t0x3008\n#define REG_ENCR_KEY3\t\t\t0x300c\n#define REG_ENCR_KEY4\t\t\t0x3010\n#define REG_ENCR_KEY5\t\t\t0x3014\n#define REG_ENCR_KEY6\t\t\t0x3018\n#define REG_ENCR_KEY7\t\t\t0x301c\n#define REG_ENCR_XTS_KEY0\t\t0x3020\n#define REG_ENCR_XTS_KEY1\t\t0x3024\n#define REG_ENCR_XTS_KEY2\t\t0x3028\n#define REG_ENCR_XTS_KEY3\t\t0x302c\n#define REG_ENCR_XTS_KEY4\t\t0x3030\n#define REG_ENCR_XTS_KEY5\t\t0x3034\n#define REG_ENCR_XTS_KEY6\t\t0x3038\n#define REG_ENCR_XTS_KEY7\t\t0x303c\n#define REG_AUTH_KEY0\t\t\t0x3040\n#define REG_AUTH_KEY1\t\t\t0x3044\n#define REG_AUTH_KEY2\t\t\t0x3048\n#define REG_AUTH_KEY3\t\t\t0x304c\n#define REG_AUTH_KEY4\t\t\t0x3050\n#define REG_AUTH_KEY5\t\t\t0x3054\n#define REG_AUTH_KEY6\t\t\t0x3058\n#define REG_AUTH_KEY7\t\t\t0x305c\n#define REG_AUTH_KEY8\t\t\t0x3060\n#define REG_AUTH_KEY9\t\t\t0x3064\n#define REG_AUTH_KEY10\t\t\t0x3068\n#define REG_AUTH_KEY11\t\t\t0x306c\n#define REG_AUTH_KEY12\t\t\t0x3070\n#define REG_AUTH_KEY13\t\t\t0x3074\n#define REG_AUTH_KEY14\t\t\t0x3078\n#define REG_AUTH_KEY15\t\t\t0x307c\n\n \n#define CORE_STEP_REV_SHIFT\t\t0\n#define CORE_STEP_REV_MASK\t\tGENMASK(15, 0)\n#define CORE_MINOR_REV_SHIFT\t\t16\n#define CORE_MINOR_REV_MASK\t\tGENMASK(23, 16)\n#define CORE_MAJOR_REV_SHIFT\t\t24\n#define CORE_MAJOR_REV_MASK\t\tGENMASK(31, 24)\n\n \n#define MAC_FAILED_SHIFT\t\t31\n#define DOUT_SIZE_AVAIL_SHIFT\t\t26\n#define DOUT_SIZE_AVAIL_MASK\t\tGENMASK(30, 26)\n#define DIN_SIZE_AVAIL_SHIFT\t\t21\n#define DIN_SIZE_AVAIL_MASK\t\tGENMASK(25, 21)\n#define HSD_ERR_SHIFT\t\t\t20\n#define ACCESS_VIOL_SHIFT\t\t19\n#define PIPE_ACTIVE_ERR_SHIFT\t\t18\n#define CFG_CHNG_ERR_SHIFT\t\t17\n#define DOUT_ERR_SHIFT\t\t\t16\n#define DIN_ERR_SHIFT\t\t\t15\n#define AXI_ERR_SHIFT\t\t\t14\n#define CRYPTO_STATE_SHIFT\t\t10\n#define CRYPTO_STATE_MASK\t\tGENMASK(13, 10)\n#define ENCR_BUSY_SHIFT\t\t\t9\n#define AUTH_BUSY_SHIFT\t\t\t8\n#define DOUT_INTR_SHIFT\t\t\t7\n#define DIN_INTR_SHIFT\t\t\t6\n#define OP_DONE_INTR_SHIFT\t\t5\n#define ERR_INTR_SHIFT\t\t\t4\n#define DOUT_RDY_SHIFT\t\t\t3\n#define DIN_RDY_SHIFT\t\t\t2\n#define OPERATION_DONE_SHIFT\t\t1\n#define SW_ERR_SHIFT\t\t\t0\n\n \n#define AXI_EXTRA_SHIFT\t\t\t1\n#define LOCKED_SHIFT\t\t\t2\n\n \n#define REQ_SIZE_SHIFT\t\t\t17\n#define REQ_SIZE_MASK\t\t\tGENMASK(20, 17)\n#define REQ_SIZE_ENUM_1_BEAT\t\t0\n#define REQ_SIZE_ENUM_2_BEAT\t\t1\n#define REQ_SIZE_ENUM_3_BEAT\t\t2\n#define REQ_SIZE_ENUM_4_BEAT\t\t3\n#define REQ_SIZE_ENUM_5_BEAT\t\t4\n#define REQ_SIZE_ENUM_6_BEAT\t\t5\n#define REQ_SIZE_ENUM_7_BEAT\t\t6\n#define REQ_SIZE_ENUM_8_BEAT\t\t7\n#define REQ_SIZE_ENUM_9_BEAT\t\t8\n#define REQ_SIZE_ENUM_10_BEAT\t\t9\n#define REQ_SIZE_ENUM_11_BEAT\t\t10\n#define REQ_SIZE_ENUM_12_BEAT\t\t11\n#define REQ_SIZE_ENUM_13_BEAT\t\t12\n#define REQ_SIZE_ENUM_14_BEAT\t\t13\n#define REQ_SIZE_ENUM_15_BEAT\t\t14\n#define REQ_SIZE_ENUM_16_BEAT\t\t15\n\n#define MAX_QUEUED_REQ_SHIFT\t\t14\n#define MAX_QUEUED_REQ_MASK\t\tGENMASK(24, 16)\n#define ENUM_1_QUEUED_REQS\t\t0\n#define ENUM_2_QUEUED_REQS\t\t1\n#define ENUM_3_QUEUED_REQS\t\t2\n\n#define IRQ_ENABLES_SHIFT\t\t10\n#define IRQ_ENABLES_MASK\t\tGENMASK(13, 10)\n\n#define LITTLE_ENDIAN_MODE_SHIFT\t9\n#define PIPE_SET_SELECT_SHIFT\t\t5\n#define PIPE_SET_SELECT_MASK\t\tGENMASK(8, 5)\n\n#define HIGH_SPD_EN_N_SHIFT\t\t4\n#define MASK_DOUT_INTR_SHIFT\t\t3\n#define MASK_DIN_INTR_SHIFT\t\t2\n#define MASK_OP_DONE_INTR_SHIFT\t\t1\n#define MASK_ERR_INTR_SHIFT\t\t0\n\n \n#define COMP_EXP_MAC_SHIFT\t\t24\n#define COMP_EXP_MAC_DISABLED\t\t0\n#define COMP_EXP_MAC_ENABLED\t\t1\n\n#define F9_DIRECTION_SHIFT\t\t23\n#define F9_DIRECTION_UPLINK\t\t0\n#define F9_DIRECTION_DOWNLINK\t\t1\n\n#define AUTH_NONCE_NUM_WORDS_SHIFT\t20\n#define AUTH_NONCE_NUM_WORDS_MASK\tGENMASK(22, 20)\n\n#define USE_PIPE_KEY_AUTH_SHIFT\t\t19\n#define USE_HW_KEY_AUTH_SHIFT\t\t18\n#define AUTH_FIRST_SHIFT\t\t17\n#define AUTH_LAST_SHIFT\t\t\t16\n\n#define AUTH_POS_SHIFT\t\t\t14\n#define AUTH_POS_MASK\t\t\tGENMASK(15, 14)\n#define AUTH_POS_BEFORE\t\t\t0\n#define AUTH_POS_AFTER\t\t\t1\n\n#define AUTH_SIZE_SHIFT\t\t\t9\n#define AUTH_SIZE_MASK\t\t\tGENMASK(13, 9)\n#define AUTH_SIZE_SHA1\t\t\t0\n#define AUTH_SIZE_SHA256\t\t1\n#define AUTH_SIZE_ENUM_1_BYTES\t\t0\n#define AUTH_SIZE_ENUM_2_BYTES\t\t1\n#define AUTH_SIZE_ENUM_3_BYTES\t\t2\n#define AUTH_SIZE_ENUM_4_BYTES\t\t3\n#define AUTH_SIZE_ENUM_5_BYTES\t\t4\n#define AUTH_SIZE_ENUM_6_BYTES\t\t5\n#define AUTH_SIZE_ENUM_7_BYTES\t\t6\n#define AUTH_SIZE_ENUM_8_BYTES\t\t7\n#define AUTH_SIZE_ENUM_9_BYTES\t\t8\n#define AUTH_SIZE_ENUM_10_BYTES\t\t9\n#define AUTH_SIZE_ENUM_11_BYTES\t\t10\n#define AUTH_SIZE_ENUM_12_BYTES\t\t11\n#define AUTH_SIZE_ENUM_13_BYTES\t\t12\n#define AUTH_SIZE_ENUM_14_BYTES\t\t13\n#define AUTH_SIZE_ENUM_15_BYTES\t\t14\n#define AUTH_SIZE_ENUM_16_BYTES\t\t15\n\n#define AUTH_MODE_SHIFT\t\t\t6\n#define AUTH_MODE_MASK\t\t\tGENMASK(8, 6)\n#define AUTH_MODE_HASH\t\t\t0\n#define AUTH_MODE_HMAC\t\t\t1\n#define AUTH_MODE_CCM\t\t\t0\n#define AUTH_MODE_CMAC\t\t\t1\n\n#define AUTH_KEY_SIZE_SHIFT\t\t3\n#define AUTH_KEY_SIZE_MASK\t\tGENMASK(5, 3)\n#define AUTH_KEY_SZ_AES128\t\t0\n#define AUTH_KEY_SZ_AES256\t\t2\n\n#define AUTH_ALG_SHIFT\t\t\t0\n#define AUTH_ALG_MASK\t\t\tGENMASK(2, 0)\n#define AUTH_ALG_NONE\t\t\t0\n#define AUTH_ALG_SHA\t\t\t1\n#define AUTH_ALG_AES\t\t\t2\n#define AUTH_ALG_KASUMI\t\t\t3\n#define AUTH_ALG_SNOW3G\t\t\t4\n#define AUTH_ALG_ZUC\t\t\t5\n\n \n#define ENCR_XTS_DU_SIZE_SHIFT\t\t0\n#define ENCR_XTS_DU_SIZE_MASK\t\tGENMASK(19, 0)\n\n \n#define F8_KEYSTREAM_ENABLE_SHIFT\t17\n#define F8_KEYSTREAM_DISABLED\t\t0\n#define F8_KEYSTREAM_ENABLED\t\t1\n\n#define F8_DIRECTION_SHIFT\t\t16\n#define F8_DIRECTION_UPLINK\t\t0\n#define F8_DIRECTION_DOWNLINK\t\t1\n\n#define USE_PIPE_KEY_ENCR_SHIFT\t\t15\n#define USE_PIPE_KEY_ENCR_ENABLED\t1\n#define USE_KEY_REGISTERS\t\t0\n\n#define USE_HW_KEY_ENCR_SHIFT\t\t14\n#define USE_KEY_REG\t\t\t0\n#define USE_HW_KEY\t\t\t1\n\n#define LAST_CCM_SHIFT\t\t\t13\n#define LAST_CCM_XFR\t\t\t1\n#define INTERM_CCM_XFR\t\t\t0\n\n#define CNTR_ALG_SHIFT\t\t\t11\n#define CNTR_ALG_MASK\t\t\tGENMASK(12, 11)\n#define CNTR_ALG_NIST\t\t\t0\n\n#define ENCODE_SHIFT\t\t\t10\n\n#define ENCR_MODE_SHIFT\t\t\t6\n#define ENCR_MODE_MASK\t\t\tGENMASK(9, 6)\n#define ENCR_MODE_ECB\t\t\t0\n#define ENCR_MODE_CBC\t\t\t1\n#define ENCR_MODE_CTR\t\t\t2\n#define ENCR_MODE_XTS\t\t\t3\n#define ENCR_MODE_CCM\t\t\t4\n\n#define ENCR_KEY_SZ_SHIFT\t\t3\n#define ENCR_KEY_SZ_MASK\t\tGENMASK(5, 3)\n#define ENCR_KEY_SZ_DES\t\t\t0\n#define ENCR_KEY_SZ_3DES\t\t1\n#define ENCR_KEY_SZ_AES128\t\t0\n#define ENCR_KEY_SZ_AES256\t\t2\n\n#define ENCR_ALG_SHIFT\t\t\t0\n#define ENCR_ALG_MASK\t\t\tGENMASK(2, 0)\n#define ENCR_ALG_NONE\t\t\t0\n#define ENCR_ALG_DES\t\t\t1\n#define ENCR_ALG_AES\t\t\t2\n#define ENCR_ALG_KASUMI\t\t\t4\n#define ENCR_ALG_SNOW_3G\t\t5\n#define ENCR_ALG_ZUC\t\t\t6\n\n \n#define GO_SHIFT\t\t\t0\n#define CLR_CNTXT_SHIFT\t\t\t1\n#define RESULTS_DUMP_SHIFT\t\t2\n\n \n#define ENCR_AES_SEL_SHIFT\t\t0\n#define DES_SEL_SHIFT\t\t\t1\n#define ENCR_SNOW3G_SEL_SHIFT\t\t2\n#define ENCR_KASUMI_SEL_SHIFT\t\t3\n#define SHA_SEL_SHIFT\t\t\t4\n#define SHA512_SEL_SHIFT\t\t5\n#define AUTH_AES_SEL_SHIFT\t\t6\n#define AUTH_SNOW3G_SEL_SHIFT\t\t7\n#define AUTH_KASUMI_SEL_SHIFT\t\t8\n#define BAM_PIPE_SETS_SHIFT\t\t9\n#define BAM_PIPE_SETS_MASK\t\tGENMASK(12, 9)\n#define AXI_WR_BEATS_SHIFT\t\t13\n#define AXI_WR_BEATS_MASK\t\tGENMASK(18, 13)\n#define AXI_RD_BEATS_SHIFT\t\t19\n#define AXI_RD_BEATS_MASK\t\tGENMASK(24, 19)\n#define ENCR_ZUC_SEL_SHIFT\t\t26\n#define AUTH_ZUC_SEL_SHIFT\t\t27\n#define ZUC_ENABLE_SHIFT\t\t28\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}