# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 6.4e-05 2048 0.01 2890 53248 123.158 28.5471 400.379 837.171 1389.48 1389.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 6.4e-05 2048 0.01 2890 50688 123.168 28.0459 448.004 832.232 1431.67 1431.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 6.4e-05 2048 0.01 2890 56320 122.548 28.385 517.858 839.991 1509.01 1509.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 6.4e-05 2048 0.01 2890 49152 122.448 27.9559 420.69 825.149 1396.47 1396.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 6.4e-05 2048 0.01 2890 51200 122.106 28.0019 445.387 824.755 1420.48 1420.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 6.4e-05 2048 0.01 2890 50176 122.711 28.0639 448.913 827.694 1427.6 1427.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 6.4e-05 2048 0.01 2890 46080 123.855 27.9839 412.391 827.156 1391.61 1391.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 6.4e-05 2048 0.01 2890 49152 124.426 28.3238 425.85 838.334 1417.16 1417.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 6.4e-05 2048 0.01 2890 49152 122.571 27.9113 429.896 825.423 1406.02 1406.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 6.4e-05 2048 0.01 2890 51200 122.169 28.0066 481.496 825.298 1457.19 1457.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 6.4e-05 2048 0.01 2890 49152 124.391 28.3447 537.296 836.588 1526.84 1527.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 350 6.4e-05 2048 0.01 2895 53248 122.99 28.2876 400.646 838.52 1390.67 1390.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 350 6.4e-05 2048 0.01 2895 53760 123.587 28.3954 409.143 841.258 1402.61 1402.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 350 6.4e-05 2048 0.01 2895 52224 122.99 28.2687 395.584 835.245 1382.32 1382.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 6.4e-05 2048 0.01 2895 53760 123.52 28.375 416.741 839.971 1408.84 1409.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 6.4e-05 2048 0.01 2895 53248 123.138 28.2911 414.633 835.148 1401.43 1401.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 6.4e-05 2048 0.01 2895 50688 123.129 28.0518 458.684 831.741 1441.83 1442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 6.4e-05 2048 0.01 2895 51200 124.062 28.3238 452.906 840.861 1446.37 1446.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 6.4e-05 2048 0.01 2895 49152 122.379 27.8992 463.43 825.178 1439.11 1439.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 6.4e-05 2048 0.01 2895 44800 124.423 27.9716 419.049 827.649 1399.31 1399.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 6.4e-05 2048 0.01 2895 50176 122.709 28.0594 472.089 827.93 1451.01 1451.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 6.4e-05 2048 0.01 2895 46080 123.82 28.0166 425.569 827.747 1405.38 1405.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 6.4e-05 2048 0.01 2895 49152 124.337 28.3753 434.737 835.335 1423 1423.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 6.4e-05 2048 0.01 2895 49152 122.546 27.9592 510.303 827.574 1488.62 1488.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 6.4e-05 2048 0.01 2895 38400 126.053 27.9695 400.769 827.882 1382.9 1383.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 6.4e-05 2048 0.01 2895 49152 124.374 28.3155 465.481 838.554 1456.95 1457.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 350 6.4e-05 2048 0.01 2900 53248 122.995 28.2742 380.242 835.879 1367.61 1367.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 6.4e-05 2048 0.01 2900 53760 123.491 28.3748 432.829 838.645 1423.57 1423.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 6.4e-05 2048 0.01 2900 52224 122.976 28.2419 392.721 833.666 1377.83 1377.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 6.4e-05 2048 0.01 2900 53760 123.483 28.3426 411.55 838.344 1401.94 1402.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 6.4e-05 2048 0.01 2900 53248 123.077 28.3181 400.811 837.013 1389.44 1389.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 6.4e-05 2048 0.01 2900 50688 123.076 28.1149 484.098 830.238 1465.75 1465.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 6.4e-05 2048 0.01 2900 46080 122.264 27.8747 307.451 817.347 1275.16 1275.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 6.4e-05 2048 0.01 2900 51200 124.073 28.3571 467.96 842.432 1463.05 1463.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 6.4e-05 2048 0.01 2900 40960 125.048 28.074 263.365 827.818 1244.53 1244.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 6.4e-05 2048 0.01 2900 49152 122.377 27.902 420.802 825.177 1396.48 1396.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 6.4e-05 2048 0.01 2900 49152 122.55 27.8971 302.989 825.416 1279.07 1279.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 6.4e-05 2048 0.01 2900 44800 124.409 28.0716 403.019 825.179 1380.9 1381.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 6.4e-05 2048 0.01 2900 38400 126.092 27.9676 244.379 825.459 1224.12 1224.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 6.4e-05 2048 0.01 2900 50176 122.678 27.9657 577.176 829.886 1557.93 1558.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 6.4e-05 2048 0.01 2900 43008 121.692 27.6332 321.067 808.826 1279.44 1279.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 6.4e-05 2048 0.01 2900 46080 123.785 28.1129 505.895 825.236 1483.26 1483.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 6.4e-05 2048 0.01 2900 46080 123.617 28.0813 343.488 825.567 1320.98 1321.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 6.4e-05 2048 0.01 2900 49152 124.418 28.2772 522.833 836.215 1511.96 1512.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 6.4e-05 2048 0.01 2900 49152 124.441 28.3049 353.706 836.588 1343.27 1343.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 6.4e-05 2048 0.01 2900 49152 122.571 27.9511 457.057 825.133 1432.94 1433.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 6.4e-05 2048 0.01 2900 24576 124.956 27.5434 162.066 792.201 1106.99 1107.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 6.4e-05 2048 0.01 2900 38400 126.059 28.1113 373.517 825.424 1353.35 1353.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 6.4e-05 2048 0.01 2900 25600 130.289 27.9695 179.462 825.074 1163.02 1163.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 350 6.4e-05 2048 0.01 2904 53248 122.972 28.328 375.372 835.564 1362.47 1362.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 6.4e-05 2048 0.01 2904 53760 123.55 28.5571 402.677 838.368 1393.38 1393.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 6.4e-05 2048 0.01 2904 52224 122.958 28.179 387.733 832.364 1371.47 1371.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 350 6.4e-05 2048 0.01 2904 49152 122.452 28.1634 234.741 827.657 1213.24 1213.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 6.4e-05 2048 0.01 2904 53760 123.361 28.3653 459.438 836.485 1447.87 1448.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 350 6.4e-05 2048 0.01 2904 50176 122.7 28.0704 273.124 827.172 1251.29 1251.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 6.4e-05 2048 0.01 2904 53248 123.05 28.2692 431.157 836.089 1418.78 1418.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 6.4e-05 2048 0.01 2904 49152 124.438 28.3383 262.286 835.435 1250.72 1250.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 6.4e-05 2048 0.01 2904 50688 123.092 28.2526 462.387 829.25 1443.21 1443.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 6.4e-05 2048 0.01 2904 46080 122.284 27.6746 295.471 818.949 1264.6 1264.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 6.4e-05 2048 0.01 2904 51200 124.075 28.3546 441.735 841.39 1435.78 1435.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 6.4e-05 2048 0.01 2904 40960 125.021 27.9265 255.082 824.912 1233.17 1233.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 6.4e-05 2048 0.01 2904 49152 122.366 27.9182 548.121 827.092 1525.73 1525.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 6.4e-05 2048 0.01 2904 49152 122.616 27.9272 349.024 827.91 1327.71 1327.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 6.4e-05 2048 0.01 2904 44800 124.461 27.9757 489.921 824.384 1466.97 1467.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 6.4e-05 2048 0.01 2904 38400 126.055 28.0175 285.649 827.914 1267.86 1268.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 6.4e-05 2048 0.01 2904 50176 122.72 28.033 538.288 827.78 1517.05 1517.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 6.4e-05 2048 0.01 2904 43008 121.742 27.6406 306.043 808.243 1263.9 1264.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 6.4e-05 2048 0.01 2904 46080 123.791 27.9984 480.187 827.602 1459.8 1459.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 6.4e-05 2048 0.01 2904 46080 123.645 28.0842 311.998 829.182 1293.13 1293.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 6.4e-05 2048 0.01 2904 49152 124.398 28.3136 490.781 836.667 1480.39 1480.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 6.4e-05 2048 0.01 2904 49152 124.378 28.2824 329.568 837.568 1320.02 1320.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 350 6.4e-05 2048 0.01 2900 53248 122.944 28.2952 425.527 836.33 1413.33 1413.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 6.4e-05 2048 0.01 2900 53760 123.488 28.4149 386.836 839.065 1378.03 1378.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 350 6.4e-05 2048 0.01 2900 51200 124.108 28.3464 239.201 837.883 1229.76 1229.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 6.4e-05 2048 0.01 2900 52224 122.936 28.3848 400.678 832.269 1384.49 1384.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 350 6.4e-05 2048 0.01 2900 49152 122.405 27.9142 242.991 827.648 1221.19 1221.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 6.4e-05 2048 0.01 2900 53760 123.363 28.4385 440.816 836.637 1429.49 1429.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 350 6.4e-05 2048 0.01 2900 50176 122.703 28.0116 261.961 827.948 1240.85 1241.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 6.4e-05 2048 0.01 2900 53248 123.019 28.4289 450.987 835.942 1438.6 1438.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 6.4e-05 2048 0.01 2900 49152 124.415 28.3103 271.876 836.265 1261.09 1261.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 6.4e-05 2048 0.01 2900 50688 123.114 28.0333 460.339 828.294 1440.01 1440.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 6.4e-05 2048 0.01 2900 46080 122.248 27.6815 302.436 818.946 1271.54 1271.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 6.4e-05 2048 0.01 2900 51200 124.047 28.4201 453.199 838.854 1444.75 1444.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 6.4e-05 2048 0.01 2900 40960 124.985 27.9197 256.192 825.215 1234.53 1234.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 6.4e-05 2048 0.01 2900 49152 122.409 27.9142 531.202 825.148 1506.9 1507.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 6.4e-05 2048 0.01 2900 49152 122.553 28.0166 355.072 825.297 1331.16 1331.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 6.4e-05 2048 0.01 2900 44800 124.431 27.9778 482.963 824.886 1460.48 1460.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 6.4e-05 2048 0.01 2900 38400 126.055 28.1433 279.879 827.95 1262.25 1262.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 6.4e-05 2048 0.01 2900 50176 122.73 28.0831 525.365 827.956 1504.36 1504.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 6.4e-05 2048 0.01 2900 43008 121.713 27.6461 297.433 809.053 1256.08 1256.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 6.4e-05 2048 0.01 2900 46080 123.783 28.0225 467.756 827.735 1447.52 1447.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 6.4e-05 2048 0.01 2900 46080 123.666 28.1108 309.391 825.429 1286.83 1287.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 6.4e-05 2048 0.01 2900 49152 124.399 28.2665 477.415 835.817 1466.12 1466.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 6.4e-05 2048 0.01 2900 49152 124.404 28.3525 336.091 836.374 1325.46 1325.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 350 6.4e-05 2048 0.01 2912 49152 124.324 28.3361 345.387 838.094 1336.37 1336.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 350 6.4e-05 2048 0.01 2912 49152 124.39 28.3076 224.378 836.056 1213.36 1213.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 350 6.4e-05 2048 0.01 2912 51200 124.248 28.3728 369.566 838.762 1361.17 1361.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 350 6.4e-05 2048 0.01 2912 51200 124.09 28.4349 237.358 838.867 1228.98 1229.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 6.4e-05 2048 0.01 2912 49152 123.857 28.2011 384.559 835.221 1372.06 1372.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 350 6.4e-05 2048 0.01 2912 43008 124.622 27.9375 217.225 825.191 1195.2 1195.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 6.4e-05 2048 0.01 2912 50176 124.5 28.3685 387.544 837.138 1377.77 1377.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 350 6.4e-05 2048 0.01 2912 43008 125.086 27.9721 212.427 827.951 1193.66 1193.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 350 6.4e-05 2048 0.01 2912 43008 126.693 28.3565 175.134 837.738 1168.14 1168.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 6.4e-05 2048 0.01 2912 49152 124.425 28.3975 377.48 836.082 1366.62 1366.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 6.4e-05 2048 0.01 2912 49152 124.427 28.3677 249.819 835.168 1238 1238.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 350 6.4e-05 2048 0.01 2912 36864 126.343 27.9122 157.343 825.458 1137.28 1137.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 6.4e-05 2048 0.01 2912 46080 124.611 28.0613 517.063 829.093 1499.05 1499.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 6.4e-05 2048 0.01 2912 36864 125.172 27.6995 261.007 818.969 1233.07 1233.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 6.4e-05 2048 0.01 2912 41472 124.179 27.7852 241.782 817.254 1211.22 1211.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 6.4e-05 2048 0.01 2912 51200 124.061 28.5532 533.838 838.899 1525.57 1525.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 6.4e-05 2048 0.01 2912 40960 125.048 27.9783 288.559 827.816 1269.63 1269.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 6.4e-05 2048 0.01 2912 46080 123.646 27.9491 271.256 825.572 1248.65 1248.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 6.4e-05 2048 0.01 2912 43008 124.628 27.9761 425.256 824.988 1403.07 1403.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 6.4e-05 2048 0.01 2912 36864 126.309 27.9388 237.453 825.428 1217.35 1217.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 6.4e-05 2048 0.01 2912 18432 126.685 27.5684 105.437 792.91 1052.82 1052.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 6.4e-05 2048 0.01 2912 44800 124.402 28.2478 437.326 827.654 1417.85 1418.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 6.4e-05 2048 0.01 2912 38400 126.054 28.0922 259.388 826.654 1240.41 1240.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 6.4e-05 2048 0.01 2912 38400 126.205 27.99 218.225 829.324 1201.97 1202.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 6.4e-05 2048 0.01 2912 43008 125.11 28.0528 406.371 829.161 1388.91 1389.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 6.4e-05 2048 0.01 2912 28672 126.497 27.6009 188.634 812.553 1155.5 1155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 6.4e-05 2048 0.01 2912 21504 128.848 27.6259 119.2 810.502 1086.39 1086.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 6.4e-05 2048 0.01 2912 46080 123.803 27.9827 426.981 825.699 1404.69 1404.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 6.4e-05 2048 0.01 2912 46080 123.64 27.9925 307.793 825.551 1285.2 1285.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 6.4e-05 2048 0.01 2912 23040 127.855 27.6787 128.463 804.336 1088.56 1088.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 6.4e-05 2048 0.01 2912 49152 124.372 28.2848 460.121 836.032 1449.03 1449.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 6.4e-05 2048 0.01 2912 49152 124.39 28.2846 312.968 838.898 1304.76 1304.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 6.4e-05 2048 0.01 2912 24576 124.937 27.5422 141.158 792.938 1086.8 1086.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 350 6.4e-05 2048 0.01 2920 49152 124.28 28.3019 354.608 836.005 1343.43 1343.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 350 6.4e-05 2048 0.01 2920 49152 124.365 28.3453 227.36 835.683 1215.98 1216.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 350 6.4e-05 2048 0.01 2920 51200 124.177 28.3981 418.63 840.746 1412.17 1412.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 350 6.4e-05 2048 0.01 2920 51200 124.082 28.3381 268.635 838.661 1259.94 1260.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 350 6.4e-05 2048 0.01 2920 46080 123.866 27.9572 198.883 824.348 1175.28 1175.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 6.4e-05 2048 0.01 2920 49152 123.875 28.2051 371.109 835.246 1358.66 1358.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 350 6.4e-05 2048 0.01 2920 43008 124.597 27.8982 214.401 825.147 1192.27 1192.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 350 6.4e-05 2048 0.01 2920 36864 125.234 27.7542 150.618 816.843 1120.67 1120.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 6.4e-05 2048 0.01 2920 50176 124.5 28.3633 545.606 837.298 1535.99 1536.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 6.4e-05 2048 0.01 2920 43008 125.072 28.0225 295.976 829.881 1279.17 1279.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 350 6.4e-05 2048 0.01 2920 43008 126.737 28.416 238.985 837.736 1232.1 1232.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 6.4e-05 2048 0.01 2920 49152 124.376 28.3772 496.34 835.787 1485.11 1485.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 6.4e-05 2048 0.01 2920 49152 124.404 28.3012 311.106 835.333 1299.36 1299.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 6.4e-05 2048 0.01 2920 36864 126.301 27.9941 191.443 827.52 1173.48 1173.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 6.4e-05 2048 0.01 2920 46080 124.569 28.1247 478.297 831.178 1462.39 1462.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 6.4e-05 2048 0.01 2920 36864 125.164 27.6985 250.257 818.982 1222.33 1222.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 6.4e-05 2048 0.01 2920 41472 124.222 27.7422 249.223 817.259 1218.68 1218.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 6.4e-05 2048 0.01 2920 18432 126.703 27.6828 100.462 792.722 1047.8 1047.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 6.4e-05 2048 0.01 2920 51200 124.03 28.3743 499.487 838.877 1490.98 1491.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 6.4e-05 2048 0.01 2920 40960 125.018 28.0109 271.221 825.09 1249.56 1249.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 6.4e-05 2048 0.01 2920 46080 123.631 27.9309 257.602 824.631 1234.02 1234.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 6.4e-05 2048 0.01 2920 40960 125.213 27.9265 223.572 828.267 1205.2 1205.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 6.4e-05 2048 0.01 2920 43008 124.619 28.1168 395.389 825.078 1373.42 1373.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 6.4e-05 2048 0.01 2920 36864 126.34 28.0351 241.595 826.497 1222.69 1222.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 6.4e-05 2048 0.01 2920 18432 126.703 27.6015 102.37 792.726 1049.63 1049.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 6.4e-05 2048 0.01 2920 24576 124.95 27.6011 128.937 792.819 1074.52 1074.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 6.4e-05 2048 0.01 2920 44800 124.424 27.9728 426.116 824.749 1403.49 1403.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 350 6.4e-05 2048 0.01 2920 38400 126.053 27.9716 251.65 824.33 1230.23 1230.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 350 6.4e-05 2048 0.01 2920 38400 126.193 27.9694 217.658 825.715 1197.75 1197.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 6.4e-05 2048 0.01 2920 25600 130.281 27.9827 136.661 826.01 1121.16 1121.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 350 6.4e-05 2048 0.01 2928 49152 124.243 28.2706 385.911 835.996 1374.63 1374.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 350 6.4e-05 2048 0.01 2928 49152 124.382 28.3423 248.998 835.698 1237.65 1237.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 350 6.4e-05 2048 0.01 2928 43008 124.602 27.9762 180.894 825.134 1158.83 1159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 350 6.4e-05 2048 0.01 2928 51200 124.224 28.4449 387.466 840.732 1381.09 1381.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 350 6.4e-05 2048 0.01 2928 51200 124.072 28.3963 256.055 840.844 1249.59 1249.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 350 6.4e-05 2048 0.01 2928 46080 123.782 28.2051 188.386 825.117 1165.71 1165.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 6.4e-05 2048 0.01 2928 49152 123.882 28.1952 521.444 832.327 1506.08 1506.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 350 6.4e-05 2048 0.01 2928 43008 124.598 27.9287 288.293 832.192 1273.23 1273.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 350 6.4e-05 2048 0.01 2928 36864 125.222 27.7443 200.118 815.949 1169.25 1169.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 350 6.4e-05 2048 0.01 2928 36864 126.354 27.8999 170.21 825.268 1149.96 1150.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 6.4e-05 2048 0.01 2928 50176 124.466 28.3812 492.785 836.296 1482.16 1482.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 350 6.4e-05 2048 0.01 2928 43008 125.055 28.0105 268.089 827.956 1249.34 1249.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 350 6.4e-05 2048 0.01 2928 43008 126.707 28.3892 220.755 840.245 1216.31 1216.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 350 6.4e-05 2048 0.01 2928 28672 126.497 27.6521 133.944 809.001 1097.31 1097.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 6.4e-05 2048 0.01 2928 49152 124.394 28.2802 462.996 835.144 1451.04 1451.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 6.4e-05 2048 0.01 2928 49152 124.45 28.3156 299.493 835.142 1287.63 1287.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 6.4e-05 2048 0.01 2928 36864 126.354 27.9779 187.164 827.359 1169.08 1169.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 350 6.4e-05 2048 0.01 2928 49152 124.384 28.2719 221.179 836.568 1210.63 1210.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 6.4e-05 2048 0.01 2928 46080 124.592 28.0614 429.977 831.739 1414.59 1414.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 6.4e-05 2048 0.01 2928 36864 125.236 27.8468 241.279 816.925 1211.51 1211.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 6.4e-05 2048 0.01 2928 41472 124.21 27.7164 231.217 817.114 1200.48 1200.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 6.4e-05 2048 0.01 2928 18432 126.685 27.5637 105.297 791.819 1051.58 1051.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 6.4e-05 2048 0.01 2928 51200 124.041 28.3279 472.731 841.358 1466.68 1466.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 6.4e-05 2048 0.01 2928 40960 124.991 27.9815 272.27 824.554 1250.03 1250.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 6.4e-05 2048 0.01 2928 46080 123.76 27.9528 254.751 827.477 1234.17 1234.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 6.4e-05 2048 0.01 2928 40960 125.188 27.9326 213.562 825.566 1192.47 1192.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 350 6.4e-05 2048 0.01 2900 47104 124.894 28.3339 382.314 835.803 1371.57 1371.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 350 6.4e-05 2048 0.01 2900 45056 125.391 28.2706 234.095 835.284 1223.26 1223.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 350 6.4e-05 2048 0.01 2900 43008 124.646 28.0053 183.916 824.956 1161.74 1161.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 350 6.4e-05 2048 0.01 2900 48640 125.309 28.4504 367.985 838.736 1360.7 1360.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 350 6.4e-05 2048 0.01 2900 46080 125.453 28.3493 225.437 838.875 1218.34 1218.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 350 6.4e-05 2048 0.01 2900 38400 126.104 28.0237 157.239 827.169 1138.76 1138.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 350 6.4e-05 2048 0.01 2900 40960 125.032 28.0617 144.011 825.13 1122.46 1122.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 350 6.4e-05 2048 0.01 2900 46080 124.954 28.2252 478.877 833.083 1465.36 1465.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 350 6.4e-05 2048 0.01 2900 43008 124.626 27.9096 278.815 824.28 1255.85 1256.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 350 6.4e-05 2048 0.01 2900 36864 125.249 27.7531 194.728 817.015 1164.97 1165.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 350 6.4e-05 2048 0.01 2900 36864 126.321 27.8957 165.813 827.363 1147.61 1147.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 6.4e-05 2048 0.01 2900 46592 125.59 28.351 443.729 837.446 1435.34 1435.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 6.4e-05 2048 0.01 2900 43008 125.091 28.0147 260.597 827.928 1241.86 1242.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 350 6.4e-05 2048 0.01 2900 43008 126.681 28.3674 213.16 836.774 1205.21 1205.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 350 6.4e-05 2048 0.01 2900 28672 126.496 27.6143 128.877 808.881 1092.1 1092.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 6.4e-05 2048 0.01 2900 45056 125.423 28.3186 421.644 835.135 1410.74 1410.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 6.4e-05 2048 0.01 2900 40960 126.878 28.3163 249.141 835.923 1240.48 1240.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 6.4e-05 2048 0.01 2900 36864 126.363 27.8987 188.197 825.288 1167.97 1168.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 350 6.4e-05 2048 0.01 2900 32768 129.66 28.3731 147.175 836.614 1142.06 1142.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 6.4e-05 2048 0.01 2900 41472 125.695 28.0392 401.587 829.105 1384.65 1384.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 6.4e-05 2048 0.01 2900 36864 125.208 27.7081 253.451 816.827 1223.41 1223.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 6.4e-05 2048 0.01 2900 27648 128.52 27.7439 157.482 819.711 1133.67 1133.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 6.4e-05 2048 0.01 2900 18432 126.737 27.6259 101.957 792.706 1049.25 1049.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 350 6.4e-05 2048 0.01 2900 23040 127.899 27.6748 116.944 805.256 1077.99 1078.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 6.4e-05 2048 0.01 2900 46080 125.495 28.3461 430.961 838.738 1423.77 1423.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 6.4e-05 2048 0.01 2900 40960 125.104 27.9921 265.593 824.414 1243.33 1243.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 6.4e-05 2048 0.01 2900 30720 128.574 28.0166 168.999 827.469 1153.28 1153.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 6.4e-05 2048 0.01 2900 40960 125.216 27.9014 208.488 825.743 1187.57 1187.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 6.4e-05 2048 0.01 2900 25600 130.261 28.0023 126.656 828.475 1113.62 1113.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 350 6.4e-05 2048 0.01 2940 49152 124.213 28.4158 371.63 838.294 1362.78 1362.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 350 6.4e-05 2048 0.01 2940 49152 124.391 28.2767 245.588 838.031 1236.51 1236.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 350 6.4e-05 2048 0.01 2940 43008 124.633 28.0187 174.22 827.083 1154.18 1154.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 350 6.4e-05 2048 0.01 2940 49152 124.437 28.3425 172.79 836.021 1161.81 1161.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 350 6.4e-05 2048 0.01 2940 51200 124.195 28.4167 538.765 840.691 1532.29 1532.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 350 6.4e-05 2048 0.01 2940 51200 124.061 28.4527 335.905 838.871 1327.52 1327.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 350 6.4e-05 2048 0.01 2940 46080 123.817 28.0166 246.002 827.723 1225.79 1225.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 350 6.4e-05 2048 0.01 2940 40960 125.022 27.9697 186.846 825.319 1165.38 1165.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 350 6.4e-05 2048 0.01 2940 49152 123.868 28.2614 474.419 833.274 1460.05 1460.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 350 6.4e-05 2048 0.01 2940 43008 124.631 27.9552 261.52 827.101 1241.43 1241.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 350 6.4e-05 2048 0.01 2940 36864 125.201 27.6684 185.32 818.968 1157.38 1157.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 350 6.4e-05 2048 0.01 2940 36864 126.405 27.8924 167.753 824.654 1146.94 1147.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 350 6.4e-05 2048 0.01 2940 46080 123.676 28.1771 180.774 827.475 1160.32 1160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 6.4e-05 2048 0.01 2940 50176 124.509 28.3545 462.749 837.267 1453.1 1453.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 6.4e-05 2048 0.01 2940 43008 125.102 27.9713 252.766 830.377 1236.44 1236.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 350 6.4e-05 2048 0.01 2940 43008 126.68 28.3584 212.928 836.779 1204.96 1205.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 350 6.4e-05 2048 0.01 2940 28672 126.467 27.6992 124.859 808.245 1087.49 1087.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 350 6.4e-05 2048 0.01 2940 35840 126.015 27.7476 138.583 821.042 1113.61 1113.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 6.4e-05 2048 0.01 2940 49152 124.411 28.3587 425.347 838.006 1416.35 1416.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 6.4e-05 2048 0.01 2940 49152 124.395 28.2631 286.263 838.175 1277.32 1277.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 6.4e-05 2048 0.01 2940 36864 126.356 27.9888 179.893 825.435 1159.9 1160.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 6.4e-05 2048 0.01 2940 49152 124.44 28.3546 219.125 835.66 1207.81 1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 350 6.4e-05 2048 0.01 2940 40960 125.206 28.0207 167.766 825.644 1146.87 1147.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 350 6.4e-05 2048 0.01 2944 43008 125.965 28.2767 320.877 835.86 1311.2 1311.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 350 6.4e-05 2048 0.01 2944 40960 126.846 28.3889 197.436 835.158 1188.06 1188.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 350 6.4e-05 2048 0.01 2944 36864 126.236 27.9429 146.929 825.143 1126.47 1126.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 350 6.4e-05 2048 0.01 2944 40960 126.893 28.2684 140.832 838.24 1134.57 1134.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 350 6.4e-05 2048 0.01 2944 43520 126.622 28.3976 439.155 838.771 1433.17 1433.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 350 6.4e-05 2048 0.01 2944 40960 127.406 28.3879 254.336 842.55 1252.9 1253.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 350 6.4e-05 2048 0.01 2944 38400 126.102 27.9948 196.515 828.499 1179.33 1179.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 350 6.4e-05 2048 0.01 2944 30720 128.423 28.0438 136.021 826.508 1119.22 1119.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 350 6.4e-05 2048 0.01 2944 38400 126.058 28.1068 154.629 826.565 1135.58 1135.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 350 6.4e-05 2048 0.01 2944 39936 126.649 28.2094 371.981 833.69 1360.75 1360.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 350 6.4e-05 2048 0.01 2944 36864 126.147 28.0343 215.993 826.059 1196.45 1196.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 350 6.4e-05 2048 0.01 2944 27648 128.318 27.6869 133.29 818.165 1107.69 1107.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 350 6.4e-05 2048 0.01 2944 36864 126.371 28.0236 159.052 828.656 1142.33 1142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 350 6.4e-05 2048 0.01 2944 30720 128.611 27.9745 118.125 826.47 1101.4 1101.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 6.4e-05 2048 0.01 2944 43008 126.691 28.3464 378.489 838.618 1372.36 1372.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 6.4e-05 2048 0.01 2944 35840 127.307 27.9733 199.501 829.055 1184.05 1184.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 350 6.4e-05 2048 0.01 2944 43008 126.649 28.3655 205.183 838.83 1199.25 1199.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 350 6.4e-05 2048 0.01 2944 28672 126.505 27.6808 121.717 812.313 1088.44 1088.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 350 6.4e-05 2048 0.01 2944 35840 126.032 27.734 134.515 821.774 1110.28 1110.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 6.4e-05 2048 0.01 2944 40960 126.878 28.4652 350.193 836.457 1342.22 1342.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 6.4e-05 2048 0.01 2944 40960 126.864 28.2933 232.694 839.246 1227.32 1227.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 6.4e-05 2048 0.01 2944 36864 126.37 27.9163 173.75 826.546 1154.81 1154.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 6.4e-05 2048 0.01 2944 32768 129.676 28.2912 143.818 837.737 1139.75 1139.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 350 6.4e-05 2048 0.01 2944 20480 131.327 27.9694 83.8469 826.86 1070.23 1070.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 350 6.4e-05 2048 0.01 2944 24576 124.979 27.5301 93.902 793.857 1040.49 1040.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 350 6.4e-05 2048 0.01 2944 36864 128.833 28.5199 274.403 839.872 1271.86 1272.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 350 6.4e-05 2048 0.01 2944 34816 128.912 28.3136 291.272 837.132 1285.86 1286.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 350 6.4e-05 2048 0.01 2944 32768 129.628 28.415 180.917 839.112 1178.29 1178.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 350 6.4e-05 2048 0.01 2944 30720 128.431 28.3292 137.768 828.117 1122.86 1123.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 350 6.4e-05 2048 0.01 2944 32768 129.677 28.3177 132.941 837.186 1128.34 1128.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 350 6.4e-05 2048 0.01 2944 30720 128.454 27.902 114.373 827.812 1098.77 1098.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 350 6.4e-05 2048 0.01 2944 24576 130.39 28.1148 85.505 825.439 1069.67 1069.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 350 6.4e-05 2048 0.01 2944 14336 130.337 28.0228 48.9378 808.988 1016.51 1016.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 350 6.4e-05 2048 0.01 2944 32768 129.66 28.3356 101.972 838.556 1098.74 1098.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 350 6.4e-05 2048 0.01 2940 28672 126.431 27.6828 86.1655 808.141 1048.64 1048.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 350 6.4e-05 2048 0.01 2944 28672 126.439 27.6769 85.1714 808.907 1048.41 1048.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 350 6.4e-05 2048 0.01 2900 35840 126.019 27.7268 105.228 818.573 1077.78 1077.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 350 6.4e-05 2048 0.01 2928 35840 125.988 27.8867 107.274 818.785 1080.15 1080.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 350 6.4e-05 2048 0.01 2912 49152 124.435 28.3194 162.002 838.182 1153.16 1153.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 350 6.4e-05 2048 0.01 2912 30720 128.549 28.0003 156.686 828.126 1141.59 1141.76
