/*
 * dts file for Xilinx ZynqMP
 *
 * (C) Copyright 2015, Xilinx, Inc.
 *
 * Michal Simek <michal.simek@xilinx.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

/dts-v1/;

/include/ "zynqmp.dtsi"
/ {
	model = "ZynqMP zc1751-xm015-dc1 RevA";
	compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp";

	aliases {
		ethernet0 = &gem3;
		gpio0 = &gpio;
		i2c0 = &i2c1;
		rtc0 = &rtc;
		serial0 = &uart0;
		spi0 = &qspi;
		usb0 = &usb0;
	};

	chosen {
		bootargs = "earlycon=cdns,mmio,0xff000000,115200n8";
		stdout-path = "serial0:115200n8";
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x80000000>, <0x8 0x00000000 0x80000000>; /* 4GB DIMM modules where 2GB are below 4GB (DDR_LOW) and the rest at DDR_HIGH */
		/* PL address space - also with PL DDR 512MB-3GB, 16GB-24GB */
	};
	/* FIXME - there is also PL DDR - based on presentation 64GB */
};

&amba {
	/* clock for uart, can, nand, i2c */
	clk100: clk100 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	/* Gems */
	clk125: clk125 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <125000000>;
	};

	/* clock for sd/emmc */
	clk200: clk200 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <200000000>;
	};

	/* clock for usb */
	clk250: clk250 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <250000000>;
	};

	/* clock for qspi */
	clk300: clk300 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <300000000>;
	};
};

/* fpd_dma clk 667MHz, lpd_dma 500MHz */
&fpd_dma_chan1 {
	status = "okay";
	xlnx,include-sg; /* for testing purpose */
	xlnx,overfetch; /* for testing purpose */
	xlnx,ratectrl = <0>; /* for testing purpose */
	xlnx,src-issue = <31>;
};

&fpd_dma_chan2 {
	status = "okay";
	xlnx,ratectrl = <100>; /* for testing purpose */
	xlnx,src-issue = <4>; /* for testing purpose */
};

&fpd_dma_chan3 {
	status = "okay";
};

&fpd_dma_chan4 {
	status = "okay";
	xlnx,include-sg; /* for testing purpose */
};

&fpd_dma_chan5 {
	status = "okay";
};

&fpd_dma_chan6 {
	status = "okay";
	xlnx,include-sg; /* for testing purpose */
};

&fpd_dma_chan7 {
	status = "okay";
};

&fpd_dma_chan8 {
	status = "okay";
	xlnx,include-sg; /* for testing purpose */
};

&gem3 {
	status = "okay";
	clocks = <&clk125>, <&clk125>, <&clk125>;
	local-mac-address = [00 0a 35 00 02 90];
	phy-handle = <&phy0>;
	phy-mode = "rgmii-id";
	phy0: phy@0{
		reg = <0>; /* FIXME not quite sure about this one */
		/* max-speed = <100>; */ /* FIXME here for sure */
	};
};

&gpio {
	status = "okay";
	clocks = <&clk100>; /* FIXME - can't find in the table */
};

/*
&gpu {
	status = "okay";
};
*/

&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
	clocks = <&clk100>;
	eeprom@54 {
		compatible = "at,24c64"; /* 24AA64 */
		reg = <0x54>;
	};
/* This eeprom is connected on FMC to be detactable from SW point of view
   address depends on FMC connector where it is plugged
	eeprom@52 {
		compatible = "at,24c02";
		reg = <0x50>; // FIXME 0b10100xx
	};
*/
};

&qspi {
	status = "okay";
	clocks = <&clk300 &clk300>;
	flash@0 {
		compatible = "n25q512a11"; /* Micron MT25QU512ABB8ESF */
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>; /* FIXME also DUAL configuration possible */
		spi-max-frequency = <108000000>; /* Based on DC1 spec */
		partition@qspi-fsbl-uboot { /* for testing purpose */
			label = "qspi-fsbl-uboot";
			reg = <0x0 0x100000>;
		};
		partition@qspi-linux { /* for testing purpose */
			label = "qspi-linux";
			reg = <0x100000 0x500000>;
		};
		partition@qspi-device-tree { /* for testing purpose */
			label = "qspi-device-tree";
			reg = <0x600000 0x20000>;
		};
		partition@qspi-rootfs { /* for testing purpose */
			label = "qspi-rootfs";
			reg = <0x620000 0x5E0000>;
		};
	};
};

&rtc {
	status = "okay";
};

&sata {
	status = "okay";
	clocks = <&clk250>;
};

/* eMMC */
&sdhci0 {
	status = "okay";
	clocks = <&clk200>, <&clk200>;
};

/* SD1 with level shifter */
&sdhci1 {
	status = "okay";
	clocks = <&clk200>, <&clk200>;
};

&uart0 {
	status = "okay";
	clocks = <&clk100 &clk100>;
};

/* ULPI SMSC USB3320 */
&usb0 {
	status = "okay";
	dr_mode = "peripheral";
	maximum-speed = "high-speed";
	clocks = <&clk250>, <&clk250>;
};
