Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May  1 23:47:33 2019
| Host         : BLACKHOLE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_soc_wrapper_timing_summary_routed.rpt -rpx zynq_soc_wrapper_timing_summary_routed.rpx
| Design       : zynq_soc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: pixclk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/digiClkInst/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/wrAddr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/wrAddr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/wrRegsOut_reg[cfigReg36][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/wrRegsOut_reg[cfigReg36][13]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.246        0.000                      0                40838        0.011        0.000                      0                40780        2.250        0.000                       0                 19442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 3.500}        7.000           142.857         
clk_fpga_1                              {0.000 5.000}        10.000          100.000         
clk_fpga_2                              {0.000 6.499}        12.999          76.929          
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0    {0.000 3.367}        6.735           148.485         
    io_hdmio_clk                        {3.367 6.735}        6.735           148.485         
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0    {0.000 20.816}       41.633          24.020          
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0    {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    0.246        0.000                      0                33623        0.011        0.000                      0                33623        2.250        0.000                       0                 16459  
clk_fpga_1                                                                                                                                                                                7.845        0.000                       0                     1  
clk_fpga_2                                    4.557        0.000                      0                 2150        0.114        0.000                      0                 2150        5.519        0.000                       0                   943  
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0          0.940        0.000                      0                 4327        0.039        0.000                      0                 4327        2.387        0.000                       0                  2033  
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     39.477        0.000                       0                     2  
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_2         24.625        0.000                      0                   58                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_fpga_0                          clk_fpga_0                                1.378        0.000                      0                  676        0.355        0.000                      0                  676  
**async_default**                   clk_out1_zynq_soc_CLK_GEN_148MHZ_0  clk_out1_zynq_soc_CLK_GEN_148MHZ_0        3.515        0.000                      0                    4        0.447        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.450ns (21.956%)  route 5.154ns (78.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 9.893 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=60, routed)          5.154     9.635    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_wdata[2]
    SLICE_X66Y107        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.714     9.893    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_aclk
    SLICE_X66Y107        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg4][2]/C
                         clock pessimism              0.129    10.022    
                         clock uncertainty           -0.111     9.911    
    SLICE_X66Y107        FDRE (Setup_fdre_C_D)       -0.031     9.880    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg4][2]
  -------------------------------------------------------------------
                         required time                          9.880    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/u3Green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.654ns  (logic 4.769ns (49.401%)  route 4.885ns (50.599%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.714     3.008    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/m_axis_mm2s_aclk
    SLICE_X62Y56         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/u3Green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.518     3.526 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/u3Green_reg[1]/Q
                         net (fo=17, routed)          0.874     4.400    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/u3Green[1]
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.524 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000     4.524    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/i__carry_i_8__5_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.037 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop1_inferred__1/i__carry/CO[3]
                         net (fo=15, routed)          0.961     5.999    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop1_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.123 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/p_2_out_carry_i_1/O
                         net (fo=2, routed)           0.532     6.655    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/p_1_in[3]
    SLICE_X62Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.051 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.051    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/p_2_out_carry_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.374 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/p_2_out_carry__0/O[1]
                         net (fo=8, routed)           0.602     7.976    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/A[5]
    SLICE_X63Y53         LUT2 (Prop_lut2_I1_O)        0.306     8.282 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     8.282    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/i__carry__0_i_3__3_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.832 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.832    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop0_inferred__2/i__carry__0_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.054 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop0_inferred__2/i__carry__1/O[0]
                         net (fo=2, routed)           0.581     9.635    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop0_inferred__2/i__carry__1_n_7
    SLICE_X61Y53         LUT3 (Prop_lut3_I1_O)        0.328     9.963 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/i___27_carry__0_i_1__1/O
                         net (fo=2, routed)           0.586    10.550    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/i___27_carry__0_i_1__1_n_0
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.327    10.877 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/i___27_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.877    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/i___27_carry__0_i_5__1_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.278 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop0_inferred__2/i___27_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.278    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop0_inferred__2/i___27_carry__0_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.612 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop0_inferred__2/i___27_carry__1/O[1]
                         net (fo=1, routed)           0.747    12.359    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop[11]
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.303    12.662 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop[11]_i_1/O
                         net (fo=1, routed)           0.000    12.662    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop[11]_i_1_n_0
    SLICE_X58Y52         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.538    12.717    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/m_axis_mm2s_aclk
    SLICE_X58Y52         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop_reg[11]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.111    12.835    
    SLICE_X58Y52         FDRE (Setup_fdre_C_D)        0.079    12.914    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueTop_reg[11]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg14][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.450ns (22.186%)  route 5.086ns (77.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 9.889 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=60, routed)          5.086     9.566    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_wdata[2]
    SLICE_X57Y108        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.710     9.889    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_aclk
    SLICE_X57Y108        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg14][2]/C
                         clock pessimism              0.129    10.018    
                         clock uncertainty           -0.111     9.907    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)       -0.081     9.826    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg14][2]
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg51][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.450ns (21.920%)  route 5.165ns (78.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 9.959 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=50, routed)          5.165     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_wdata[29]
    SLICE_X91Y102        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg51][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.780     9.959    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_aclk
    SLICE_X91Y102        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg51][29]/C
                         clock pessimism              0.129    10.088    
                         clock uncertainty           -0.111     9.977    
    SLICE_X91Y102        FDRE (Setup_fdre_C_D)       -0.067     9.910    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg51][29]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg4][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.450ns (22.530%)  route 4.986ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 9.785 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=50, routed)          4.986     9.467    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_wdata[26]
    SLICE_X93Y96         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.606     9.785    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_aclk
    SLICE_X93Y96         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg4][26]/C
                         clock pessimism              0.129     9.914    
                         clock uncertainty           -0.111     9.803    
    SLICE_X93Y96         FDRE (Setup_fdre_C_D)       -0.067     9.736    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg4][26]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg52][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.450ns (21.920%)  route 5.165ns (78.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 9.959 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=50, routed)          5.165     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_wdata[29]
    SLICE_X90Y102        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg52][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.780     9.959    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_aclk
    SLICE_X90Y102        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg52][29]/C
                         clock pessimism              0.129    10.088    
                         clock uncertainty           -0.111     9.977    
    SLICE_X90Y102        FDRE (Setup_fdre_C_D)       -0.031     9.946    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg52][29]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.450ns (21.940%)  route 5.159ns (78.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 9.960 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=50, routed)          5.159     9.640    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_wdata[29]
    SLICE_X92Y100        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.781     9.960    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_aclk
    SLICE_X92Y100        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg6][29]/C
                         clock pessimism              0.129    10.089    
                         clock uncertainty           -0.111     9.978    
    SLICE_X92Y100        FDRE (Setup_fdre_C_D)       -0.028     9.950    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg6][29]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg48][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.450ns (22.457%)  route 5.007ns (77.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 9.876 - 7.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.737     3.031    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.481 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=49, routed)          5.007     9.488    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_wdata[10]
    SLICE_X56Y127        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg48][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.697     9.876    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/vfpconfig_aclk
    SLICE_X56Y127        FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg48][10]/C
                         clock pessimism              0.129    10.005    
                         clock uncertainty           -0.111     9.894    
    SLICE_X56Y127        FDRE (Setup_fdre_C_D)       -0.095     9.799    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/vfpConfigInst/localRegs_reg[cfigReg48][10]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 3.286ns (55.308%)  route 2.655ns (44.692%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 9.653 - 7.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.692     2.986    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X29Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.456     3.442 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.644     4.086    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X29Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.210 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.210    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.760 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.760    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.874    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.988    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.102    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.216    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.330    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.569 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.781     6.349    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp[31]
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.302     6.651 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.651    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.052 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.052    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.323 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.526     7.850    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp
    SLICE_X35Y70         LUT3 (Prop_lut3_I2_O)        0.373     8.223 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.705     8.927    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.474     9.653    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[0]/C
                         clock pessimism              0.229     9.882    
                         clock uncertainty           -0.111     9.771    
    SLICE_X34Y65         FDRE (Setup_fdre_C_R)       -0.524     9.247    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 3.286ns (55.308%)  route 2.655ns (44.692%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 9.653 - 7.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.692     2.986    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X29Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.456     3.442 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.644     4.086    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X29Y65         LUT1 (Prop_lut1_I0_O)        0.124     4.210 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.210    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.760 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.760    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.874    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.988 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.988    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.102    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.216    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.330    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.569 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.781     6.349    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp[31]
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.302     6.651 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.651    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.052 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.052    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.323 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.526     7.850    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp
    SLICE_X35Y70         LUT3 (Prop_lut3_I2_O)        0.373     8.223 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.705     8.927    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.474     9.653    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X34Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[1]/C
                         clock pessimism              0.229     9.882    
                         clock uncertainty           -0.111     9.771    
    SLICE_X34Y65         FDRE (Setup_fdre_C_R)       -0.524     9.247    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.837%)  route 0.222ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.551     0.887    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X33Y24         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/Q
                         net (fo=1, routed)           0.222     1.250    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/M_Data[2]
    RAMB18_X2Y8          RAMB18E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.857     1.223    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_s2mm_aclk
    RAMB18_X2Y8          RAMB18E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.280     0.943    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.239    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y44          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.236    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.214    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y44          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.236    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.214    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y44          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.236    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.214    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y44          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.236    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.214    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y44          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.236    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.214    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y44          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.236    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y44          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y44          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.214    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y44          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.236    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y44          RAMS32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y44          RAMS32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y44          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.214    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y44          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.236    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y44          RAMS32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y44          RAMS32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y44          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.214    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.221%)  route 0.128ns (31.780%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.580     0.916    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X66Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.128     1.207    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[16]_0[12]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.252 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.252    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[13]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.317 r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.317    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X65Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.854     1.220    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X65Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.105     1.295    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/hsvInst/hueDivider/div_gen_d2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y26  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y24  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y23  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y23  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y27  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y27  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y25  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y25  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y26  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X3Y22  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/pointOfInterestInst/gridLockFifo_int/Mem_reg_7/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y37   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y37   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y37   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y37   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y37   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y37   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y37   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y37   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y47   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y47   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y47   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X4Y47   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y44   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y44   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y44   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y44   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y44   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y44   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y44   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y44   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 1.744ns (21.086%)  route 6.527ns (78.914%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 15.821 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.844     3.138    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.357     6.013    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X28Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.961     8.098    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.124     8.222 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.682     8.904    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X36Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.028 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.826     9.854    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X36Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.978 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.701    10.679    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    11.409 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.409    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.643    15.821    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.281    16.102    
                         clock uncertainty           -0.198    15.904    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.062    15.966    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 1.685ns (20.519%)  route 6.527ns (79.481%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 15.821 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.844     3.138    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.357     6.013    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X28Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.961     8.098    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.124     8.222 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.682     8.904    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X36Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.028 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.826     9.854    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X36Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.978 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.701    10.679    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    11.350 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.350    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_1
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.643    15.821    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.281    16.102    
                         clock uncertainty           -0.198    15.904    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.062    15.966    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 1.562ns (19.310%)  route 6.527ns (80.690%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 15.821 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.844     3.138    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.357     6.013    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X28Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.961     8.098    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.124     8.222 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.682     8.904    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X36Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.028 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.826     9.854    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X36Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.978 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.701    10.679    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    11.227 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.227    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_2
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.643    15.821    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.281    16.102    
                         clock uncertainty           -0.198    15.904    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.062    15.966    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 1.385ns (17.505%)  route 6.527ns (82.495%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 15.821 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.844     3.138    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.357     6.013    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X28Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.961     8.098    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.124     8.222 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.682     8.904    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X36Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.028 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.826     9.854    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X36Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.978 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.701    10.679    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    11.050 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.050    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_3
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.643    15.821    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X37Y118        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/C
                         clock pessimism              0.281    16.102    
                         clock uncertainty           -0.198    15.904    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.062    15.966    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 0.952ns (12.183%)  route 6.862ns (87.817%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 15.862 - 12.999 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.886     3.180    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y113        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=74, routed)          3.944     7.580    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/bus2ip_addr_i_reg[6][2]
    SLICE_X39Y128        LUT4 (Prop_lut4_I3_O)        0.124     7.704 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_rdata_i[4]_i_8/O
                         net (fo=1, routed)           0.573     8.277    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_rdata_i[4]_i_8_n_0
    SLICE_X39Y128        LUT6 (Prop_lut6_I5_O)        0.124     8.401 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_rdata_i[4]_i_4/O
                         net (fo=1, routed)           1.145     9.546    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/adr_i_reg[3]
    SLICE_X36Y126        LUT6 (Prop_lut6_I2_O)        0.124     9.670 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_2/O
                         net (fo=1, routed)           1.200    10.870    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.124    10.994 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000    10.994    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[27]
    SLICE_X30Y126        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.684    15.862    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y126        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.247    16.109    
                         clock uncertainty           -0.198    15.911    
    SLICE_X30Y126        FDRE (Setup_fdre_C_D)        0.081    15.992    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.992    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 2.055ns (26.939%)  route 5.573ns (73.061%))
  Logic Levels:           4  (CARRY4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 15.865 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.844     3.138    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.729     7.385    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_aresetn
    SLICE_X32Y127        LUT5 (Prop_lut5_I1_O)        0.150     7.535 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2__1/O
                         net (fo=3, routed)           0.658     8.192    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/RESET_FLOPS[3].RST_FLOPS
    SLICE_X31Y128        LUT5 (Prop_lut5_I0_O)        0.323     8.515 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.312     8.827    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X31Y128        LUT5 (Prop_lut5_I0_O)        0.332     9.159 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.875    10.034    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X30Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    10.766 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.766    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X30Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.687    15.865    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X30Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.247    16.112    
                         clock uncertainty           -0.198    15.914    
    SLICE_X30Y128        FDRE (Setup_fdre_C_D)        0.109    16.023    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         16.023    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 1.991ns (26.321%)  route 5.573ns (73.679%))
  Logic Levels:           4  (CARRY4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 15.865 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.844     3.138    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.729     7.385    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_aresetn
    SLICE_X32Y127        LUT5 (Prop_lut5_I1_O)        0.150     7.535 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2__1/O
                         net (fo=3, routed)           0.658     8.192    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/RESET_FLOPS[3].RST_FLOPS
    SLICE_X31Y128        LUT5 (Prop_lut5_I0_O)        0.323     8.515 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.312     8.827    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X31Y128        LUT5 (Prop_lut5_I0_O)        0.332     9.159 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.875    10.034    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X30Y128        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.702 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.702    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_1
    SLICE_X30Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.687    15.865    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X30Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.247    16.112    
                         clock uncertainty           -0.198    15.914    
    SLICE_X30Y128        FDRE (Setup_fdre_C_D)        0.109    16.023    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         16.023    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 1.874ns (25.163%)  route 5.573ns (74.837%))
  Logic Levels:           4  (CARRY4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 15.865 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.844     3.138    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          3.729     7.385    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/s_axi_aresetn
    SLICE_X32Y127        LUT5 (Prop_lut5_I1_O)        0.150     7.535 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2__1/O
                         net (fo=3, routed)           0.658     8.192    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/RESET_FLOPS[3].RST_FLOPS
    SLICE_X31Y128        LUT5 (Prop_lut5_I0_O)        0.323     8.515 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.312     8.827    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X31Y128        LUT5 (Prop_lut5_I0_O)        0.332     9.159 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.875    10.034    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X30Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    10.585 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.585    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_2
    SLICE_X30Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.687    15.865    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X30Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.247    16.112    
                         clock uncertainty           -0.198    15.914    
    SLICE_X30Y128        FDRE (Setup_fdre_C_D)        0.109    16.023    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         16.023    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 1.623ns (22.985%)  route 5.438ns (77.015%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 15.823 - 12.999 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.879     3.173    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X31Y119        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.419     3.592 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/Q
                         net (fo=9, routed)           1.659     5.251    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[5]
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.299     5.550 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/clk_cnt_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.550    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/S[1]
    SLICE_X30Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.083 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_carry/CO[3]
                         net (fo=2, routed)           1.577     7.660    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/CO[0]
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.124     7.784 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int[0]_i_7/O
                         net (fo=2, routed)           0.462     8.246    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/stop_scl_reg_reg_0
    SLICE_X39Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.370 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)           0.959     9.329    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X35Y118        LUT2 (Prop_lut2_I0_O)        0.124     9.453 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.781    10.234    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X32Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.645    15.823    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X32Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/C
                         clock pessimism              0.247    16.070    
                         clock uncertainty           -0.198    15.872    
    SLICE_X32Y117        FDRE (Setup_fdre_C_CE)      -0.169    15.703    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]
  -------------------------------------------------------------------
                         required time                         15.703    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 1.623ns (22.985%)  route 5.438ns (77.015%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 15.823 - 12.999 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.879     3.173    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X31Y119        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.419     3.592 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[4]/Q
                         net (fo=9, routed)           1.659     5.251    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[5]
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.299     5.550 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/clk_cnt_en1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.550    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/S[1]
    SLICE_X30Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.083 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_carry/CO[3]
                         net (fo=2, routed)           1.577     7.660    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/CO[0]
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.124     7.784 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/REG_INTERFACE_I/q_int[0]_i_7/O
                         net (fo=2, routed)           0.462     8.246    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/stop_scl_reg_reg_0
    SLICE_X39Y118        LUT6 (Prop_lut6_I3_O)        0.124     8.370 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)           0.959     9.329    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X35Y118        LUT2 (Prop_lut2_I0_O)        0.124     9.453 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.781    10.234    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X32Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         1.645    15.823    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X32Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[9]/C
                         clock pessimism              0.247    16.070    
                         clock uncertainty           -0.198    15.872    
    SLICE_X32Y117        FDRE (Setup_fdre_C_CE)      -0.169    15.703    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[9]
  -------------------------------------------------------------------
                         required time                         15.703    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  5.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.146%)  route 0.186ns (56.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.631     0.967    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X35Y129        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y129        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.186     1.294    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X36Y129        SRL16E                                       r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.899     1.265    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X36Y129        SRL16E                                       r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.268     0.997    
    SLICE_X36Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.180    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/Rc_fifo_rd_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.628     0.964    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/s_axi_aclk
    SLICE_X43Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/Rc_fifo_rd_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/Rc_fifo_rd_d_reg/Q
                         net (fo=6, routed)           0.068     1.173    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/Rc_fifo_rd_d
    SLICE_X42Y128        LUT6 (Prop_lut6_I2_O)        0.045     1.218 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_1__1/O
                         net (fo=1, routed)           0.000     1.218    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/D_0
    SLICE_X42Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.898     1.264    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X42Y128        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF/C
                         clock pessimism             -0.287     0.977    
    SLICE_X42Y128        FDRE (Hold_fdre_C_D)         0.120     1.097    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.650     0.986    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X29Y119        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDRE (Prop_fdre_C_Q)         0.141     1.127 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.183    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X29Y119        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.920     1.286    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X29Y119        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.986    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.075     1.061    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.651     0.987    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X27Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.141     1.128 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.184    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X27Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.924     1.290    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X27Y113        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.303     0.987    
    SLICE_X27Y113        FDRE (Hold_fdre_C_D)         0.075     1.062    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.554     0.890    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y89         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y89         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.822     1.188    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y89         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.890    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.075     0.965    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.656     0.992    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X28Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.058     1.191    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X28Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.928     1.294    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X28Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.302     0.992    
    SLICE_X28Y110        FDRE (Hold_fdre_C_D)         0.071     1.063    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.636     0.972    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X44Y111        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.178    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_level_out_d1_cdc_to
    SLICE_X44Y111        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.908     1.274    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X44Y111        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.972    
    SLICE_X44Y111        FDRE (Hold_fdre_C_D)         0.075     1.047    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.656     0.992    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X28Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     1.198    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X28Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.928     1.294    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X28Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.302     0.992    
    SLICE_X28Y110        FDRE (Hold_fdre_C_D)         0.075     1.067    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.627     0.963    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X35Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.191    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip_irpt_enable_reg_reg[7][1]
    SLICE_X34Y125        LUT6 (Prop_lut6_I2_O)        0.045     1.236 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.236    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[30]
    SLICE_X34Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.895     1.261    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y125        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.285     0.976    
    SLICE_X34Y125        FDRE (Hold_fdre_C_D)         0.120     1.096    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/dtre_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.632     0.968    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X39Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/dtre_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/dtre_d1_reg/Q
                         net (fo=1, routed)           0.087     1.196    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/dtre_d1
    SLICE_X38Y117        LUT5 (Prop_lut5_I3_O)        0.045     1.241 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_i_1/O
                         net (fo=1, routed)           0.000     1.241    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_i_1_n_0
    SLICE_X38Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=942, routed)         0.902     1.268    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X38Y117        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
                         clock pessimism             -0.287     0.981    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.120     1.101    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X34Y130   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X34Y130   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X36Y132   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X33Y131   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X37Y132   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X34Y130   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X36Y131   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X37Y131   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X37Y131   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X36Y129   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X36Y129   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X36Y129   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X36Y129   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X36Y129   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X36Y129   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X36Y129   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X36Y129   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X30Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X30Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X34Y127   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X30Y118   zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X30Y118   zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
  To Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        0.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 2.001ns (35.323%)  route 3.664ns (64.677%))
  Logic Levels:           5  (LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 8.283 - 6.735 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.759     1.762    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y3          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      0.882     2.644 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=11, routed)          1.684     4.329    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/dout[1]
    SLICE_X54Y34         LUT3 (Prop_lut3_I0_O)        0.153     4.482 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[1]_i_9/O
                         net (fo=2, routed)           0.979     5.461    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[1]_i_9_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.331     5.792 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.000     5.792    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_8_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     6.006 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.504     6.510    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_6_n_0
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.297     6.807 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.496     7.303    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.427 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.427    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.545     8.283    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y35         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.115     8.398    
                         clock uncertainty           -0.107     8.290    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)        0.077     8.367    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.580ns (11.389%)  route 4.513ns (88.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 8.279 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.846     6.745    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.542     8.279    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X81Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18]/C
                         clock pessimism              0.014     8.293    
                         clock uncertainty           -0.107     8.186    
    SLICE_X81Y84         FDRE (Setup_fdre_C_R)       -0.429     7.757    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.580ns (11.389%)  route 4.513ns (88.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 8.279 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.846     6.745    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.542     8.279    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X81Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][26]/C
                         clock pessimism              0.014     8.293    
                         clock uncertainty           -0.107     8.186    
    SLICE_X81Y84         FDRE (Setup_fdre_C_R)       -0.429     7.757    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][26]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.580ns (11.618%)  route 4.412ns (88.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 8.281 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.746     6.644    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X82Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.544     8.281    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X82Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][18]/C
                         clock pessimism              0.014     8.295    
                         clock uncertainty           -0.107     8.188    
    SLICE_X82Y85         FDRE (Setup_fdre_C_R)       -0.524     7.664    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][18]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.580ns (11.618%)  route 4.412ns (88.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 8.281 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.746     6.644    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X82Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.544     8.281    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X82Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]/C
                         clock pessimism              0.014     8.295    
                         clock uncertainty           -0.107     8.188    
    SLICE_X82Y85         FDRE (Setup_fdre_C_R)       -0.524     7.664    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.580ns (11.700%)  route 4.377ns (88.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.280 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.711     6.609    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X80Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.543     8.280    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X80Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][18]/C
                         clock pessimism              0.014     8.294    
                         clock uncertainty           -0.107     8.187    
    SLICE_X80Y86         FDRE (Setup_fdre_C_R)       -0.429     7.758    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][18]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.580ns (11.700%)  route 4.377ns (88.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.280 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.711     6.609    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X80Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.543     8.280    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X80Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][21]/C
                         clock pessimism              0.014     8.294    
                         clock uncertainty           -0.107     8.187    
    SLICE_X80Y86         FDRE (Setup_fdre_C_R)       -0.429     7.758    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][21]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.580ns (11.700%)  route 4.377ns (88.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.280 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.711     6.609    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X80Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.543     8.280    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X80Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]/C
                         clock pessimism              0.014     8.294    
                         clock uncertainty           -0.107     8.187    
    SLICE_X80Y86         FDRE (Setup_fdre_C_R)       -0.429     7.758    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.580ns (11.700%)  route 4.377ns (88.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.280 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.711     6.609    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X80Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.543     8.280    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X80Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][26]/C
                         clock pessimism              0.014     8.294    
                         clock uncertainty           -0.107     8.187    
    SLICE_X80Y86         FDRE (Setup_fdre_C_R)       -0.429     7.758    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][26]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 0.580ns (11.955%)  route 4.271ns (88.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 8.281 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X40Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          0.667     2.775    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1002, routed)        3.605     6.503    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.544     8.281    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X82Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][18]/C
                         clock pessimism              0.014     8.295    
                         clock uncertainty           -0.107     8.188    
    SLICE_X82Y86         FDRE (Setup_fdre_C_R)       -0.524     7.664    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][18]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  1.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.261ns (60.567%)  route 0.170ns (39.433%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.554     0.556    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][27]/Q
                         net (fo=1, routed)           0.170     0.867    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[137]
    SLICE_X50Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3/O
                         net (fo=1, routed)           0.000     0.912    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3_n_0
    SLICE_X50Y86         MUXF7 (Prop_muxf7_I1_O)      0.075     0.987 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_i_1/O
                         net (fo=1, routed)           0.000     0.987    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_36
    SLICE_X50Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.817     0.819    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.134     0.948    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.876%)  route 0.193ns (54.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]/Q
                         net (fo=2, routed)           0.193     0.909    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[1013]
    SLICE_X46Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.819     0.821    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.052     0.868    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.345%)  route 0.223ns (51.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]/Q
                         net (fo=2, routed)           0.223     0.939    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28][13]
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][16]_i_1/O
                         net (fo=1, routed)           0.000     0.984    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16]
    SLICE_X46Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.821     0.823    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X46Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.121     0.939    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.657%)  route 0.183ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.549     0.551    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y83         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDSE (Prop_fdse_C_Q)         0.148     0.699 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/Q
                         net (fo=1, routed)           0.183     0.882    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[25][22]
    SLICE_X48Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.818     0.820    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X48Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[10]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.022     0.837    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.248ns (59.947%)  route 0.166ns (40.054%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.556     0.558    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/Q
                         net (fo=1, routed)           0.166     0.864    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20[26]
    SLICE_X52Y90         LUT5 (Prop_lut5_I4_O)        0.045     0.909 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2/O
                         net (fo=1, routed)           0.000     0.909    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2_n_0
    SLICE_X52Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     0.971 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1/O
                         net (fo=1, routed)           0.000     0.971    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.821     0.823    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y90         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105     0.923    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.060%)  route 0.217ns (56.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y84         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22]/Q
                         net (fo=2, routed)           0.217     0.933    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[1014]
    SLICE_X49Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.818     0.820    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][22]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.066     0.881    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][22]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.712%)  route 0.199ns (57.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y84         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDSE (Prop_fdse_C_Q)         0.148     0.700 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26]/Q
                         net (fo=2, routed)           0.199     0.898    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[1018]
    SLICE_X49Y82         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.818     0.820    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y82         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X49Y82         FDSE (Hold_fdse_C_D)         0.017     0.832    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.580%)  route 0.255ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.555     0.557    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y87         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][27]/Q
                         net (fo=2, routed)           0.255     0.953    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[1051]
    SLICE_X50Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.815     0.817    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.060     0.872    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.208ns (45.692%)  route 0.247ns (54.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.542     0.544    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y76         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][9]/Q
                         net (fo=2, routed)           0.247     0.955    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[108]
    SLICE_X48Y76         LUT3 (Prop_lut3_I2_O)        0.044     0.999 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][9]_i_1/O
                         net (fo=1, routed)           0.000     0.999    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]
    SLICE_X48Y76         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.811     0.813    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y76         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X48Y76         FDRE (Hold_fdre_C_D)         0.107     0.915    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.250ns (51.357%)  route 0.237ns (48.643%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.552     0.554    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21]/Q
                         net (fo=1, routed)           0.237     0.931    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[108]
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.976 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3/O
                         net (fo=1, routed)           0.000     0.976    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_0
    SLICE_X50Y86         MUXF7 (Prop_muxf7_I1_O)      0.064     1.040 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1/O
                         net (fo=1, routed)           0.000     1.040    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_42
    SLICE_X50Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.817     0.819    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y86         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.134     0.948    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.735       4.159      RAMB36_X3Y3      zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y0    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y19     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y17     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y4      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y9      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y8      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y11     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y88     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y99     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y88     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y88     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 20.816 }
Period(ns):         41.633
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.633      39.477     BUFGCTRL_X0Y1    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.633      40.384     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.633      171.727    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y3    zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       24.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.625ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.281ns  (logic 0.518ns (40.428%)  route 0.763ns (59.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.763     1.281    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[3]
    SLICE_X29Y112        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y112        FDRE (Setup_fdre_C_D)       -0.092    25.906    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         25.906    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 24.625    

Slack (MET) :             24.644ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.136ns  (logic 0.478ns (42.061%)  route 0.658ns (57.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.658     1.136    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[5]
    SLICE_X29Y112        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y112        FDRE (Setup_fdre_C_D)       -0.218    25.780    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         25.780    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                 24.644    

Slack (MET) :             24.646ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.561%)  route 0.619ns (56.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y123                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X26Y123        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.619     1.097    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[9]
    SLICE_X29Y124        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)       -0.255    25.743    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         25.743    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 24.646    

Slack (MET) :             24.647ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.137ns  (logic 0.478ns (42.058%)  route 0.659ns (57.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.659     1.137    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[8]
    SLICE_X29Y112        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y112        FDRE (Setup_fdre_C_D)       -0.214    25.784    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         25.784    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 24.647    

Slack (MET) :             24.659ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.453%)  route 0.622ns (56.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X34Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.622     1.100    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[6]
    SLICE_X33Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X33Y110        FDRE (Setup_fdre_C_D)       -0.239    25.759    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 24.659    

Slack (MET) :             24.669ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.090ns  (logic 0.478ns (43.835%)  route 0.612ns (56.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y123                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X26Y123        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.612     1.090    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[7]
    SLICE_X29Y124        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)       -0.239    25.759    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 24.669    

Slack (MET) :             24.671ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.944%)  route 0.610ns (56.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.610     1.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[6]
    SLICE_X29Y112        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y112        FDRE (Setup_fdre_C_D)       -0.239    25.759    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 24.671    

Slack (MET) :             24.673ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.161%)  route 0.629ns (56.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X34Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.629     1.107    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[5]
    SLICE_X33Y110        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X33Y110        FDRE (Setup_fdre_C_D)       -0.218    25.780    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         25.780    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 24.673    

Slack (MET) :             24.675ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.286%)  route 0.601ns (55.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y123                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X26Y123        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.601     1.079    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[4]
    SLICE_X27Y124        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X27Y124        FDRE (Setup_fdre_C_D)       -0.244    25.754    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 24.675    

Slack (MET) :             24.677ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.082ns  (logic 0.478ns (44.187%)  route 0.604ns (55.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119                                     0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X26Y119        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.604     1.082    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[6]
    SLICE_X27Y119        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X27Y119        FDRE (Setup_fdre_C_D)       -0.239    25.759    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 24.677    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.621%)  route 4.445ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.954     8.025    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y78         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.467     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y78         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-1]/C
                         clock pessimism              0.229     9.875    
                         clock uncertainty           -0.111     9.764    
    SLICE_X32Y78         FDPE (Recov_fdpe_C_PRE)     -0.361     9.403    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-1]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.621%)  route 4.445ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.954     8.025    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y78         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.467     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y78         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-2]/C
                         clock pessimism              0.229     9.875    
                         clock uncertainty           -0.111     9.764    
    SLICE_X32Y78         FDPE (Recov_fdpe_C_PRE)     -0.361     9.403    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-2]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.621%)  route 4.445ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.954     8.025    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y78         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.467     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y78         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][1]/C
                         clock pessimism              0.229     9.875    
                         clock uncertainty           -0.111     9.764    
    SLICE_X32Y78         FDPE (Recov_fdpe_C_PRE)     -0.361     9.403    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][1]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.621%)  route 4.445ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.954     8.025    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y78         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.467     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y78         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][2]/C
                         clock pessimism              0.229     9.875    
                         clock uncertainty           -0.111     9.764    
    SLICE_X32Y78         FDPE (Recov_fdpe_C_PRE)     -0.361     9.403    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][2]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.621%)  route 4.445ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.954     8.025    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y78         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.467     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y78         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][3]/C
                         clock pessimism              0.229     9.875    
                         clock uncertainty           -0.111     9.764    
    SLICE_X32Y78         FDPE (Recov_fdpe_C_PRE)     -0.319     9.445    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][3]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.621%)  route 4.445ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.954     8.025    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y78         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.467     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y78         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][1]/C
                         clock pessimism              0.229     9.875    
                         clock uncertainty           -0.111     9.764    
    SLICE_X32Y78         FDPE (Recov_fdpe_C_PRE)     -0.319     9.445    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][1]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.621%)  route 4.445ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.954     8.025    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y78         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.467     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y78         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][2]/C
                         clock pessimism              0.229     9.875    
                         clock uncertainty           -0.111     9.764    
    SLICE_X32Y78         FDPE (Recov_fdpe_C_PRE)     -0.319     9.445    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][2]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.642ns (12.621%)  route 4.445ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.954     8.025    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y78         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.467     9.646    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y78         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][3]/C
                         clock pessimism              0.229     9.875    
                         clock uncertainty           -0.111     9.764    
    SLICE_X32Y78         FDPE (Recov_fdpe_C_PRE)     -0.319     9.445    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k4][3]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.642ns (12.772%)  route 4.385ns (87.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 9.641 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.894     7.965    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y75         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.462     9.641    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y75         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-3]/C
                         clock pessimism              0.229     9.870    
                         clock uncertainty           -0.111     9.759    
    SLICE_X32Y75         FDPE (Recov_fdpe_C_PRE)     -0.361     9.398    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][-3]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.642ns (12.772%)  route 4.385ns (87.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 9.641 - 7.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.644     2.938    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          1.491     4.947    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aresetn
    SLICE_X86Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/tpd1[vTap1x][7]_i_1/O
                         net (fo=1798, routed)        2.894     7.965    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/SR[0]
    SLICE_X32Y75         FDPE                                         f  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       1.462     9.641    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/m_axis_mm2s_aclk
    SLICE_X32Y75         FDPE                                         r  zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][0]/C
                         clock pessimism              0.229     9.870    
                         clock uncertainty           -0.111     9.759    
    SLICE_X32Y75         FDPE (Recov_fdpe_C_PRE)     -0.361     9.398    zynq_soc_i/PS_VIDEO/D5M/VFP/U0/frameProcessInst/colorCorrectionInst/cc_reg[ccSf][k3][0]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.624%)  route 0.161ns (53.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.623     0.959    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y38          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.161     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X2Y37          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.891     1.257    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y37          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.624%)  route 0.161ns (53.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.623     0.959    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y38          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.161     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X2Y37          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.891     1.257    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y37          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.973    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.626     0.962    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.164     1.126 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.125     1.251    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X3Y49          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.896     1.262    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y49          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X3Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.626     0.962    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.164     1.126 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.125     1.251    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X3Y49          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.896     1.262    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y49          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.978    
    SLICE_X3Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.595     0.931    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y41          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     1.245    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X8Y41          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.864     1.230    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y41          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.877    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.595     0.931    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y41          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     1.245    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X8Y41          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.864     1.230    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y41          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.877    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.626     0.962    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.164     1.126 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.125     1.251    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X3Y49          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.896     1.262    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y49          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.284     0.978    
    SLICE_X3Y49          FDPE (Remov_fdpe_C_PRE)     -0.095     0.883    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.270%)  route 0.150ns (47.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.621     0.957    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y36          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDPE (Prop_fdpe_C_Q)         0.164     1.121 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.150     1.270    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y37          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.890     1.256    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y37          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.973    
    SLICE_X6Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.902    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.270%)  route 0.150ns (47.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.621     0.957    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y36          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDPE (Prop_fdpe_C_Q)         0.164     1.121 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.150     1.270    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y37          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.890     1.256    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y37          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.283     0.973    
    SLICE_X6Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.902    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.270%)  route 0.150ns (47.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.621     0.957    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y36          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDPE (Prop_fdpe_C_Q)         0.164     1.121 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.150     1.270    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y37          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16460, routed)       0.890     1.256    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y37          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.283     0.973    
    SLICE_X6Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.902    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        3.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.773ns (28.216%)  route 1.967ns (71.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 8.223 - 6.735 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.648     1.651    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X46Y22         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.478     2.129 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     2.982    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.295     3.277 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.113     4.391    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X47Y15         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.485     8.223    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y15         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.149     8.372    
                         clock uncertainty           -0.107     8.264    
    SLICE_X47Y15         FDPE (Recov_fdpe_C_PRE)     -0.359     7.905    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.773ns (28.216%)  route 1.967ns (71.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 8.223 - 6.735 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.648     1.651    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X46Y22         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.478     2.129 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     2.982    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.295     3.277 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.113     4.391    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X47Y15         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.485     8.223    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y15         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.149     8.372    
                         clock uncertainty           -0.107     8.264    
    SLICE_X47Y15         FDPE (Recov_fdpe_C_PRE)     -0.359     7.905    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.773ns (34.035%)  route 1.498ns (65.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.219 - 6.735 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.648     1.651    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X46Y22         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.478     2.129 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     2.982    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.295     3.277 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.645     3.922    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X46Y18         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.481     8.219    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y18         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.149     8.368    
                         clock uncertainty           -0.107     8.260    
    SLICE_X46Y18         FDPE (Recov_fdpe_C_PRE)     -0.361     7.899    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 8.215 - 6.735 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.648     1.651    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDPE (Prop_fdpe_C_Q)         0.419     2.070 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.580     2.650    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X45Y22         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.477     8.215    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.149     8.364    
                         clock uncertainty           -0.107     8.256    
    SLICE_X45Y22         FDPE (Recov_fdpe_C_PRE)     -0.534     7.722    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                  5.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDPE (Prop_fdpe_C_Q)         0.128     0.680 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     0.862    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X45Y22         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.814     0.816    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.251     0.565    
    SLICE_X45Y22         FDPE (Remov_fdpe_C_PRE)     -0.149     0.416    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.712%)  route 0.440ns (70.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.197     0.890    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.935 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.243     1.178    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X46Y18         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.818     0.820    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y18         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.251     0.569    
    SLICE_X46Y18         FDPE (Remov_fdpe_C_PRE)     -0.071     0.498    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.355%)  route 0.610ns (76.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.197     0.890    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.935 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.413     1.348    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X47Y15         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.821     0.823    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y15         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.251     0.572    
    SLICE_X47Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     0.477    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.355%)  route 0.610ns (76.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDPE (Prop_fdpe_C_Q)         0.141     0.693 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.197     0.890    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.935 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.413     1.348    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X47Y15         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.821     0.823    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y15         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.251     0.572    
    SLICE_X47Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     0.477    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.871    





