digraph "CFG for 'vec_atanf' function" {
	label="CFG for 'vec_atanf' function";

	Node0x53196d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %36\l|{<s0>T|<s1>F}}"];
	Node0x53196d0:s0 -> Node0x531a470;
	Node0x53196d0:s1 -> Node0x531b6e0;
	Node0x531a470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = tail call float @llvm.fabs.f32(float %17)\l  %19 = fcmp ogt float %18, 1.000000e+00\l  %20 = tail call float @llvm.amdgcn.rcp.f32(float %18)\l  %21 = select i1 %19, float %20, float %18\l  %22 = fmul float %21, %21\l  %23 = tail call float @llvm.fmuladd.f32(float %22, float 0x3F65A54B00000000,\l... float 0xBF8F4B2180000000)\l  %24 = tail call float @llvm.fmuladd.f32(float %22, float %23, float\l... 0x3FA53F67E0000000)\l  %25 = tail call float @llvm.fmuladd.f32(float %22, float %24, float\l... 0xBFB2FA9AE0000000)\l  %26 = tail call float @llvm.fmuladd.f32(float %22, float %25, float\l... 0x3FBB263640000000)\l  %27 = tail call float @llvm.fmuladd.f32(float %22, float %26, float\l... 0xBFC22C1CC0000000)\l  %28 = tail call float @llvm.fmuladd.f32(float %22, float %27, float\l... 0x3FC99717E0000000)\l  %29 = tail call float @llvm.fmuladd.f32(float %22, float %28, float\l... 0xBFD5554C40000000)\l  %30 = fmul float %22, %29\l  %31 = tail call float @llvm.fmuladd.f32(float %21, float %30, float %21)\l  %32 = fsub float 0x3FF921FB60000000, %31\l  %33 = select i1 %19, float %32, float %31\l  %34 = tail call float @llvm.copysign.f32(float %33, float %17)\l  %35 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %34, float addrspace(1)* %35, align 4, !tbaa !7\l  br label %36\l}"];
	Node0x531a470 -> Node0x531b6e0;
	Node0x531b6e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  ret void\l}"];
}
