id,sha,author,date,issue,message,file,content
0,c28c5d09b9a547fd16ef819a5ad9a9509dd84026,en Marshall <ben.marshall@bristol.ac.uk>, 2021-07-30 12:43:54 +0100, , scalar crypto v0.9.4 arch review entropy source update post arch review update entropy source new address 0x546 removed old reference mentropy mnoise throw invalid opcode exception reading without writing missing mseccfg register skes bit waiting rest register implemented branch master branch date origin master change committed modified riscv encoding.h modified riscv modified riscv processor.cc,,
1,9d022a50da53a6e1ce8ba2dcfa73c2df8ead9d9d,arcfedorow <mark.fedorov@cloudbear.ru>, 2021-07-31 00:27:04 +0300, , rvk sign extension sha256 insns 761,,
2,13ce3cb1eedb337eee3f45ffdf2e32332a22d50d,ndrew Waterman <andrew@sifive.com>, 2021-07-29 17:42:34 -0700, , enable precompiled header using clang,,
3,74d3e4d771049884c9d7fd414777efacaddf68f5,ndrew Waterman <andrew@sifive.com>, 2021-07-29 17:05:37 -0700, , significantly speed compilation disassembler factor common instruction pattern function tha much static code need compiled,,
4,2021fdb41f533882605e9cefc30567ed2fb0aead,ndrew Waterman <andrew@sifive.com>, 2021-07-28 17:54:49 -0700, , add noreturn macro,,
5,25eb657276e0a6158339cccffdbb72c52d3f6dd8,ndrew Waterman <andrew@sifive.com>, 2021-07-28 17:11:06 -0700, , inline execute_insn,,
6,c8e510ec65e401832a1a3d8493a20b6b6705f957,ndrew Waterman <andrew@sifive.com>, 2021-07-28 17:04:21 -0700, , significantly speed compilation gcc precompiled header broken compiled fpic setting rest code fix making everything use fpic,,
7,74b49a97fe4b381ad0e81b1e3240153a98f587af,ndrew Waterman <andrew@sifive.com>, 2021-07-28 16:28:16 -0700, , update disassembly reflect renamed vector instruction,,
8,acf3d947117be834f271673e68eecb8a6c33bef9,ndrew Waterman <andrew@sifive.com>, 2021-07-28 16:22:35 -0700, , update encoding.h,,
9,b0a2222b2ad9dc4f2bca0f54c68a9b00b8d89b1e,ndrew Waterman <andrew@sifive.com>, 2021-07-28 15:01:14 -0700,759, merge pull request 759 ben marshall scalar crypto scalar crypto post arch review update,,
10,8e023fa06a47cca7c7da50b5358ed9dc48f579f9,en Marshall <ben.marshall@bristol.ac.uk>, 2021-07-28 11:50:57 +0100, , scalar crypto remove remaining _only code remove remaining code allowed spike differentiate rv32 rv64 instruction share encoding branch scalar crypto change committed modified disasm disasm.cc modified riscv processor.cc,,
11,a4eefd3fe6e99e63664bee49d6994221debbd0ea,en Marshall <ben.marshall@bristol.ac.uk>, 2021-07-28 11:24:59 +0100, , scalar crypto remove declare_rv _only macro encoding.h longer needed since none scalar crypto instruction overlap encoding code removed relation letting spike handle overlapped rv32 instruction done subsequent commits downstream scalar crypto work gated branch scalar crypto change committed modified riscv encoding.h,,
12,1b158981c550d1eabeb3df065ce3b3cfd5ccf55d,en Marshall <ben.marshall@bristol.ac.uk>, 2021-07-28 11:10:21 +0100, , scalar crypto fix sign extension sm3 sm4 instrs branch scalar crypto change committed modified riscv insns sm3p0.h modified riscv insns sm3p1.h modified riscv insns sm4ed.h modified riscv insns sm4ks.h,,
13,41c5e459a3c36413545bc87bafa373a089d07535,en Marshall <ben.marshall@bristol.ac.uk>, 2021-07-28 11:09:46 +0100, , scalar crypto aes32 encoding change post arch review aes32 encoding nolonger overlap aes64 encoding branch scalar crypto change committed modified riscv encoding.h,,
14,a13051f5406ee0cfd88d5d26cba8fe2587370a92,hunPing Chung <cpchung@pllab.cs.nthu.edu.tw>, 2021-07-28 17:36:58 +0800,755, merge pull request 755 marcfedorow rvp rvp fixed rv32 legality issue,,
15,cac2612c1a736caa9ff56585515cedb737f23b77,ark Fedorov <mark.fedorov@cloudbear.ru>, 2021-07-27 11:21:26 +0300, , required ext smal insn,,
16,95a0a3a9e3dde1bdb18fe972013cca4cd9b78036,ndrew Waterman <andrew@sifive.com>, 2021-07-26 14:16:40 -0700, , fix several bug extension register pair handling word swapped based enddianness lower numbered register always hold low order bit check alignment also fix buffer overflow handle correctly read zero discard writes,,
17,6de25efd238f4d55f067f11f2cb1182c775751eb,ark Fedorov <mark.fedorov@cloudbear.ru>, 2021-07-26 19:41:47 +0300, , fixed rv32 legality issue,,
18,5aec3dd51998ed5e99100094facd59d246ed0eca,ndrew Waterman <andrew@sifive.com>, 2021-07-26 07:13:12 -0700,754, merge pull request 754 chihminchao clean vqmac vdot decode remove quad related macro define,,
19,ffcbc2767f2f243320ca9c2f74f0e682330962cc,hih-Min Chao <chihmin.chao@sifive.com>, 2021-07-26 06:56:45 -0700, , decode remove quad related macro define let git keep legacy code signed chih min chao chihmin.chao sifive.com,,
20,39070797c1239dd18d286b500c8c76cc02783c47,ndrew Waterman <andrew@sifive.com>, 2021-07-22 15:38:19 -0700, , merge branch daniellustig nonleaf_dau,,
21,ec57c389f31fe433bee0e1888e2e158c6fa22a79,ndrew Waterman <andrew@sifive.com>, 2021-07-22 15:37:50 -0700, , non leaf ptes reserved continuation,,
22,a9c10bdaee4d88ca89d15565f08701ad0783c974,ndrew Waterman <andrew@sifive.com>, 2021-07-22 15:37:11 -0700, , merge branch nonleaf_dau http github.com daniellustig riscv isa sim daniellustig nonleaf_dau,,
23,b26b05256f4b5bbd6355f7b68bd285ecd5571a6e,ndrew Waterman <andrew@sifive.com>, 2021-07-22 14:44:50 -0700,751, merge pull request 751 riscv fix hlvx fix hlvx,,
24,80be4e21c3af7fe2966788ce538d3e3c3b0d60e3,an Lustig <dlustig@nvidia.com>, 2021-07-22 07:36:18 -0400,352, non leaf ptes reserved ... hence trigger page fault thanks pdonahue ventana pointing http github.com riscv riscv test issue 352,,
25,9cfc3e7fef7b29f6b53879d7c91c35459d9b493d,ndrew Waterman <andrew@sifive.com>, 2021-07-21 18:51:41 -0700, , fix hypervisor mxr sum vsstatus.mxr applies first stage translation mstatus.mxr applies mstatus.sum apply vsstatus.sum doe,,
26,4deb3750337d93663333ca5f643004120b7d9c7d,ndrew Waterman <andrew@sifive.com>, 2021-07-21 18:29:20 -0700, , fix hlvx permission check require permission rather,,
27,cea9eb4a138590b9204c593e9ee61a6e1a6c6753,ndrew Waterman <andrew@sifive.com>, 2021-07-21 17:57:01 -0700, , simplify possibly fix handling hlv hsv tlb access previous scheme flushed tlb hlv hsv think slightly wrong case debug trigger match tlb get refilled trigger exception get thrown might reached second tlb flush entry could linger instead flushing simply access tlb refill tlb instruction trigger exception case effect perform full table walk cache result,,
28,be5d4caa0fc66bdd614f9407c003417725e7cee8,ndrew Waterman <andrew@sifive.com>, 2021-07-21 17:01:40 -0700, , hlv hsv instruction respect spvp even debug mode,,
29,cb8f09a4d6fed30527fdd832b885c898b4591a5f,aniel Lustig <dlustig@nvidia.com>, 2021-07-20 13:30:16 -0400, , priv virtual memory update 750 priv virtual memory update priv 1.12 requires page fault address translation process reach pte reserved bit set svpbmt two pte bit otherwise effect spike since spike sequentially consistent doe model pmas add svinval instruction even though updated riscv opcodes separately merged new defines riscv encoding.h manually riscv opcodes seems step ahead riscv isa sim vector opcodes causing conflict regenerating encoding.h ... get fixed encoding.h get regenerated automatically remove avoid conflict svinval use include rather copying code svinval function implemented way mimic sfence hfence instruction thanks aswaterman suggestion,,
30,ec6f7b08ff59929313de1cff90973f34c5747ea9,ndrew Waterman <andrew@sifive.com>, 2021-07-18 12:34:48 -0700,749, merge pull request 749 chihminchao ext handle mislaigned guest ext handle mislaigned guest,,
31,85537580ea071051faee2bef85c3b0ae247cd528,hih-Min Chao <chihmin.chao@sifive.com>, 2021-07-17 13:03:32 -0700, , commitlog add toggle wfi signed chih min chao chihmin.chao sifive.com,,
32,54bff740b79afc71a4d49a01d677285e0289281a,hih-Min Chao <chihmin.chao@sifive.com>, 2021-07-17 12:47:57 -0700,673, ext handle aligned exception guest world discussed aligned exception need update mstata.gva ref http github.com riscv riscv isa manual issue 673 signed chih min chao chihmin.chao sifive.com,,
33,4506ac36121e326f68c3eb9a0c5673a5daa3dc1d,ndrew Waterman <andrew@sifive.com>, 2021-07-16 01:15:17 -0700,746, fix mprv related bug wrong instruction might fetched page load store used within mprv sequence fix using tlb within mprv sequence resolve 746,,
34,009fc7d7c72b6b15fdb5c9cdca88e2b3119480e3,ndrew Waterman <andrew@sifive.com>, 2021-07-13 09:28:21 -0700,743, fix possible hlvx.wu bug 744 need sign extend result rv32 possible fix 743,,
35,f1175fe9b6b7e40f4e7541da46873dc92df90555,arcfedorow <mark.fedorov@cloudbear.ru>, 2021-07-09 18:42:50 +0300, , rvk sign extension aes32 insns 742,,
36,21f4b59d3ae16ebf14752c2dfd580646f7612152,arcfedorow <mark.fedorov@cloudbear.ru>, 2021-07-08 23:09:06 +0300, , fixed range issue 32.u insns see 695 740,,
37,db6f5795270c922d52041fd016261982687dd145,arcfedorow <mark.fedorov@cloudbear.ru>, 2021-07-08 14:42:00 +0300, , sgn extension krypto insns see 682 739,,
38,cc38be9991f3abd0831d141ebff8b4fd7a4990ea,u_Reaper <43989619+dingiso@users.noreply.github.com>, 2021-06-28 08:57:52 +0800, , fix aes64ks1i fix note riscv insns aes64ks1i.h 733 authored luruibo dingiso.oah gmail.com,,
39,218777888c952c0846f8d186ac664dcd26c33c79,ndrew Waterman <andrew@sifive.com>, 2021-06-14 13:54:00 -0700,658, merge pull request 658 scottj97 hyper disable fix disabling hypervisor via misa,,
40,3e2c6136df04117b997cad6bfd93b8b19264f08f,ven <zhongcy93@163.com>, 2021-06-13 08:59:13 +0800, , revert redundant check instruction 728 authored zhongchengyong zhongcy93 gmail.com,,
41,1908fc380c24ef0989063e8029eaa14913c187dd,hay Aviv <shay.aviv@gmail.com>, 2021-06-09 23:15:09 +0300, , apply scounteren mode supported 726 mode enabled mode disabled mcounteren control availability hardware performance monitoring counter mode scounteren ignored current implementation incorrectly raise illegal instruction trap reading performance monitoring counter mode mode disabled even counter enabled mcounteren,,
42,0e4b5cbc25e27ccb8e7a1bebf08111c0f5e9bebe,aniel Lustig <dlustig@nvidia.com>, 2021-06-07 16:18:17 -0400, , pte bit moved bit bit 724,,
43,a21b6dd7aca9345a61f109c04f28b682dd0c67aa,iuyang Liu <liu@jiuyang.me>, 2021-06-07 09:43:50 +0800, , fix typo 723,,
44,1621807a7c0dbd29f503377661a6b05930e8d365,ndrew Waterman <andrew@sifive.com>, 2021-06-04 03:06:48 -0700,722, merge pull request 722 ben marshall scalar crypto v0.9.2 scalar crypto encoding fix v0.9.2,,
45,facb985dac8e3126e94d23f9e2b02dc162155cf0,en Marshall <ben.marshall@bristol.ac.uk>, 2021-06-04 10:21:48 +0100, , scalar crypto encoding fix v0.9.2 reverts aes32 sm4 instruction encoding back normal type encoding per advice architecture reviewer branch scalar crypto v0.9.2 change committed modified riscv encoding.h modified riscv insns aes32dsi.h modified riscv insns aes32dsmi.h modified riscv insns aes32esi.h modified riscv insns aes32esmi.h modified riscv insns sm4ed.h modified riscv insns sm4ks.h,,
46,7fa7a2007a8182593b1371375641d87c9da61312,ndrew Waterman <andrew@sifive.com>, 2021-06-04 02:25:32 -0700,699, merge pull request 699 chihminchao misc fix 2021 misc fix 2021,,
47,9d91c7abe019c0e46f609508b5db1bbecf07dbf0,hih-Min Chao <chihmin.chao@sifive.com>, 2021-06-03 23:54:03 -0700, , rvv vdot removed remove 0.10 spec signed chih min chao chihmin.chao sifive.com,,
48,57e88c7e9ccc33757020122d2d7b20fe0b7c898c,hih-Min Chao <chihmin.chao@sifive.com>, 2021-06-02 20:14:39 -0700, , encoding udpate move platform related define signed chih min chao chihmin.chao sifive.com,,
49,3dc70c4bc7d5951f652e9fef50493d5346d5c799,hih-Min Chao <chihmin.chao@sifive.com>, 2021-04-21 23:09:50 -0700, , sim fix multiple extension issue allow isa signed chih min chao chihmin.chao sifive.com,,
50,d99db79e389536220cd6247baf802046244ddf0f,hih-Min Chao <chihmin.chao@sifive.com>, 2021-04-20 02:13:27 -0700, , sim rewrite memory region overlapping helper problem following memory region specified m0x00410000 0x1000 0x00410200 0x1000 0x00410400 0x1000 0x00410600 0x1000 0x00410800 0x1000 0x00411000 0x1000 0x00412000 0x1000 0x00413000 0x1000 0x00414000 0x1000 error error duplicate node name memory 410 error duplicate node name memory 410 error duplicate node name memory 410 error duplicate node name memory 410 error duplicate node name memory 410 error duplicate node name memory 410 error input tree error aborting use force output cause work well partial overlap case change use forward way avoid weird reverse iterator behavior use address page number since base address aligned make_mems signed chih min chao chihmin.chao sifive.com,,
51,327084128246e5cf562293cfe82d2570a6d5629e,hih-Min Chao <chihmin.chao@sifive.com>, 2021-04-16 01:17:26 -0700, , pmp mstatus.mprv clear mpp mode privilege draft 20191120 569d071 section 3.1.6.3 say mret sret instruction change privilege mode mode privileged also set mprv signed chih min chao chihmin.chao sifive.com,,
52,bf4b1e09ed8e7a11ecff9891b12ce5d7f3375722,ndrew Waterman <andrew@sifive.com>, 2021-06-02 10:53:23 -0700, , remove duff device main simulation loop 721 recent compiler recent computer much simpler version code actually slightly faster suspect proven accurate indirect jump prediction main explanation reduced pressure might secondary factor,,
53,cb7805a9689e2d5de23b959b177940d1b8813bd2,ndrew Waterman <andrew@sifive.com>, 2021-06-02 00:40:10 -0700, , accept zba zbb zbc isa string extension still implies presence zba zbb zbc,,
54,16308bc1a01b8f540cf3e95e9f30b96d92df01e0,ndrew Waterman <andrew@sifive.com>, 2021-06-02 00:38:47 -0700, , fix ambiguous else warning,,
55,62526773c0a30a41356fbfce1db0fb8a32771c30,ndrew Waterman <andrew@sifive.com>, 2021-06-02 00:11:36 -0700, , fix csr read check regression introduced 463001198,,
56,e2691f0a53e083b7495b6aa50634ac22d464369b,ven <zhongcy93@163.com>, 2021-05-25 18:05:04 +0800, , add alignment check instruction 713 authored zhongcy zhongcy93 gmail.com,,
57,46300119843e117dee006008d07129f0e83fd23b,ndrew Waterman <andrew@sifive.com>, 2021-05-20 15:13:00 -0700, , raise virtual instruction exception writes read register bug spec changed next day,,
58,ce170a71eb1ab5296b547fdeafe40c9448e9cdda,ndrew Waterman <andrew@sifive.com>, 2021-05-17 14:41:10 -0700, , implement satp vsatp warlness correctly writes satp entire write suppressed mode supported writes vsatp normal warlness applies,,
59,b6735376d793fdaea6287147f55a4cc4078f6d85,ndrew Waterman <andrew@sifive.com>, 2021-05-17 13:31:52 -0700, , enforce hgatp warlness concordance spec hgatp.ppn writable even new mode invalid additionally mask two lsbs spec allows,,
60,0981d396bca516a2b17db4cf744b8463b210c4cc,hunPing Chung <cpchung@pllab.cs.nthu.edu.tw>, 2021-05-11 14:15:45 +0800, ," support risc ext proposal v0.9.2 637 rvp add bit add sub simd instruction rvp add bit shift simd instruction rvp add bit compare simd instruction rvp add bit multiply simd instruction rvp add bit misc simd instruction rvp add bit unpacking simd instruction rvp update suppported extention add restriction rvp update encoding.h riscv.mk.in rvp disasm add simd instruction support rvp update readme ext simd instruction rvp fix rvp support version rvp update encoding.h generated riscv opcode ext branch rvp rename macro argument rvp add 16,32 instruction rvp add kadd32 maqa _su instruction rvp fix missing initial value rvp add msw 32x32 multiply add instruction rvp change use extract64 rvp add msw 32x16 multiply add instruction rvp fix style rvp change reduction marcro definition rvp add signed 16x32 add subtract instruction rvp use stdint replace hardcode max minimum rvp refactor ext macro code rvp add partial simd miscellaneous instruction rvp add signed add subtract instruction rvp add bit add sub instruction rvp add bit mul bit add sub instruction rvp add bit mul bit add sub instruction rvp disasm add bit profile instruction support rvp add q15 saturation instruction rvp fix kmar64 kmsr64 saturation behavior rvp add bit computation instruction rvp add rdov clrov fix khm16 behavior setting flag rvp add non simd miscellaneous instruction rvp add q31 saturation instruction rvp disasm add non simd instruction support rvp add bit add sub simd instruction rvp fix left shift saturation bug rvp add bit shift simd instruction rvp add rv64 q15 simd instruction rvp add rv64 bit multiply instruction rvp add rv64 bit miscellaneous instruction rvp add rv64 bit mul add instruction rvp add rv64 bit parallel mul add instruction rvp add rv64 non simd bit shift instruction rvp disasm remove redundant tab rvp disasm add rv64 instruction support rvp change csr ucode match v0.5.2 spec rvp update readme ext 0.5.2 rvp update ext v0.9.1 rvp update ext v0.9.2 rvp update readme ext 0.9.2 rvp fix macro pkxx16 pkxx32 command rvp fix missing pkxxdd macro sign extension ext insns fixed uclipnn insns added missing added missing sext_xlen remove unused macro sign extension rd_pair macro rvp remove lost tab authored mark fedorov mark.fedorov cloudbear.ru",,
61,71acc77173587155e4f2e62e3372abab889803aa,ndrew Waterman <andrew@sifive.com>, 2021-05-08 17:36:30 -0700, , get_csr use ret macro instead return statement,,
62,159a19f0248a92bce01dbdd9a7f429e1227c7175,ndrew Waterman <andrew@sifive.com>, 2021-05-01 16:34:00 -0700, , improve coding style logging printfs,,
63,dbd59e9bbfd2cb933b984d899b783b6db12d71be,monesti <github@monestier.me>, 2021-05-02 01:22:20 +0200, , fix compiler warning 706 compile time gcc complains riscv processor.cc 787 warning format expects argument type unsigned intâ argument type uint64_t aka long unsigned int wformat variable bit uint64_t prix64 used print,,
64,3bda10daab79b0922abd5b0fff0396defa44e5e1,im Newsome <tim@sifive.com>, 2021-04-27 11:44:54 -0700, , implement jtag bypass register 697 implement jtag bypass register allows spike put virtual scan chain remote_bitbang jtag device initialize bypass also change edge theory correct practice make difference,,
65,9d4f45c2ebf105503974fc80a42590ca1584c354,melcher <elmar@dsc.ufcg.edu.br>, 2021-04-13 20:11:02 -0300, , display bit 693 make value display depend max_xlen try make spike look correct prix64 instead prix32 target_arch back bit memory data exception epc tval,,
66,6c18ef569c210daf9713b4f26bc0c4f2c3769457,llen Baum <31423142+allenjbaum@users.noreply.github.com>, 2021-04-05 17:10:19 -0700, , replace old compliance name new arch test name spike target readme 690,,
67,21684fd9b073cf9bd8f8d23cfc5f94ce361f170c,arcfedorow <marcfedorow@gmail.com>, 2021-03-27 00:29:53 +0300, , add missing require_rv64 rv64 insns 684,,
68,4e14e98c791e45ce8427ea81ace8557c718323f1,ndrew Waterman <andrew@sifive.com>, 2021-03-25 22:14:04 -0700,683, merge pull request 683 huaixv master fix stx_ino member name commit b65ead8,,
69,2132af1f533d95a6ed914005c02785236158f27c,ndrew Waterman <andrew@sifive.com>, 2021-03-25 22:07:41 -0700, , fix statx configure check,,
70,eee2e32b8c36aa2e6d5609acede57d3a3440a16d,uaixv <44743118+huaixv@users.noreply.github.com>, 2021-03-26 11:29:59 +0800, , fix stx_ino member name commit b65ead8,,
71,4403faee253339c88d077abf6ef7539febad3e30,ndrew Waterman <andrew@sifive.com>, 2021-03-25 16:36:16 -0700, , fix xperm bhn rv32 need sign extend result,,
72,b65ead89309305cbe7d257dec1694e827f827bff,ndrew Waterman <andrew@sifive.com>, 2021-03-25 16:35:50 -0700, , fix ubuntu 16.04 build broken 681,,
73,3caa6e43493b9ee356d83d7dfa009ae78270ae4c,ndrew Waterman <andrew@sifive.com>, 2021-03-25 16:06:54 -0700,681, merge pull request 681 huaixv master add statx syscall spike,,
74,c0cd8a68dc3d922733b5c455ecc3bfc23a76f042,uaixv <44743118+huaixv@users.noreply.github.com>, 2021-03-25 21:40:59 +0800, , add statx syscall,,
75,634b7eb46e4d1b38f280ffeec9f0ebd8b579c17f,ndrew Waterman <andrew@sifive.com>, 2021-03-24 14:05:24 -0700,680, merge pull request 680 scottj97 fix interrupt level interrupt always enabled mode,,
76,da5866eac26eb90c9b2db17c79a4af0601743704,cott Johnson <scott.johnson@arilinc.com>, 2021-03-22 19:28:07 -0700,633, level interrupt always enabled mode see http github.com riscv riscv isa manual issue 633,,
77,a31ac28aff73dafa41c9968452df95647cf0ae8c,ndrew Waterman <andrew@sifive.com>, 2021-03-10 18:00:57 -0800,673, fix refactor rv32 rv64 instruction handling use nullness pointer indicate rv32 rv64 instruction rather new field dedicated purpsoe bug fix new field always initialized need resolve 673,,
78,16a654ded24a6caf70bda7c1d877c6a660b0f191,ndrew Waterman <andrew@sifive.com>, 2021-03-10 16:06:42 -0800, , stylistic change,,
79,1ef7fe3e19dcce408cec3e0236a24de6088fb976,cott Johnson <scott.johnson@arilinc.com>, 2021-03-08 18:35:06 -0800, , disabling hypervisor via misa clear hypervisor state otherwise mstatus.mpv hstatus.spv could remain executing mret sret would set state.v would bad since hypervisor supposed disabled,,
80,d0b8a6ec690d719a41d167700b15b08b387feeba,cott Johnson <scott.johnson@arilinc.com>, 2021-03-08 18:02:27 -0800, , extract variable reuse next,,
81,06f630cb30c60c32452058710e98c7b05106b7f5,ndrew Waterman <andrew@sifive.com>, 2021-03-08 14:38:34 -0800,649, merge pull request 649 ben marshall scalar crypto fix scalar crypto fix,,
82,6d5a351a9833cf7555e6b91019c481b9e55b47bf,cott Johnson <scott.johnson@arilinc.com>, 2021-03-07 17:16:20 -0800, , forbid csrw vsstatus modifying uxl field 671 since modifiable real sstatus virtualized version either,,
83,853320fc115da85da34c24ae08be583b51a877b0,cott Johnson <scott.johnson@arilinc.com>, 2021-03-05 21:40:39 -0800,660, fix vsstatus.fs misbehavior 661 simplify boolean logic functional change intended apply logic virtualize sstatus.xs used though macro doe seem used anywhere today extract common macro dry code dirty mstatus vsstatus field fix http github.com riscv riscv isa sim issue 660,,
84,619b5f9d23931133631cf33c1589cfa010da7131,cott Johnson <scott.johnson@arilinc.com>, 2021-03-05 21:36:12 -0800, , fix bug hstatus.spvp changed 667,,
85,53d94b12bd9a7ef0d003f8b57b81f75a9e4527e6,ameshippisley <robinson.jh@gmail.com>, 2021-03-05 18:35:38 -0500, , make mprv load store virtual mpv mpp 666 make mprv load store virtual mpv mpp use prv_m instead value,,
86,323a93e3e47e6a6474b4883bfa157245ecfd1411,cott Johnson <scott.johnson@arilinc.com>, 2021-03-05 14:23:20 -0800, , fix hedeleg match privileged spec requirement 669 table 5.2 requires certain bit writable hedeleg http github.com riscv riscv isa manual blob src hypervisor.tex l386 l409,,
87,0cd5a8bf3bdc13979a355e3d87e43a7697edb153,cott Johnson <scott.johnson@arilinc.com>, 2021-03-04 13:57:09 -0800, , fix bug csrw vsstatus would set correctly 665 priv spec say example value level sstatus.fs aka mstatus.fs doe affect vsstatus.sd,,
88,1212919cc9e9b09545a7dedeeefa010a001dc270,cott Johnson <scott.johnson@arilinc.com>, 2021-03-02 16:22:25 -0800, , hard wire vsxl field rv64 hstatus 664 reading legal value,,
89,f62660ab2f37837217b4a61ac2cdf7f5ea14357c,rancis4096 <50100389+francis4096@users.noreply.github.com>, 2021-03-03 08:03:34 +0800, , fix amo guest page fault store guest fault 663,,
90,fbb46455d99771b7d3a2e60edc39acfd9d407f12,cott Johnson <scott.johnson@arilinc.com>, 2021-03-01 14:58:58 -0800, , correct rv64 vsstatus.uxl field 659 reading legal value mstatus uxl get initialized call set_csr csr_mstatus processor_t reset,,
91,9bfa0940d8f5434e8e7eb3c88f159d609834ee67,ndrew Waterman <andrew@sifive.com>, 2021-02-25 18:17:00 -0800,655, merge pull request 655 chihminchao rvv v0.10 rvv v0.10,,
92,400dacdeb0085721144d6bf0a26647a49fc696b1,cott Johnson <scott.johnson@arilinc.com>, 2021-02-25 10:32:59 -0800, , reindent match style surrounding code,,
93,1161ead70d9a4af3c7597582cd689bbc9712644e,cott Johnson <scott.johnson@arilinc.com>, 2021-02-25 10:31:40 -0800, , update comment match misa capability,,
94,12748b501d733f4165a8481b93053cbc93cdc0dd,hih-Min Chao <chihmin.chao@sifive.com>, 2021-02-22 19:59:26 -0800, , rvv update readme signed chih min chao chihmin.chao sifive.com,,
95,a9eae3e6290c1c3b2bcfcce1990b5513a69b6f19,hih-Min Chao <chihmin.chao@sifive.com>, 2021-02-22 20:16:48 -0800, , rvv add vsetivli signed chih min chao chihmin.chao sifive.com,,
96,45b894876112a9f6ac5639bb6ee8427211df7280,hih-Min Chao <chihmin.chao@sifive.com>, 2021-02-22 19:59:42 -0800, , rvv totally remove ediv signed chih min chao chihmin.chao sifive.com,,
97,60428fcc44e0b2cf2932f3e0ce6a66d54755dab6,hih-Min Chao <chihmin.chao@sifive.com>, 2021-02-22 09:01:30 -0800, , rvv add vse1 vle1 signed chih min chao chihmin.chao sifive.com,,
98,487f1b7cd8fc74e94ac76f8912ce8f3e335ba940,hih-Min Chao <chihmin.chao@sifive.com>, 2021-02-21 22:53:05 -0800, , rvv rename sqrt reciprocal instruction signed chih min chao chihmin.chao sifive.com,,
99,15f84304187ca881f206cdf4e2dba9f706902013,hih-Min Chao <chihmin.chao@sifive.com>, 2021-02-21 22:40:15 -0800, , rvv disa reserved sew 128 signed chih min chao chihmin.chao sifive.com,,
100,da7748e6d88c75559e8f3c09067a502fe950136e,en Marshall <ben.marshall@bristol.ac.uk>, 2021-02-18 13:27:35 +0000, , scalar crypto fix decoding rv64 aes instruction historically one could uniquely decode risc instruction based instruciton decode plus match mask pair scalar crypto extension add instruction accelerating aes algorithm work differently rv32 rv64 however overlap term opcodes instruction always mutually exclusive make sense overlap way save encoding space exposed problem previously spike assumed decoder function something like decode instr_word match mask needed decode instr_word match mask current_xlen get around initial implementation instruction shared opcodes implemented file e.g aesds.h contained implementation aes32dsi aes64ds detected xlen file executed appropriate instruction logic worked fine limited set benchmark extensive testing found spike optimisation change order try decode instruction based past instruction running extensive test exposed fact decoding logic could still unambiguously decode instruction hence substantial change needed tell spike instruction rv32 rv64 change implemented part riscv encoding.h disasm disasm.cc riscv processor.cc basically every instr_desc_t extra field mark base architecture instruction exectuted bitfield altered particular instruction change riscv insns simply split previously combined instruction separate header file branch scalar crypto fix change committed modified disasm disasm.cc modified riscv encoding.h new file riscv insns aes32dsi.h new file riscv insns aes32dsmi.h new file riscv insns aes32esi.h new file riscv insns aes32esmi.h new file riscv insns aes64ds.h new file riscv insns aes64dsm.h new file riscv insns aes64es.h new file riscv insns aes64esm.h deleted riscv insns aesds.h deleted riscv insns aesdsm.h deleted riscv insns aeses.h deleted riscv insns aesesm.h modified riscv processor.cc modified riscv processor.h modified riscv riscv.mk.in,,
101,5730d12167e0a0834d14b6332a4dd31d673bf73b,en Marshall <ben.marshall@bristol.ac.uk>, 2021-02-18 13:22:45 +0000, , scalar crypto fix rv32 sha512 instruction instruction rv32 previously zero extended bit result bit match spike implementation detail register always bit long exposed data dependant problem instruction result fed add sltu instruction lack sign extension sha512 combined presence sign extension add meant sltu would currently implemented produce wrong result two potential fix sign extend bit xlen result sha512 instruction change sltu implementation truncate rs1 rs2 xlen bit doe comparison patch implement option want mess base isa instruction however leaf implementation detail open cause problem people future fixing outside scope commit branch scalar crypto fix change committed modified riscv insns sha512sig0h.h modified riscv insns sha512sig0l.h modified riscv insns sha512sig1h.h modified riscv insns sha512sig1l.h modified riscv insns sha512sum0r.h modified riscv insns sha512sum1r.h,,
102,8faa928819fb551325e76b463fc0c978e22f5be3,ndrew Waterman <andrew@sifive.com>, 2021-02-16 22:34:02 -0800,647, merge pull request 647 avpatel guest extension status related fix,,
103,6111fdd03e950616e6a7802762e3e3f1ff572ac0,nup Patel <anup.patel@wdc.com>, 2021-02-17 10:18:10 +0530, , fix extension check mstatus.vs vsstatus.vs updating vector state virt patch fix macro accordingly signed anup patel anup.patel wdc.com,,
104,142a3bbaee646d8f154761db1a8ed79a4ebf9dad,nup Patel <anup.patel@wdc.com>, 2021-02-17 09:58:02 +0530, , fix guest host extension status sync transitioning virt virt mark host extension status i.e bit dirty guest extension status dirty host extension status initial clean dirty signed anup patel anup.patel wdc.com,,
105,b167bbd4f84c723126767fde183777d1f5754960,rancis4096 <50100389+francis4096@users.noreply.github.com>, 2021-02-17 10:18:44 +0800, , fix require since spec said vsstatus.fs hsâ 646 fix require since spec said vsstatus.fs level sstatus.fs effect fix require logic,,
106,3d19864f39ac525162896ae5025f44834f91c83c,itao Fang <zitaofang@berkeley.edu>, 2021-02-14 01:10:44 -0800, , support multiple extension time,,
107,51e718cecd74143d6a710dd14d0758d73b8b55e5,ndrew Waterman <andrew@sifive.com>, 2021-02-09 18:04:48 -0800,642, fix commit log wfi instruction resolve 642,,
108,3887f46243bd8ddab7073b2b3a4317301673ab9b,aniel Lustig <dlustig@nvidia.com>, 2021-02-08 17:21:32 -0500, , zsn renamed svnapot 641,,
109,86ab921adfcd337bcc105e265597aba5d3249436,ndrew Waterman <andrew@sifive.com>, 2021-02-04 02:22:48 -0800, , refactor header,,
110,d7200bf8639030f04aac119a1331a9e15bccce48,ndrew Waterman <andrew@sifive.com>, 2021-02-03 23:44:05 -0800, , fix compile error,,
111,716245f5147995575b927a094c664a32f9335c4c,ndrew Waterman <andrew@sifive.com>, 2021-02-03 17:57:47 -0800, , fix kernel initrd option w.r.t sparse mem_t implementation reason old accessors non sparse version left dangling method used kernel initrd option option broken also fix memory leak refactors implementation bit,,
112,f8fc5d8c04c1c85e4bf968ed774128bae177d813,eel Gala <neelgala@gmail.com>, 2021-02-04 12:38:04 +0530, , fix logging fcsr 639 authored neel gala neelgala incoresemi.com,,
113,60f7eda71d541e2c708f1b0861ce6ca8800a39f6,eel Gala <neelgala@gmail.com>, 2021-02-02 17:53:28 +0530, , fixed typo path arch_test readme 638 authored neel gala neelgala incoresemi.com,,
114,ad9420787c02c507242caa23230e1b23f2ca1b58,cott Johnson <scott.johnson@arilinc.com>, 2021-01-27 16:16:29 -0800, , increment minstret wfi completes 636 see http github.com riscv riscv isa manual issue 189 issuecomment 768525017,,
115,d6238d9945d029be956ae7c3e10b532b542e6f36,en Marshall <ben-marshall@users.noreply.github.com>, 2021-01-22 22:11:00 +0000, , scalar crypto initial spike support v0.8.1 635 brief commit add spike support scalar cryptography extension see riscv crypto repository http github.com riscv riscv crypto information extension based experimental patch far kept riscv crypto repository scalar crypto nearly freeze stage entering opcode consistency review make sense start upstreaming experimental version term compiler support using experimental patch riscv crypto repository moment others working upstream appropriate version detail add support dedicated scalar crypto instruction add basic support entropy source much behaviour implementation specific model aim provide bare minimum functionality used quickly develop software dev urandom entropy source  scalar crypto unique _borrows_ instruction bitmanipulation extension currently _not_ encoded patch want damage anything bitmanip currently review however added macro riscv decode.h called allows instruction valid opcodes iff one extension branch scalar crypto change committed modified readme.md modified riscv decode.h modified riscv encoding.h new file riscv new file riscv insns aes64im.h new file riscv insns aes64ks1i.h new file riscv insns aes64ks2.h new file riscv insns aes_common.h new file riscv insns aesds.h new file riscv insns aesdsm.h new file riscv insns aeses.h new file riscv insns aesesm.h new file riscv insns sha256sig0.h new file riscv insns sha256sig1.h new file riscv insns sha256sum0.h new file riscv insns sha256sum1.h new file riscv insns sha512sig0.h new file riscv insns sha512sig0h.h new file riscv insns sha512sig0l.h new file riscv insns sha512sig1.h new file riscv insns sha512sig1h.h new file riscv insns sha512sig1l.h new file riscv insns sha512sum0.h new file riscv insns sha512sum0r.h new file riscv insns sha512sum1.h new file riscv insns sha512sum1r.h new file riscv insns sm3p0.h new file riscv insns sm3p1.h new file riscv insns sm4_common.h new file riscv insns sm4ed.h new file riscv insns sm4ks.h modified riscv processor.cc modified riscv processor.h modified riscv riscv.mk.in,,
116,ccdbfacc9f3eb84e2f2f6c6e3a8e9ee6160c8a15,eel Gala <neelgala@gmail.com>, 2021-01-22 03:53:52 +0530, , adding spike target arch test framework 630 file collateral adding spike target arch test framework minor typo fix authored neel gala neelgala incoresemi.com,,
117,5b51752cea5c44916c16731c09985f48e89316b9,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2021-01-21 14:30:36 +0800, , add support page demand 634 patch splites target requested memory region page allocates host memory accessed reduce larget memory sceniaro bit target system authored dave.wen dave.wen sifive.com,,
118,9bfb43c668848a4850d5805b9adb8ad18e7f43b6,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2021-01-18 15:56:00 +0800, , rvb add xperm nbhw 629 signed chih min chao chihmin.chao sifive.com,,
119,35d50bc40e59ea1d5566fbd3d9226023821b1bb6,ndrew Waterman <andrew@sifive.com>, 2021-01-14 09:43:04 -0800,628, add hypervisor extension readme resolve 628,,
120,f1bcfac7ebe334ebdef39a5d59e18e37eef813a5,ndrew Waterman <andrew@sifive.com>, 2021-01-11 15:53:28 -0800,625, mention yum addition apt get resolve 625,,
121,c9af3ebbcc05fa901087085f8990824d578eb83c,ndrew Waterman <andrew@sifive.com>, 2021-01-08 17:12:32 -0800, , update zba zbb zbc v0.93 zbe v0.94 draft,,
122,c14c1ab21ea3dbd66ba5355b0a0cbaecdaed050e,ndrew Waterman <andrew@sifive.com>, 2021-01-08 17:11:43 -0800, , remove rv128 fmv.x.q fmv.q.x instruction disassembler since support rv128,,
123,9671dc573cbca478c6570771f16ba6741e815fa1,ndrew Waterman <andrew@sifive.com>, 2020-12-29 06:37:37 -0800, , add log2 helper function,,
124,29829bb3266866ba2ec742c34857b02a04b5405e,ndrew Waterman <andrew@sifive.com>, 2020-12-29 01:47:56 -0800, , fix compile warning,,
125,34de90b78eddd49c880ae46cfbcf274822e9c5da,ndrew Waterman <andrew@sifive.com>, 2020-12-29 01:24:06 -0800, , install config.h include fesvr,,
126,0f264a174ed6ec1cf18bf7d34aed79cdf2deb66d,ndrew Waterman <andrew@sifive.com>, 2020-12-28 15:43:28 -0800,622, install fesvr byteorder.h fix 622,,
127,032a68c3e94b0d315207a5a42251f836185b5d01,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-12-22 23:50:59 +0800, , rvv make fractional lmul checking simpler stricter 620 signed chih min chao chihmin.chao sifive.com,,
128,438999600c459663f23c2156371743181fe5ef77,ndrew Waterman <andrew@sifive.com>, 2020-12-18 18:34:45 -0800,617, misaligned access enabled throw access fault misaligned see 617 discussion resolve 617,,
129,8deeb7d2cad44e979ee31b54a0995c3422c8396b,ndrew Waterman <andrew@sifive.com>, 2020-12-18 18:10:37 -0800,619, merge pull request 619 mehmetoguzderin guess new arch 2020 update config file support aarch64,,
130,3a7bc7d6eb026471392af822cf1c364935e71c2e,ndrew Waterman <andrew@sifive.com>, 2020-12-18 16:09:48 -0800,618, merge pull request 618 avpatel mmu_proc_fix_v1 check use proc variable mmu emulation,,
131,2aed3d24d987cbb7f63cc0e467814c8884bbf80f,nup Patel <anup.patel@wdc.com>, 2020-12-18 14:16:22 +0530, , fix processor_t take_interrupt mode interrupt deciding mode interrupt processor_t take_interrupt use state.hideleg instead mip_vs_mask interrupt bit writeable hideleg csr signed anup patel anup.patel wdc.com,,
132,a8791f2d6e4e8006cb784b34f246a44590d668b7,ehmet Oguz Derin <mehmetoguzderin@mehmetoguzderin.com>, 2020-12-18 08:48:00 +0300, , update config file support aarch64,,
133,11389c9d5ada7c983aa0efb15141d5e3286c5ae1,nup Patel <anup.patel@wdc.com>, 2020-12-18 09:49:29 +0530, , check use proc variable mmu emulation blindly use proc variable mmu emulation external debug emulation instantiates mmu proc null signed anup patel anup.patel wdc.com,,
134,236de4dbfae9a23a1b58627faca7e01c95e6cee7,ndrew Waterman <andrew@sifive.com>, 2020-12-15 17:33:15 -0800, , add zba zbb disassembler,,
135,790cfbcc88a4b71519dd8e8e6ec2e1907d7713b1,ndrew Waterman <andrew@sifive.com>, 2020-12-14 16:32:43 -0800,616, merge pull request 616 chihminchao misc fix 2020 misc fix 2020,,
136,9224c93cc09c68171cb9a9804751387d0d065aff,ave.Wen <dave.wen@sifive.com>, 2020-12-07 00:27:48 -0800, , rvv fix ext elmul checking,,
137,e88a30c22957c2b75be8d6a0c69c3122d3d60b85,hih-Min Chao <chihmin.chao@sifive.com>, 2020-12-13 23:28:41 -0800, , disasm show fench predecessor successor signed chih min chao chihmin.chao sifive.com,,
138,bf3a588afd8445a572d1cef07abfd50c3db47f96,hih-Min Chao <chihmin.chao@sifive.com>, 2020-12-13 23:25:32 -0800, , dts mmu replace riscv bare riscv sbare signed chih min chao chihmin.chao sifive.com,,
139,4e3d8df5a8c45c1b3cf3059d0786e947a9f2aba6,im Newsome <tim@sifive.com>, 2020-12-13 20:08:08 -0800,559, preserve abstract write progbuf excepts 615 single abstract command writes executes program buffer lead exception value still persist fact masked following bug openocd http github.com riscv riscv openocd issue 559,,
140,d74b2cd324bd88f7d824a8f106a63dce06038bcf,aniel Lustig <dannylustig@gmail.com>, 2020-12-07 18:23:41 -0500, , oops ... napot_bits use ctz clz 614,,
141,a760df2d3226944a71eb117eaa8dd29248e1497d,ndrew Waterman <andrew@sifive.com>, 2020-12-04 10:27:28 -0800,613, merge pull request 613 chihminchao rvv fix 2020 rvv fix 2020,,
142,b8c05a222d6adf04d8a0d032b30b9c29d958d768,ave.Wen <dave.wen@sifive.com>, 2020-12-03 08:06:36 -0800, , rvv check sext eew,,
143,6d9617bdb86c54d2671b3f910226153ebd46b4f4,ave.Wen <dave.wen@sifive.com>, 2020-12-02 23:44:51 -0800, , rvv update fractional lmul checking rule rvv1.0 draft,,
144,21458a27101aeda7abd498f4c48a2192b0fef62f,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-12-03 09:57:31 +0800, , rvv index load store benn separated ordered unordered part 611 ref http github.com riscv riscv spec commit signed chih min chao chihmin.chao sifive.com,,
145,654480447f86dfcce9eb6113c635ba4fbd84bb25,ndrew Waterman <andrew@sifive.com>, 2020-12-01 14:33:21 -0800, , remove stray comma configure,,
146,0cb148a05169b5f4051ea52c07352a5c6f0f2b87,ill Hawkins <8715530+hawkinsw@users.noreply.github.com>, 2020-12-01 17:11:05 -0500,609, fix issue 609 610 fix issue 609 extraneous debugging output added user invoked simulation operation involved addr_to_mem,,
147,f4f6e12eeeabccc31853ab4e8570219d1f5cba37,ill Hawkins <8715530+hawkinsw@users.noreply.github.com>, 2020-11-29 19:09:50 -0500, , fix 607 add core parameter interactive str command 608 add core parameter interactive str command make possible spike user specify device whose memory contains nul terminated string printed,,
148,4b04d715298c7c0542badf30828f65d1f02e1c1d,ndrew Waterman <andrew@sifive.com>, 2020-11-29 16:06:32 -0800,605, merge pull request 605 avpatel fix hstatus.gva mstatus.gva updation,,
149,d0d923ebdef92deb26ac0f02fb15e61e328c602a,nup Patel <anup.patel@wdc.com>, 2020-11-28 14:49:03 +0530, , fix typo htval csr write emulation saving new htval value wrong location htval csr write let fix signed anup patel anup.patel wdc.com,,
150,457f628ad78efa305283ae6cc4dc1530fceffbe4,nup Patel <anup.patel@wdc.com>, 2020-11-27 11:30:48 +0530, , fix hstatus.gva mstatus.gva updation hstatus.gva mstatus.gva set guest virtual address written stval mtval csrs time taking trap patch update access page fault guest page fault trap class pas gva flag correct source trap signed anup patel anup.patel wdc.com,,
151,d6cf0d23635a53e5229e4ed317f1bcc58323b21a,aniel Bates <Daniel.Bates@cl.cam.ac.uk>, 2020-11-26 11:57:56 +0000, , include stdexcept elf loader 603,,
152,a73e43f2316e0e431ea6371e140c4007aa66fd89,arcus Comstedt <marcus@mc.pp.se>, 2020-11-24 01:04:58 +0100, , fix misaligned load store big endian target 602,,
153,8be5c086bdf17b1a6813bfa3bb8a8993a07675ca,nup Patel <anup.patel@wdc.com>, 2020-11-24 05:29:15 +0530, , fix vsstatus bit updation 568 patch fix vsstatus bit updations follows set_csr allow writ vsstatus.sd bit instead vsstatus.sd bit derived vsstatus updated set_virt copy bit transitioning virt mode virt mode signed anup patel anup.patel wdc.com,,
154,e2e83c0604f8992a6a20e23c66574a8dca9171fc,ndrew Waterman <andrew@sifive.com>, 2020-11-18 18:27:55 -0800, , include pte.n bit part ppn,,
155,ec00b9bc6917078d603a18d10612748b52c2681f,ndrew Waterman <andrew@sifive.com>, 2020-11-18 18:26:37 -0800, , invalid napot setting cause page fault access exception,,
156,fce242a5d495db731eee6571916399d10ec531e9,ndrew Waterman <andrew@sifive.com>, 2020-11-18 16:23:21 -0800, , add zsn extension daniellustig,,
157,081bcaddc552b649bee9ebea14b6c73448f58a3a,ndrew Waterman <andrew@sifive.com>, 2020-11-18 16:05:43 -0800, , avoid use portability,,
158,b2a2f24692192362c2d71d1d89cb22e01fde0a22,ndrew Waterman <andrew@sifive.com>, 2020-11-18 15:50:38 -0800, , avoid use __builtin_ctz portability,,
159,29178e659da429a50bec79af192143eef29be7d5,ndrew Waterman <andrew@sifive.com>, 2020-11-18 14:16:09 -0800, , avoid use __builtin_bswap portability verified new version still compile efficient x86 code rolw bswap,,
160,a081a013f3749f126c3c22a6dc9919314b61685d,ndrew Waterman <andrew@sifive.com>, 2020-11-18 14:15:44 -0800, , use __gnuc__,,
161,a4994cba0d26915f46292a9ac7c4ce80094c4755,arcus Comstedt <marcus@mc.pp.se>, 2020-11-16 10:03:39 +0100, , fix byteorder issue struct riscv_stat 596,,
162,77d84472c9b15fd1bcac48b0d098fe33e59baea1,ndrew Waterman <andrew@sifive.com>, 2020-11-16 00:59:53 -0800,598, merge pull request 598 chihminchao pmp per core pmp per core,,
163,b4aa36c4ba326b6ba143b0b0a843e8c72292f69b,hih-Min Chao <chihmin.chao@sifive.com>, 2020-11-15 22:11:34 -0800, , dts config pmp attribute core setting original implementation value first core apply core patch make configuration hetergeneous differenct core signed chih min chao chihmin.chao sifive.com,,
164,0ca970dce354cff6ad68edbf27f0559d02be5915,hih-Min Chao <chihmin.chao@sifive.com>, 2020-11-15 22:10:18 -0800, , dts extract cpu node checking helper function atrribute cpu could leverage signed chih min chao chihmin.chao sifive.com,,
165,70fdec9e6320f070f79fcbedec3a8c6e76618b85,cott Johnson <scott.johnson@arilinc.com>, 2020-11-12 17:01:20 -0800, , correct amo exception cause misaligned access 594 broken,,
166,828d8553dcf1e2177de92767bf59545076102b76,ndrew Waterman <andrew@sifive.com>, 2020-11-12 16:21:10 -0800,592, merge pull request 592 scottj97 fix misaligned fix missing misaligned exception,,
167,9380375e2282b64478e9bcb13f129cba7db42321,ndrew Waterman <andrew@sifive.com>, 2020-11-12 16:12:10 -0800,593, merge pull request 593 chihminchao selective mmu mode selective mmu mode,,
168,b675e0af5b55838cd20a1681757f747bdabf8398,hih-Min Chao <chihmin.chao@sifive.com>, 2020-11-05 22:21:46 -0800, , dts mmu parse mmu type dts setup allowed mmu type dts change default mmu type dts sv39 sv48 signed chih min chao chihmin.chao sifive.com,,
169,0481b56f3496a77ad1251c887445957a3f3dc300,hih-Min Chao <chihmin.chao@sifive.com>, 2020-11-05 20:02:10 -0800, , dts extend dts api get info cpu signed chih min chao chihmin.chao sifive.com,,
170,bed716c601f5140afd595ea60f20d9eddab02032,hih-Min Chao <chihmin.chao@sifive.com>, 2020-11-04 22:43:18 -0800, , mmu check mmu support mmu mask tvm vtvm wire satp vsatp disable sfence_vma allow supported type mask sum mxr signed chih min chao chihmin.chao sifive.com,,
171,51b5702b69083b87575ef8b03592499c3b8d89bd,hih-Min Chao <chihmin.chao@sifive.com>, 2020-11-04 23:00:49 -0800, , mmu extract common part satp vsatp setting signed chih min chao chihmin.chao sifive.com,,
172,ad8ef88a22533e5e31ffaff9c64ecd7853a51555,hih-Min Chao <chihmin.chao@sifive.com>, 2020-11-04 22:24:13 -0800, , mmu add impl table set function feature optional arch could selectively supported add impl_table keep implemented feature signed chih min chao chihmin.chao sifive.com,,
173,e91092f21948ba2e77bfbc4629b82b6aa14d5ed6,cott Johnson <scott.johnson@arilinc.com>, 2020-11-10 22:05:11 -0800, , use new flag simplify amo check,,
174,f019910e120874422220d3c5c6a9711cbf574bad,cott Johnson <scott.johnson@arilinc.com>, 2020-11-10 22:02:20 -0800,591, make properly take misaligned exception fix http github.com riscv riscv isa sim issue 591,,
175,956ef9ac3a66d2d6cda5df33a0e3f1c7d57ed0e0,ndrew Waterman <andrew@sifive.com>, 2020-11-09 15:10:41 -0800, , update readme reflect endian support,,
176,6fe352d543df80a74a97a0cc6f0eeb58aada3dab,ndrew Waterman <andrew@sifive.com>, 2020-11-09 15:07:49 -0800,575, merge pull request 575 zeldin big endian big endian target support,,
177,ad9bbf19944a608c4143b16dec05dedb223f02a6,arcus Comstedt <marcus@mc.pp.se>, 2020-11-07 15:31:32 +0100, , make mmu_t always available allows ifdefs removed compiling without enable dual endian static constant allowing compiler optimize away dead branch,,
178,212249e7c0d484fe69c953226ab7f4326427a73f,arcus Comstedt <marcus@mc.pp.se>, 2020-10-21 18:51:01 +0200, , allow fixed endianness observed mbe sbe ube,,
179,8e3bcb2eef7f195a9cd61f5b79c1e67a0c3c28ff,arcus Comstedt <marcus@mc.pp.se>, 2020-10-17 13:40:01 +0200, , tag target endian value help guide conversion code,,
180,ec2fd09fdbb7b7b490cacdc3818ca237f9f28593,arcus Comstedt <marcus@mc.pp.se>, 2020-10-11 13:45:05 +0200, , update generated configure script,,
181,8d09d845a7373cce52d3943f5dca1a2ac34a4f83,arcus Comstedt <marcus@mc.pp.se>, 2020-10-11 13:36:13 +0200, , implement support big endian target,,
182,641d7d03e6a8d822b720fcb1a19f261813c00c4a,ndrew Waterman <andrew@sifive.com>, 2020-11-02 18:21:16 -0800,588, merge pull request 588 kito cheng master doc update readme bitmanip 0.92,,
183,2a9849e3ab12a671dd9c2e480d00fc2a5eb83170,ito Cheng <kito.cheng@sifive.com>, 2020-11-03 09:27:31 +0800, , doc update readme bitmanip 0.92,,
184,1d30acb2d4e79744851c9899572945fd86a730ff,ndrew Waterman <andrew@sifive.com>, 2020-10-27 00:16:10 -0700,586, merge pull request 586 chihminchao rvv fix 2020 rvv fix 2020,,
185,30a45bb89cf0b959e6d11f87150f311a8e315cf1,hih-Min Chao <chihmin.chao@sifive.com>, 2020-10-22 01:06:35 -0700, , rvv check extra dst index segment load segment register group follow overlapping rule signed chih min chao chihmin.chao sifive.com,,
186,1af67080dda8fdf4006139a01b5fbb888a23b093,hih-Min Chao <chihmin.chao@sifive.com>, 2020-10-21 21:45:01 -0700, , commitlog fix compilation warning signed chih min chao chihmin.chao sifive.com,,
187,b2b6f45c1517b28acb9c0a020327a7a0b6d3531a,ndrew Waterman <andrew@sifive.com>, 2020-10-26 17:00:21 -0700,583, validate integer command line argument resolve 583,,
188,47e17aa074d617a93f9cfc9d52dca8ecbd7978b3,ndrew Waterman <andrew@sifive.com>, 2020-10-25 18:03:57 -0700,582, merge pull request 582 avpatel s2xlate trap fix,,
189,414c471c1456fe692bb25f81f1c08496acf5e635,nup Patel <anup.patel@wdc.com>, 2020-10-24 16:40:49 +0530, , fix trap generation s2xlate stage trap generated stage page table walk based original access type patch fix s2xlate accordingly signed anup patel anup.patel wdc.com,,
190,ec6ded4f2f21cb7aef4a0b31b82b91ef91d22c36,ndrew Waterman <andrew@sifive.com>, 2020-10-22 21:04:48 -0700,580, merge pull request 580 riscv riscv bitmanip incorporate draft extension,,
191,a06446f29de1c890ca3068d1b9e1f33e6ae09834,ndrew Waterman <andrew@sifive.com>, 2020-10-22 16:40:18 -0700, , swap max minu encoding,,
192,d286140afe962d61c3f82e12bb064403e05e1b6b,ndrew Waterman <andrew@sifive.com>, 2020-10-22 16:39:02 -0700, , remove subu.w change addu.w definition,,
193,cab796f546e4f2fa4e19d7804d008338267e8cda,ndrew Waterman <andrew@sifive.com>, 2020-09-17 23:19:14 -0700, , start adding ext disassembler,,
194,2622defd0cca6cc59a80227f5fa909926f44d42e,lifford Wolf <clifford@clifford.at>, 2019-12-05 17:27:14 -0800, , riscv bitmanip add 123 add u.w instruction signed clifford wolf clifford clifford.at,,
195,672c50ca1605949aaa82992746ba7011f571aa89,lifford Wolf <clifford@clifford.at>, 2019-12-05 16:37:08 -0800, , riscv bitmanip bugfixes rv32b impl crc sro shfl signed clifford wolf clifford clifford.at,,
196,147aef1628dca043e4b3de8a3b586f07ab46ae46,lifford Wolf <clifford@clifford.at>, 2019-11-08 17:49:36 +0100, , riscv bitmanip change risc bitmanip spec 0.92 signed clifford wolf clifford clifford.at,,
197,a4a2ce20caf756e39e109f5cc047238c35e03857,lifford Wolf <clifford@clifford.at>, 2019-08-29 21:06:09 +0200, , riscv bitmanip change risc bitmanip spec 0.91 signed clifford wolf clifford clifford.at,,
198,98864d1ceafe5578608f598f4c6e20a55f62bf9c,lifford Wolf <clifford@clifford.at>, 2019-08-24 10:22:48 +0200, , riscv bitmanip fix shfl shamt length signed clifford wolf clifford clifford.at,,
199,70d7081acb5be54ea7fa4c3f9ef9a6134a43519e,lifford Wolf <clifford@clifford.at>, 2019-08-11 14:48:11 +0200, , riscv bitmanip add bitmanip instruction signed clifford wolf clifford clifford.at,,
200,06c434f769ebbe783bc524591b780eefc65e05d6,.Pawan Kumar <30653405+Dracarys99@users.noreply.github.com>, 2020-10-22 05:37:54 +0000, , update htif.cc 577 bug fix final byte signature output,,
201,be5af59bcaca4dc90a0d276e1eccc4f4896b0373,eel Gala <neelgala@gmail.com>, 2020-10-18 04:10:08 +0530, , fixed mtval update breakpoint instruction 573 authored neel gala neelgala incoresemi.com,,
202,036aacbeb276be794f7a3ba89f5da3c5b2f8eb9f,eel Gala <neelgala@gmail.com>, 2020-10-16 09:55:59 +0530, , reduce sig_len constraint byte 569 reduce sig_len constraint byte spike currently asserts signature length always multiple byte however compliance suite agreed upon signature multiple byte prevents test run spike since fails assertion proposed change fix issue reduces assertion byte added size argument htif argument zero padding signature output defaultline size modified type line_size unsigned renamed size granularity rename granularity signature granularity authored dracarys99 spawan1999 gmail.com,,
203,e4419aa79a3c999e85610616d6e85847b08f7e19,arcus Comstedt <marcus@mc.pp.se>, 2020-10-10 13:03:43 +0200, , fix new elf check big endian host 567 new macro is_elf_ ... introduced 80b5b2f5 endian safe,,
204,72e5cabe6e3efa1658ad424403cd166aa8a008d2,ndrew Waterman <andrew@sifive.com>, 2020-10-08 23:50:57 -0700,566, raise correct exception counter resolve 566,,
205,f1c24eff543e6f41980993f41ae1ab5ab80a7340,ndrew Waterman <andrew@sifive.com>, 2020-10-06 13:51:27 -0700,565, merge pull request 565 chihminchao rvv fix 2020 rvv fix 2020,,
206,681fbac9abefd2a370b34e1ce16a4b4804aa7783,hih-Min Chao <chihmin.chao@sifive.com>, 2020-10-05 00:06:43 -0700, , rvv remove elen max xlen flen check original constraint baseline arch could flexsible signed chih min chao chihmin.chao sifive.com,,
207,f37ebaca770d91a90b83fe2be1ae61028ae69152,hih-Min Chao <chihmin.chao@sifive.com>, 2020-10-06 09:07:09 -0700, , rvv commitlog get hartid directly avoid handling inconsistent csr status running reference design signed chih min chao chihmin.chao sifive.com,,
208,77030fe8c29e108bd2828bf11337859509fd0ea6,hih-Min Chao <chihmin.chao@sifive.com>, 2020-10-06 00:22:33 -0700, , rvv vamo need keep exception index vstart signed chih min chao chihmin.chao sifive.com,,
209,4bacf96d6cc1a1dcc1f472c42433765a8d2bbf3a,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-10-06 16:19:17 +0800, , rvv sstatus.sd need include dirty state 563 signed chih min chao chihmin.chao sifive.com,,
210,057a601439ef390c2a9378a3872951a8db471459,bhinay Kayastha <59576105+abhinay-kayastha@users.noreply.github.com>, 2020-10-06 02:40:55 -0500, , update satp hgatp mask usage make clearer 564,,
211,b1d370cb41421325a7d7da22be4a6a83aac32f55,ndrew Waterman <andrew@sifive.com>, 2020-10-05 12:29:59 -0700, , fix mac build,,
212,8966775ab443879d064a6e8419eeea82b901ccca,ndrew Waterman <andrew@sifive.com>, 2020-10-04 15:50:54 -0700,557, never possible select mpp completes fix cover hypervisor extension case well fix 557,,
213,ef3ea15aba0dc0a9f0fde85f1e21c8b98d76ace2,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-10-02 07:04:58 +0800, , decode return meaningful bit insn_t 561 original insn_t upper part extended signed bit instruction fetched mmu_t refill_icache make tval illegal instruction exception wrong ref spec 3.1.17 say illegal instruction trap mtval contain shortest actual faulting instruction first ilen bit faulting instruction first xlen bit faulting instruction value loaded mtval right justified unused upper bit cleared zero signed chih min chao chihmin.chao sifive.com,,
214,0748aa4b46d488bd0758dcde9ce077ac25ca9cc2,bhinay Kayastha <abhinay.kayastha@sifive.com>, 2020-09-29 13:08:18 -0700, , partially revert removal .pc.in file add disasm.pc.in,,
215,4baf970f1b151400152c43559e601625dc03bd67,thiruva <sthiruva@gmail.com>, 2020-09-30 00:39:24 +0530, , adding symbol lookup enable commitlog enabled 558 adding symbol lookup enable commitlog enabled removed ifdef get_symbol related function retained processor.cc called authored shajid thiruvathodi sthiruva valtrix.in,,
216,e7cdd757248358235f3231cecf6aafdf23201d4e,thiruva <sthiruva@gmail.com>, 2020-09-29 10:36:02 +0530, , add core line generated log commits 556 add core line generated log commits fixing format specifier cpuid log commits authored shajid thiruvathodi sthiruva valtrix.in,,
217,9d1fb489c2cc7bcb6e25e36a23b2cf963774618a,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-09-25 14:16:29 +0800, , pmp fix local scope issue 552 global function local pmpcfg loop make ret macro use local want pas local result global signed chih min chao chihmin.chao sifive.com,,
218,9ac9ff2c6e27e6a06dd52b79ae0e0d9b99e2bd0b,ndrew Waterman <andrew@sifive.com>, 2020-09-24 17:36:31 -0700, , correctly respect mstatus.tw hstatus.vtw,,
219,14ad0d98e45c74e824592b9f2f8b65cf1c07ead1,ndrew Waterman <andrew@sifive.com>, 2020-09-24 17:34:24 -0700, , correctly respect mstatus.tsr never effect,,
220,c6a5585849f4d446706dfcc904b9a422bd2b3067,ndrew Waterman <andrew@sifive.com>, 2020-09-24 17:22:59 -0700, , correctly respect mstatus.tvm never effect hfence.gvma hgatp csr must respect,,
221,348fc0c97021e6788cfd73571687bb8f1bf6a44a,ndrew Waterman <andrew@sifive.com>, 2020-09-24 17:22:28 -0700, , fix priority virtual vs. illegal instruction exception hfence,,
222,77024fa1d1303b1274ff25de335ef8e67092b201,ndrew Waterman <andrew@sifive.com>, 2020-09-24 17:05:15 -0700,551, fix priority virtual vs. illegal instruction exception hlv hsv resolve 551,,
223,43003ea3ed9d2c1a1c060416da91ccf5b044c55c,ndrew Waterman <andrew@sifive.com>, 2020-09-23 01:48:02 -0700,550, merge pull request 550 chihminchao rvv pre 1.0 2020 rvv pre 1.0 2020,,
224,0c60f1008b8aa665e29e100d0e80c8aa9b79efae,hih-Min Chao <chihmin.chao@sifive.com>, 2020-09-22 21:02:15 -0700, , rvv commitlog add peek parameter get_csr commitlog need read affected csrs may violate permisson signed chih min chao chihmin.chao sifive.com,,
225,b8832af2d97f1936c8b813628c2941d22719d736,hih-Min Chao <chihmin.chao@sifive.com>, 2020-09-10 20:52:33 -0700, , rvv fix vfncvt vfwcvt type checking case use explicit type checking signed chih min chao chihmin.chao sifive.com,,
226,648e16e7783f1a91d7f65b4b8d38a84d917235d6,ndrew Waterman <andrew@sifive.com>, 2020-09-22 14:50:21 -0700, , add basic continuous integration flow,,
227,4672cf245cfcea2723ed568f0f0b3baa50711213,ndrew Waterman <andrew@sifive.com>, 2020-09-22 14:02:59 -0700,549, install pkg config file library installed resolve 549,,
228,59d450e58646bdc0af5e9250df7d6267c3c791fc,ndrew Waterman <andrew@sifive.com>, 2020-09-22 04:28:22 -0700, , separate build spike spike dasm,,
229,b1dc3826d0254b5d4853037cd399560b39745983,ndrew Waterman <andrew@sifive.com>, 2020-09-22 03:18:23 -0700, , error dlopen available,,
230,ac46e18f82fd2c040680633e089860998baa5a5d,ndrew Waterman <andrew@sifive.com>, 2020-09-21 17:53:35 -0700, , raise virtual instruction trap correctly wfi sret sfence,,
231,fbb5a7620ffd2d6f7583148881e2c9fc501a4614,ndrew Waterman <andrew@sifive.com>, 2020-09-20 18:58:02 -0700, , fix polarity hstatus.hu field,,
232,d6ac560a1cf60e1364c26ec5fb673b38993caaa3,ndrew Waterman <andrew@sifive.com>, 2020-09-20 18:53:27 -0700, , throw virtual instruction exception unimplemented csrs,,
233,3e7cba464d9ce1a5ca5030b7e689d189874f8c75,an-Kuan Chen <hankuan.chen@sifive.com>, 2020-09-16 02:00:46 +0800, , rvv fix int type enough shift 544 int represent bit lp64 model sew greater behavior undefined,,
234,a3376ff9af100f6f58ebdb18864eda6ac68b51af,ndrew Waterman <andrew@sifive.com>, 2020-09-15 10:43:30 -0700, , populate tval register illegal virtual instruction trap,,
235,8957a8efec78ba7ad59a8719366a14a0674a1ee4,ndrew Waterman <andrew@sifive.com>, 2020-09-15 10:08:24 -0700, , need catch illegal csrs set_csr get_csr always called first assumption pervasively relied upon check set_csr redundant fyi avpatel,,
236,58f23e111fcfe317f366e2a77c04bad274f436d2,bhinay Kayastha <59576105+abhinay-kayastha@users.noreply.github.com>, 2020-09-11 12:16:11 -0500, , add mip_meip all_ints 543,,
237,ecc87c4ce3488cb3ad449ceac71702cf0847fd40,ndrew Waterman <andrew@sifive.com>, 2020-09-08 04:20:59 -0700,542, merge pull request 542 chihminchao rvv fix 2020 rvv fix 2020,,
238,57fbf0eeb1db6fab93faf56480f4f42f9b83f7e4,hih-Min Chao <chihmin.chao@sifive.com>, 2020-09-08 00:00:13 -0700, , rvv disasm separate vvm signed chih min chao chihmin.chao sifive.com,,
239,f398f0af9b4740eb6cc3666d87225a1cbb27f312,hih-Min Chao <chihmin.chao@sifive.com>, 2020-09-02 20:49:01 -0700, , rvv disasm fix vamoadd name signed chih min chao chihmin.chao sifive.com,,
240,3101b47288f3156d24b598449d4f8428875b7ed1,nup Patel <anup.patel@wdc.com>, 2020-09-02 06:57:42 +0530, , fix mideleg medeleg emulation extension available 537 patch doe two fix extension available medeleg allow delegating instead broken commit 7775c6fb7cc1b forced bit mideleg cleared bit cleared misa csr signed anup patel anup.patel wdc.com,,
241,f974ce1c6d30250d46d2b763715724bcd4b7a89d,ndrew Waterman <andrew@sifive.com>, 2020-08-31 11:14:36 -0700,535, merge pull request 535 chihminchao rvv pre 1.0 2020 rvv pre 1.0 2020,,
242,989f8772f3a152771ec875b144b74849e12ce1c0,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-27 10:09:11 -0700, , rvv reading vcsr need enable mstatus.vs signed chih min chao chihmin.chao sifive.com,,
243,526b9abb7cd44d459ff1c31ae88cbc0a00cc21f8,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-27 08:46:06 -0700, , rvv disasm fix amo sub opcode signed chih min chao chihmin.chao sifive.com,,
244,52b3eb938079c0d91f40cfc1a733ee21dfa03de7,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-26 20:13:31 -0700, , rvv disasm fix whole load signed chih min chao chihmin.chao sifive.com,,
245,6f7b46f71fd1893e773791900d78c6ca05db712d,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-26 19:24:47 -0700, , rvv relax checking vs1 vs1 sub signed chih min chao chihmin.chao sifive.com,,
246,69fcd8d2fec98fb2dcbe77c21cfe257743873f32,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-26 00:17:11 -0700, , rvv trigger exp illegal ncvt wcvt eew signed chih min chao chihmin.chao sifive.com,,
247,fa23a1cc1db85862c92bf4795e14419bab2e611e,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-25 23:41:46 -0700, , rvv check invalid frm floating operation signed chih min chao chihmin.chao sifive.com,,
248,c9da2943328acf74f58812f1bf29cfc4091dc4cd,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-25 21:33:49 -0700, , rvv add reciprocal instruction signed chih min chao chihmin.chao sifive.com,,
249,eceda60356a435dfac2c5573badf0144f4c7f146,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-25 21:24:25 -0700, , softfloat add reciprocal api signed chih min chao chihmin.chao sifive.com,,
250,e11db4e6c978eb20a2be2bb253755703231971e3,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-17 07:32:27 -0700, , remove bit extraction processor.h signed chih min chao chihmin.chao sifive.com,,
251,bfc2bead78ce8237aa48f403808f1699b9190862,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-16 22:01:29 -0700, , rvv remove quad instruction signed chih min chao chihmin.chao sifive.com,,
252,5f76a0d1fa68bb80560cb890405c42041f744e89,im Newsome <tim@sifive.com>, 2020-08-20 12:40:46 -0700, , fix debug test failing impebreak enabled 530 introduced 527,,
253,0f0fe6817e70cc0efdd1373b6f164004a094e82d,ndrew Waterman <andrew@sifive.com>, 2020-08-20 01:56:45 -0700,533, merge pull request 533 chihminchao rvv fix 2020 rvv fix vrgatherei16 overlap rule,,
254,30a741974ab0092a4a6efceb2fc56b57a8cb376c,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-20 01:21:45 -0700, , rvv fix vrgatherei16 overlap rule signed chih min chao chihmin.chao sifive.com,,
255,6160ee9a94dce56f5f6eb142b9ab45a80bb17db2,ndrew Waterman <andrew@sifive.com>, 2020-08-12 14:48:31 -0700, , mcounteren doe exist mode implemented,,
256,0ebb8a93b59d69a87e9f8e845941846809111e8f,ndrew Waterman <andrew@sifive.com>, 2020-08-11 10:29:30 -0700,527, merge pull request 527 sobuch optional impebreak add option dissable implicit ebreak program buffer,,
257,5e073efff040fc7f765881522f0da4e91fed00d4,amuel Obuch <sobuch@codasip.com>, 2020-08-11 16:42:56 +0200, , add option dissable implicit ebreak program buffer,,
258,da34b0eee44274ba4e0cddd27add832c427001bb,ndrew Waterman <andrew@sifive.com>, 2020-08-04 02:35:52 -0700,521, merge pull request 521 chihminchao hypvervisor hypvervisor,,
259,99eab5eedef9be5e8c48515bc860cdbd4e3c623b,ndrew Waterman <andrew@sifive.com>, 2020-08-04 02:35:10 -0700,520, merge pull request 520 chihminchao rvv enhance vstart rvv enhance vstart,,
260,7775c6fb7cc1b29bf529fee9fb900cef513222c1,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-03 00:06:39 -0700, , hyperviosr fix exception code name signed chih min chao chihmin.chao sifive.com,,
261,f5e4f0cf329c13a9dea4bbc36c535572186e9c41,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-15 02:16:25 -0700, , rearrange hypbervisor csr cause change come generation order riscv opcodes original definition placed opcode system new one placed separated opcode rv64h opcode rv32h signed chih min chao chihmin.chao sifive.com,,
262,6e4977abdbe16dc7923a709cf3b3defb871c9061,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-03 01:25:53 -0700, , rvv add vstartalu option varch arugment except load store instruction instruction non zero vstart instruction non zero vstart required vstart must zero spec default value signed chih min chao chihmin.chao sifive.com,,
263,959700ec11d5c5e8417533e6cddfada1a83c4770,hih-Min Chao <chihmin.chao@sifive.com>, 2020-08-03 00:05:27 -0700, , rvv fix pesudo code instruction signed chih min chao chihmin.chao sifive.com,,
264,6859ccfa4a20295810dfe9d92582504b8ce23643,ndrew Waterman <andrew@sifive.com>, 2020-07-30 16:43:21 -0700,519, merge pull request 519 chihminchao rvv pre 1.0 rvv pre 1.0,,
265,5a107c6ba774bda1de1de78c1b3bc0b847f8092b,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-21 11:07:54 -0700, , f16 fix nan box macro signed chih min chao chihmin.chao sifive.com,,
266,9fadb08893847f137b612e9e83b3849bf67861a5,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-29 21:32:46 -0700, , rvv fix frac_lmul get function signed chih min chao chihmin.chao sifive.com,,
267,a4482608e81e8c301967ac7b51a8fc9b6e856db8,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-29 20:59:56 -0700, , rvv remove isa string zvamoand zvlsseg signed chih min chao chihmin.chao sifive.com,,
268,a602aa595c3f2a99c77aff2fb4b8b15adf15cacc,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-29 20:37:24 -0700, , rvv remove veew vemul state arch state signed chih min chao chihmin.chao sifive.com,,
269,cdda51cb0af8f846ab10bb8d9c1af3aab6a21b46,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-23 01:04:42 -0700, , rvv add vrgatherei16.vv signed chih min chao chihmin.chao sifive.com,,
270,effb92a5ecca543e27bb0ae3d7c42eee34d4ddf4,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-15 03:39:00 -0700, , rvv add new whole reg load store instruction signed chih min chao chihmin.chao sifive.com,,
271,3075210b4948fb1b0a6772384c6e2ea103d75511,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-15 02:18:20 -0700, , rvv rearrange instruction since generation order change signed chih min chao chihmin.chao sifive.com,,
272,4d6086e094062290b6e0e40329c6a2e11a1fc009,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-15 02:20:21 -0700, , rvv fix amo naming original name miss instruction mae vamoswape8 vamoswapei8 signed chih min chao chihmin.chao sifive.com,,
273,f2d6531ade46ebc0c960898564f83327141e3ac9,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-14 21:08:26 -0700, , rvv remove slen command parser still accept slen value stored implementation signed chih min chao chihmin.chao sifive.com,,
274,fabc3c44845b59931a5a5ed629e0e9178661cc88,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-22 21:38:39 -0700, , rvv initialize vector register zero dump comparison tool may depennd initial state vector register signed chih min chao chihmin.chao sifive.com,,
275,3784c3f681c49602470bb3e8c66fa141d030a517,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-23 00:39:00 -0700, , rvv disasm fix missing vamoorei operand signed chih min chao chihmin.chao sifive.com,,
276,6275cdf04d3bbda82e325c4d1959c03e9dedc1bd,ndrew Waterman <andrew@sifive.com>, 2020-07-28 20:55:05 -0700,517, merge pull request 517 riscv rvv 1.0 vtype incorporate rvv 1.0 vtype layout change,,
277,308b6db54946d853b47cb5085a06e90aae14145c,ndrew Waterman <andrew@sifive.com>, 2020-07-28 15:26:30 -0700, , incorporate rvv 1.0 vtype layout change,,
278,67b7edd0270d5d074136eb45474477d15aeee725,ndrew Waterman <andrew@sifive.com>, 2020-07-21 23:02:13 -0700,503, remove deprecated decoding xor ucb implementation used represent pipeline bubble encoding reserved future standard hint use resolve 503,,
279,8d860c190640e19e0f23a21d2479b4a36d13d342,bhinay Kayastha <59576105+abhinay-kayastha@users.noreply.github.com>, 2020-07-16 19:11:22 -0500, , fix extension 508,,
280,759f4eba829d299eb34cd1568d3f4694e0d198cb,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-07-15 16:04:23 +0800, , commitlog fix vmvnfr.v register information 506 signed chih min chao chihmin.chao sifive.com,,
281,f4904b677e8edfca5b48ff278e43abc5a68f287c,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-07-14 03:32:23 +0800, , rvv fix viota.m dst src overlapping rule 504 signed chih min chao chihmin.chao sifive.com,,
282,ecc039ef5726315b7e37e8a9c7b682bbe09c9cf5,ndrew Waterman <andrew@sifive.com>, 2020-07-09 13:48:17 -0700,493, merge pull request 493 avpatel riscv hyp ext v0.6.1 risc extension v0.6.1 support,,
283,dff90a831ef3e393b2cea931515d25677fdced30,nup Patel <anup.patel@wdc.com>, 2020-06-22 09:52:42 +0530, , add kernel command line option spike inconvenient always embed kernel flat image opensbi booting linux xvisor spike add optional kernel command line option spike using new option user specify kernel flat image separately opensbi elf separately signed anup patel anup.patel wdc.com,,
284,2cb19ac699b51d38fba57f4acb1ce02f06e7548f,nup Patel <anup.patel@wdc.com>, 2020-06-22 08:38:44 +0530, , add bootargs command line option spike add bootargs command line option spike allows provide custom kernel parameter linux xvisor signed anup patel anup.patel wdc.com,,
285,564ed97f618321b8499a3e8837c36f622ee8a893,nup Patel <anup.patel@wdc.com>, 2020-06-19 17:56:05 +0530, , implement new instruction hypervisor extension add new hfence hlv hsv instruction mode defined part risc hypervisor extension signed anup patel anup.patel wdc.com,,
286,b75aff9e5d132a16d9326bc0b3bbc724ae3c753c,nup Patel <anup.patel@wdc.com>, 2020-06-21 23:30:58 +0530, , implement hypervisor two stage mmu extend existing mmu implementation support two stage translation running mode risc hypervisor extension signed anup patel anup.patel wdc.com,,
287,9af85e39a550ba031e4fe9c1913e275959a9927b,nup Patel <anup.patel@wdc.com>, 2020-06-13 15:38:21 +0530, , implement hypervisor csrs read write add newly defined hypervisor csrs allow mode access csrs mret sret ecall wfi instruction also updated virt novirt switch exception cause based hart virtualization state subsequent patch implement two stage page table hfence instruction hsv hlv instruction signed anup patel anup.patel wdc.com,,
288,26eb6a2cbc1dfa7edf43e04a858af0de7870e650,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-07-09 03:34:31 +0800, , rvv vstart register need lg2 vlen bit 501 section 3.6 say vstart csr defined enough writable bit hold largest element index one maximum vlmax lg2 vlen bit signed chih min chao chihmin.chao sifive.com,,
289,b6038de3fcd71703732995bb90bd7d411d330890,nup Patel <anup.patel@wdc.com>, 2020-06-21 19:32:09 +0530, , extend trap class pas information hypervisor extension csrs providing trap related information extend existing trap class pas additional trap information required hypervisor extension signed anup patel anup.patel wdc.com,,
290,89d2591f1b84e7755c0f46166d9e0d6ec0fe7c03,nup Patel <anup.patel@wdc.com>, 2020-06-21 18:38:06 +0530, , add hypervisor extension related csr instruction defines add missing csr instruction encoding related defines hypervisor extension signed anup patel anup.patel wdc.com,,
291,68eb54397e88488e40b937bb9f73a9078c7dbb46,dit Khanna <40774742+khannaudit@users.noreply.github.com>, 2020-07-07 15:25:54 -0700,500, merge pull request 500 abhinay kayastha getcsrzeropmp n_pmp pmp implemented hence raise trap,,
292,85b7e37d013ef2f1a505ffc00d142f26dcf81d80,bhinay Kayastha <abhinay.kayastha@sifive.com>, 2020-07-06 17:02:05 -0700, , n_pmp pmp implemented hence raise trap,,
293,4ae887c1ffd54f9e33461bbe6774693eb41267a0,ndrew Waterman <andrew@sifive.com>, 2020-07-04 05:17:48 -0700,499, merge pull request 499 chihminchao commitlog 2020 commitlog 2020,,
294,580ef6a6a519ea40d2680eed26d3c6e75bf4f763,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-01 22:34:58 -0700, , commitlog support csr access csr register access instruction log like signed chih min chao chihmin.chao sifive.com,,
295,0fefb0cf6de06f5ee625cff59cecb42ae9ae3b55,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-02 20:57:59 -0700, , commitlog simplify print_value path signed chih min chao chihmin.chao sifive.com,,
296,3e9c9f75e9720ce5ce2c2b41e5defd9dad9d4915,hih-Min Chao <chihmin.chao@sifive.com>, 2020-07-02 00:03:17 -0700, , commitlog extend hint bit record csr access signed chih min chao chihmin.chao sifive.com,,
297,0884e5bbd77a4df950c2ccfff78ad157ffcec631,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-29 09:58:41 -0700, , rvv make vmvfnr respect vstart signed chih min chao chihmin.chao sifive.com,,
298,61f0dab33f7e529cc709908840311a8a7dcb23ce,ndrew Waterman <andrew@sifive.com>, 2020-06-25 14:26:53 -0700,494, merge pull request 494 chihminchao rvv fix 2020 rvv fix 2020,,
299,94cac9f5c454b5fab7a521ddd1f4a315b59083d6,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-25 10:26:43 -0700, , rvv remove unecessary access signed chih min chao chihmin.chao sifive.com,,
300,941bfba32a424c6d060840d48315bda28b19c50d,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-23 00:22:56 -0700, , rvv fix viota.m overlapping rule signed chih min chao chihmin.chao sifive.com,,
301,958dcdc6fe6ed648444b622bbe667d6d477549ec,ndrew Waterman <andrew@sifive.com>, 2020-06-17 19:46:35 -0700,491, merge pull request 491 chihminchao rvv fix 2020 rvv fix 2020,,
302,5d8dcb02f36515fb576a05627bfa9597acdd6013,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-17 10:35:30 -0700, , rvv make respect vstart signed chih min chao chihmin.chao sifive.com,,
303,23461637db6c7add002112bca4c430e613522f88,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-17 01:15:40 -0700, , rvv commitlog fix fractional lmul dump signed chih min chao chihmin.chao sifive.com,,
304,960274cda20af7303fdf8109e27d9720395ae21f,ndrew Waterman <andrew@sifive.com>, 2020-06-16 22:11:30 -0700,490, merge pull request 490 chihminchao rvv fix 2020 rvv fix 2020,,
305,0ea56186d527433c21cf76e2d2a6a53a8d9695dc,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-16 21:40:00 -0700, , rvv disasm fix vwadd.wx operand signed chih min chao chihmin.chao sifive.com,,
306,939128f1e0a10c6c770bf15394d3c8b0606eb059,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-16 21:07:54 -0700, , zfh support register dump interactive mode signed chih min chao chihmin.chao sifive.com,,
307,3369e92602c090b1a0744145301c5abb5f2ece33,ndrew Waterman <andrew@sifive.com>, 2020-06-16 01:51:38 -0700,489, merge pull request 489 chihminchao extension zfh extension zfh,,
308,07bbbb52e9304aef7bedc65d236ccbb81979edcd,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-11 21:10:46 -0700, , ext handle diaseembler initialization extension two option specify custom extension register isa isa rv64gcv_xmyext parse load register processor_t processor_t extension parse load main register later calling processort_t patch fix register pas signed chih min chao chihmin.chao sifive.com,,
309,284716d4bdb263b8421a2235273736a8e51cf114,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-09 20:36:00 -0700, , zfh implement instruction signed chih min chao chihmin.chao sifive.com,,
310,7ddc065e54a02725b576c19827b58dff840d2b52,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-09 20:05:24 -0700, , zfh disasm add fp16 disasm signed chih min chao chihmin.chao sifive.com,,
311,6aab988039b3926ec8d8d03451bea2acd73efcd5,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-09 20:01:39 -0700, , zfh add scalar opcode signed chih min chao chihmin.chao sifive.com,,
312,2495301866ef4c432dab63bc140092994771adde,ave Wen <dave.wen@sifive.com>, 2020-06-16 06:54:28 +0800, , remove redundant code 488,,
313,983abeaa9fb9c9c5cc8b318fdad11305a88021f3,ndrew Waterman <andrew@sifive.com>, 2020-06-11 18:59:56 -0700,486, merge pull request 486 chihminchao rvv fix 2020 rvv fix 2020,,
314,5d0b2398f061fb96b0ae23b3f667fc41ee381620,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-10 00:32:46 -0700, , rvv fix index amo overlapping rule signed chih min chao chihmin.chao sifive.com,,
315,307f912d32d094c9527c116063743ceab5b8b189,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-09 22:45:22 -0700, , rvv add widen overlapping helper related widen rule signed chih min chao chihmin.chao sifive.com,,
316,cbaf47a0c06e2c0123ae114d7ab37bc5e50717fc,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-09 20:09:21 -0700, , rvv fix comparison narrow overlapping rule signed chih min chao chihmin.chao sifive.com,,
317,31dbaabb32334acb3312e7fba2a44fc40afea24b,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-11 17:48:19 -0700, , rvv fix style dead code signed chih min chao chihmin.chao sifive.com,,
318,4135ac9a4027ce949ccbcd6ba1aa492bd8cc434d,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-11 17:48:11 -0700, , rvv disasm fix vfncvt.f.f.w signed chih min chao chihmin.chao sifive.com,,
319,0e20f7a5d3aa0a67688d4030fd32d3e315340e48,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-10 23:32:08 -0700, , build fix quota string parameter signed chih min chao chihmin.chao sifive.com,,
320,c520402ad3be05ba7e2755cddd985db8d8526dec,ndrew Waterman <andrew@sifive.com>, 2020-06-10 15:37:00 -0700,485, merge pull request 485 chihminchao custom ext custom ext,,
321,2c5e60b5fc0f1eaf94fdae03f8379a7ddd807423,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-08 02:07:21 -0700, , ext add simple sifive cflush extension check execution privilege signed chih min chao chihmin.chao sifive.com,,
322,481b23ed3c5ca5823b0ab5dd74af588b123fa26e,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-04 01:36:28 -0700, , ext build libriscv pic make linkable ext library signed chih min chao chihmin.chao sifive.com,,
323,4ae7271b61a124b2227594ebec8f95a3e853c4d1,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-04 00:58:39 -0700, , ext support default library name fix isa parser isa make custom extension work extension underline char search libmyext.so libcustomext.so check myext open library fix custom extension disassembler initialization bug signed chih min chao chihmin.chao sifive.com,,
324,fefd356697bbbe732c22b0e6dc6121b8aeca2946,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-08 00:36:37 -0700, , ext rename libdummy_rocc libcustomext make library name general multiple custom extension built one shared library signed chih min chao chihmin.chao sifive.com,,
325,e66d7698d0a250fb29a1a3263223e5ccc80894ad,ndrew Waterman <andrew@sifive.com>, 2020-06-08 14:20:46 -0700, , fix performance regression toupper depends locale information actually result function call preventing comparison constpropped fix manually inlining comparison chihminchao,,
326,090a083f0d6499b830622bb10d4486afa1f2b448,ndrew Waterman <andrew@sifive.com>, 2020-06-08 14:12:36 -0700,431, fix priority misaligned exception store conditional previously unintentionally prioritized access fault page fault resolve 431,,
327,33a6eb57564c257037780ddd2691ca621c44a55b,ndrew Waterman <andrew@sifive.com>, 2020-06-04 03:28:49 -0700,477, merge pull request 477 chihminchao rvv fix 2020 rvv fix 2020,,
328,e4e74a891b2c3a7f12195a3e658dc51e4ef6e969,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-03 21:40:59 -0700, , rvv fix vfmv.s.f non nan boxed case signed chih min chao chihmin.chao sifive.com,,
329,1ca0a2da77efd6b9153fc2f86669bfcdefa26d75,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-03 01:30:33 -0700, , rvv commitlog fix vfslide signed chih min chao chihmin.chao sifive.com,,
330,2a81bdf96cc471f9d4d3c16acb2b076259145801,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-03 01:19:07 -0700, , rvv fix vms oib f.m overlapping rule signed chih min chao chihmin.chao sifive.com,,
331,3fbe5ad91f124c72b25873b65b712b099fe58486,hih-Min Chao <chihmin.chao@sifive.com>, 2020-06-04 01:45:04 -0700, , rvv fix compilation warning signed chih min chao chihmin.chao sifive.com,,
332,7246912cd7e21f0c68cd3258ae4ab59e4d836155,ndrew Waterman <andrew@sifive.com>, 2020-05-29 15:52:45 -0700,475, merge pull request 475 chihminchao rvv 0.9 rvv 0.9,,
333,2469a57166ae623fb0d1170d86aecec84a616f02,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-28 21:10:13 -0700, , doc update readme vector 0.9 signed chih min chao chihmin.chao sifive.com,,
334,5ea3ef76d2aadab3a95b8b35330edb22232e9c9c,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-28 19:37:29 -0700, , rvv use zvqmac enable vector qmac signed chih min chao chihmin.chao sifive.com,,
335,09adc65e7db92c651b26e376b964efec585cc268,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 19:35:45 -0700, , rvv apply new overlapping align macro signed chih min chao chihmin.chao sifive.com,,
336,1bf9d025f7efaf153d551a1128d423444522ba3f,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 00:59:29 -0700, , rvv add type narrow widen conversion signed chih min chao chihmin.chao sifive.com,,
337,36ebbb068c6508b9e42398b2307b5c5792459395,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 01:59:13 -0700, , rvv add new explicit eew load store instruction unit stride index fault first signed chih min chao chihmin.chao sifive.com,,
338,3035256f1a451da1dabff677e6e14b13fef7edc1,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 00:55:58 -0700, , rvv add amo instruction use isa rv64gcv_zvamo enable signed chih min chao chihmin.chao sifive.com,,
339,f5983b39c583971b8443b9f16705cbfb1588dbf5,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 00:52:59 -0700, , rvv add new singed unsiged extension instruction signed chih min chao chihmin.chao sifive.com,,
340,fb84a685a89603eb91bd36261addc0fd13d2b576,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 00:48:10 -0700, , rvv extenc structure support 0.9 new field signed chih min chao chihmin.chao sifive.com,,
341,d4f881d0ecce46c6f011603aeb74ad3a72b28fbf,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 00:42:12 -0700, , rvv wrap align overlap checking macro signed chih min chao chihmin.chao sifive.com,,
342,92d41ccbc02ed848d89ae4ed61be42730aa02140,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 19:33:15 -0700, , rvv remove vmlen vmlen changed signed chih min chao chihmin.chao sifive.com,,
343,59aa87bd5d638000d4a3ae99b5a4218974ad9e80,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 00:35:36 -0700, , rvv change funary signed chih min chao chihmin.chao sifive.com,,
344,4ece06558cb4c143fd317bfc018b0879a61ebb0a,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-27 00:32:42 -0700, , add f16_to_ apis signed chih min chao chihmin.chao sifive.com,,
345,21dd7ed0aba0d58fb81f93b1063f54b42cc9b4f4,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-11 23:35:38 -0700, , rvv handle inactive nan case vfredsum signed chih min chao chihmin.chao sifive.com,,
346,ea4010704bfe7d3cf64472d409a24fae1107fc62,hih-Min Chao <chihmin.chao@sifive.com>, 2020-05-15 01:00:32 -0700, , rvv disasm add missing .wx format signed chih min chao chihmin.chao sifive.com,,
347,1edd5a019177ed1f8527465d8c239415a9f9e296,ave Wen <dave.wen@sifive.com>, 2020-05-29 03:49:25 +0800, , fix memory region checker 474,,
348,88c87dbbcf508b78ee2272528f5d404f3e5a0796,im Newsome <tim@sifive.com>, 2020-05-26 14:57:07 -0700, , report haltgroup halt cause per debug spec 473,,
349,b7c09621ea87e99cca42da307e461707c6e7cbf1,nthony-coulter <65789231+anthony-coulter@users.noreply.github.com>, 2020-05-22 17:34:52 -0500, , make gen_icache script use posix command 470 seq utility available openbsd authored anthony coulter riscv,,
350,667433bbee4ba0a10f569ac4ad8b52578574ff31,ndrew Waterman <andrew@sifive.com>, 2020-05-20 22:56:07 -0700, , make sure vlen elen slen initialized even without extension,,
351,2364a2113f58d0200569c8f527aed0bdae6485a3,ndrew Waterman <andrew@sifive.com>, 2020-05-20 19:05:03 -0700,466, merge pull request 466 riscv fix misa init fix state.misa garbage initialization,,
352,2d8a94234ec1b1d57bb81bf5b826cb832cd8a2e1,dit Khanna <udit.khanna@sifive.com>, 2020-05-19 21:51:33 -0700, , fix state.misa garbage initialization,,
353,513763b54cef516ba90d3899a675bd396dc23153,ndrew Waterman <andrew@sifive.com>, 2020-05-18 15:49:57 -0700,463, merge pull request 463 sbeamer clang compile fix fix clang compile error within fdt parsing,,
354,e5dfa01f68ab797b15b5ddb012bdbef7e3103196,cott Beamer <sbeamer@ucsc.edu>, 2020-05-18 15:41:32 -0700, , fix clang compile error wthin fdt parsing,,
355,a21011116cdaaa0eea2d4f16175cfc3f267d4765,ndrew Waterman <andrew@sifive.com>, 2020-05-12 01:12:18 -0700,461, merge pull request 461 riscv mstatus spie sie hardwire mstatus sie spie zero mode absent,,
356,47026a2119456b3e431b30dfcaeb6fa9829b438b,dit Khanna <udit.khanna@sifive.com>, 2020-05-12 00:37:50 -0700, , hardwire mstatus sie spie zero mode absent,,
357,9430a823731b068c16972f5d790c55661e183acf,ndrew Waterman <andrew@sifive.com>, 2020-05-10 01:43:04 -0700, , merge branch,,
358,0212b6d66f9f321732480b20b368ee0882415314,ndrew Waterman <andrew@sifive.com>, 2020-05-10 01:31:34 -0700, , implement coarse grain pmp matching logic,,
359,9b579a624c03d42490468c0e8a98873940ae510e,ndrew Waterman <andrew@sifive.com>, 2020-05-10 00:53:27 -0700, , implement csr read write behavior coarse grain pmp,,
360,d5a98bd2d43ffcc70a2d28bc1aeeeee946d644f6,ndrew Waterman <andrew@sifive.com>, 2020-05-10 00:13:38 -0700, , implement configurable pmp count pmps exist simply deny access register pmps exist others hardwired,,
361,b567da9a46367e19768118034dd5757447548556,ndrew Waterman <andrew@sifive.com>, 2020-05-10 00:03:08 -0700, , disable pmp check configuration includes zero pmp register,,
362,43cfe9584638054ae25cc3c952d160277171cc26,ndrew Waterman <andrew@sifive.com>, 2020-05-09 23:58:09 -0700, , support consuming pmp number granularity dtb feature implemented yet,,
363,e551131e559d7a8ddac4db13420fd95f0042c426,ndrew Waterman <andrew@sifive.com>, 2020-05-09 23:43:41 -0700, , rename n_pmp constant max_pmp,,
364,90e67e05789a0b0de95c6e0910d86658847c06bb,ndrew Waterman <andrew@sifive.com>, 2020-05-06 15:03:47 -0700,459, merge pull request 459 seldridge stdexcept add missing stdexcept import gcc,,
365,b3855682c2d744c613d2ffd6b53e3f021ecea4f3,chuyler Eldridge <schuyler.eldridge@ibm.com>, 2020-05-06 17:53:18 -0400, , add missing stdexcept import signed schuyler eldridge ibm.com,,
366,b1de71f464471f47f41b8ac7b1b900c2ddc2f566,ndrew Waterman <andrew@sifive.com>, 2020-05-04 16:34:47 -0700,458, merge pull request 458 chihminchao rvv fp16 rvv fp16,,
367,cc1e7164bfb44c3c27f32effa35a19136e25d8d7,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-29 01:02:41 -0700, , parser fp16 require extension signed chih min chao chihmin.chao sifive.com,,
368,073c84163ad7529038ac8bbe64a1bf696989d33f,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-21 21:00:34 -0700, , rvv fp16 support element movement instruction vfmv vfslide vfmerge signed chih min chao chihmin.chao sifive.com,,
369,5ba5c15188f6d9e63c3297ce51f825222d6073e1,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-21 20:35:32 -0700, , rvv fp16 support vfwxxx instruction signed chih min chao chihmin.chao sifive.com,,
370,d09689d271d09892f3ec9337f3d633e20af6f19d,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-06 22:30:12 -0700, , rvv fp16 support conversion instrucitons signed chih min chao chihmin.chao sifive.com,,
371,aa05cc874776fd834eb490d5fc244f1b17d8c8a1,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-01 01:24:56 -0700, , rvv fp16 support reduction instruction signed chih min chao chihmin.chao sifive.com,,
372,dac8944fa22037a24951593eb5ec43345d15f13b,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-01 01:13:29 -0700, , rvv fp16 support comparison instruction signed chih min chao chihmin.chao sifive.com,,
373,aaf76d8430c110df9414cb3b39b5c0bd48300853,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-01 01:06:49 -0700, , rvv fp16 support .vf instruction signed chih min chao chihmin.chao sifive.com,,
374,b216e03dd1c10d17693053a1eb83a20fff3242ea,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-01 00:45:20 -0700, , rvv fp16 support .vv instruction signed chih min chao chihmin.chao sifive.com,,
375,d78999f0c7c44317b0c3fc2d34217418b5dbe086,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-07 01:34:57 -0700, , rvv remove unused wide_end loop macro signed chih min chao chihmin.chao sifive.com,,
376,817fb0799f2654721bd615cc303a50b05aeb1929,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-01 00:44:52 -0700, , fp16 add helper macro signed chih min chao chihmin.chao sifive.com,,
377,2b38341691cae78d1e06c9e80af1944d4c7aa0e5,an-Kuan Chen <hankuan.chen@sifive.com>, 2020-03-24 19:39:36 -0700, , fp16 add missing apis signed chih min chao chihmin.chao sifive.com,,
378,b6432b1edf368b38661d00e0f2b7fe672d09bd72,ndrew Waterman <andrew@sifive.com>, 2020-04-30 14:05:29 -0700,452, merge pull request 452 davetw check handle memory region user specified memory region,,
379,a3835d41cc71bb1ee352276243184f9f503fb3d4,ndrew Waterman <andrew@sifive.com>, 2020-04-29 17:39:20 -0700,457, merge pull request 457 chihminchao partial log rvv commitlog report status memory trap occurs vector load,,
380,7ce1d973c9214729dbc3dd6ec76e272081f0b98f,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-29 00:43:44 -0700, , rvv commitlog report status memory trap occurs vector load store signed chih min chao chihmin.chao sifive.com,,
381,7851d2c525cbf93ca03cd8a16c95f24ef2268d76,ndrew Waterman <andrew@sifive.com>, 2020-04-28 11:02:41 -0700,456, merge pull request 456 chihminchao rvv fix 2020 rvv commitlog fix vmsgtu.vi vmsleu.vi dst information,,
382,020e9aa441adfd3a80959a6bbba181dcd811807e,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-27 11:11:46 -0700, , rvv commitlog fix vmsgtu.vi vmsleu.vi dst information comparison writes one vector register signed chih min chao chihmin.chao sifive.com,,
383,11726bc1b42442423251e0adedd0eaa8bd838e69,ndrew Waterman <andrew@sifive.com>, 2020-04-28 04:09:43 -0700, , fix vnclip.wi bug rounding need extra intermediate precision look like fix already made vnclip.wx vnclip.wv made chihminchao,,
384,0f54569856de576eaf8daca98fdb5f620f344055,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-27 21:46:11 -0700, , fdt add pmp granularity function signed chih min chao chihmin.chao sifive.com,,
385,2e567debf479cf5ef86d6266dc27814f7ba8a088,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-27 21:16:21 -0700, , fdt add pmp parsing helper signed chih min chao chihmin.chao sifive.com,,
386,3b26740205c401498fe77c2c9a16c8907a139cd8,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-23 19:19:29 -0700, , fdt restructure dtb create config flow pas dtb option constructor separate dtb generation rom initialization setup clint base dtb signed chih min chao chihmin.chao sifive.com,,
387,65f42ac88a871a5464a63a83cec6987f17aa599e,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-31 00:41:33 -0700, , fdt option add dtb option specify dtb binary file signed chih min chao chihmin.chao sifive.com,,
388,4541ccba51c479021a2d3442dbde8bccddcb282a,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-23 02:16:37 -0700, , fdt add clint base address parsing helper borrow opensbi signed chih min chao chihmin.chao sifive.com,,
389,63feddee1dbd48fa342c716b18dfab8420a62f63,ave.Wen <dave.wen@sifive.com>, 2020-04-22 17:19:30 -0700, , merge overlapping containing memory region user specified memory region,,
390,6cb10a7fc49f9068411c617f88e05d1af7f1ef5b,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-23 01:07:14 -0700, , fdt import fdt library opensbi signed chih min chao chihmin.chao sifive.com,,
391,9a919d0866fb5dda4d02e7d49278ff190c311493,ndrew Waterman <andrew@sifive.com>, 2020-04-24 17:46:07 -0700,448, merge pull request 448 chihminchao rvv spec 0.9 rvv spec 0.9,,
392,f357236eb52a241840baa9af379e17f4315cd2bb,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-20 20:38:52 -0700, , rvv udpate readme spec version signed chih min chao chihmin.chao sifive.com,,
393,fdd146a802385f3cfd96311d65c6a516fd67dff1,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-09 21:43:24 -0700, , parser exhance isa support extended extension support extended extension  isa imadc_zfh relax extension character order isa imadc isa cdima use another bit structure keep supported extension signed chih min chao chihmin.chao sifive.com,,
394,8889d213893d99a6b0ccfcdf678f8ab96bb5be75,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-23 23:40:08 -0700, , rvv commitlog fix dst information int comparison signed chih min chao chihmin.chao sifive.com,,
395,fd8a6369fa92f8fa715b3c831c86ec904525d439,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-13 01:21:38 -0700, , rvv disasm leave sew bit segment load store new feature spec 0.9 signed chih min chao chihmin.chao sifive.com,,
396,f5be48f027879cc0ff2f3169c09168e5d8d1ffe0,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-13 10:39:34 -0700, , rvv leave sew bit segment store new feature spec 0.9 signed chih min chao chihmin.chao sifive.com,,
397,81686eae2ee2b7ecdce100c6a424db8e1349ec09,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-13 01:48:26 -0700, , rvv leave sew bit segment load new feature spec 0.9 signed chih min chao chihmin.chao sifive.com,,
398,7b3d88f5de4e47c989e64d49498233ecda928b09,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-13 01:21:20 -0700, , rvv add vfslide1 .vf refine checking rule new feature spec 0.9 also fix destination commitlog information integer comparison signed chih min chao chihmin.chao sifive.com,,
399,a261be3dc658e1a483ea6a02733d48be1b70f277,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-13 00:23:10 -0700,352, rvv add float conversion rtz variant new feature spec 0.9 ref http github.com riscv riscv spec issue 352 signed chih min chao chihmin.chao sifive.com,,
400,2dd63195c0c97e40585cb47e64dc1f7c2ebac5a9,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-12 20:59:20 -0700, , rvv fix vcsr related status change signed chih min chao chihmin.chao sifive.com,,
401,d1b6eb11137d5fd23156bb32fe42eaec30b558c5,ndrew Waterman <andrew@sifive.com>, 2020-04-20 03:44:16 -0700, , move vxrm vxsat fcsr vcsr see http github.com riscv riscv spec commit,,
402,ecb15182b55c03bbe7b20a8f7fdc59b6878586e7,ndrew Waterman <andrew@sifive.com>, 2020-04-13 19:00:56 -0700,442, handle misaligned memory aligning rather erroring resolve 442,,
403,220ae7ec6b9bf4a5d81190ffa1028438c3cf402b,ndrew Waterman <andrew@sifive.com>, 2020-04-10 01:29:35 -0700,443, merge pull request 443 chihminchao rvv fix 2020 rvv fix 2020,,
404,26fc332c38b6a2304605eaa3db3feaa6805da5d8,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-09 18:36:39 -0700, , rvv minor optimization index load loop skip signed chih min chao chihmin.chao sifive.com,,
405,1077d07572007d664fd8f46da4dd43db3f0254ff,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-09 01:47:51 -0700, , rvv vslide allows mask overlap lmul see http github.com riscv riscv spec pull 407 signed chih min chao chihmin.chao sifive.com,,
406,38b2a00e6cfe7657fc193eb01d60f03659fbb6c3,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-09 01:27:03 -0700, , rvv fix index segment load overlapping check dst group overlap src group segment case signed chih min chao chihmin.chao sifive.com,,
407,b6f7b65b659d485990430e5db3b7dc4a6ee94f8f,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-08 21:45:32 -0700, , update csr add new hypervisor csr add debug module csr add new high part register rv32 signed chih min chao chihmin.chao sifive.com,,
408,942662a2334da7a6cb2f5015fd2145f578b2df76,hih-Min Chao <chihmin.chao@sifive.com>, 2020-04-06 23:48:08 -0700, , rvv missing vector enabling check mask operation signed chih min chao chihmin.chao sifive.com,,
409,c069be72bbe95f562913436673f61e0e8fa90d72,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-04-03 13:51:10 +0800, , option flag extension without loading shared lib 439 reserve word dummy set extension misa load related shared library  isa imacxdummy signed chih min chao chihmin.chao sifive.com,,
410,5d5ee23f574583145cd2093a1fdab677e313e1d2,ndrew Waterman <andrew@sifive.com>, 2020-04-02 01:28:16 -0700, , deny hart access debug csrs mode follow timsifive,,
411,858ffef27f7a6ed117c58326ea81b0d1654ad3a2,im Newsome <tim@sifive.com>, 2020-03-30 11:34:32 -0700, , assert debug_module initialized correctly 437 would prevented regression 409,,
412,5c315d3c3f760bd3c05654d5e75c4f3f7be70251,ndrew Waterman <andrew@sifive.com>, 2020-03-29 20:37:36 -0700,436, merge pull request 436 riscv fix 435 enabling debug module poll til really enabled,,
413,acd953afd2f52d64e2264c2c7c713dc0ad614406,ndrew Waterman <andrew@sifive.com>, 2020-03-29 16:17:53 -0700,435, enabling debug module poll til really enabled resolve 435,,
414,a346ad57a2144f3af0759605c9268711c8bd670b,ndrew Waterman <andrew@sifive.com>, 2020-03-29 18:11:49 -0700,409, fix debug segfault partially reverting 409,,
415,1ff8764fa0df9ed164149bbb59d7f4d05fcf70f8,ndrew Waterman <andrew@sifive.com>, 2020-03-27 03:39:32 -0700,433, merge pull request 433 chihminchao rvv fix 2020 rvv fix 2020,,
416,bf296ca0643fa445b83d8bd45eefa3fca02d9921,upert Swarbrick <rswarbrick@gmail.com>, 2020-03-27 10:25:20 +0000, , write execution log named log file 409 patch add log argument spike given behaviour unchanged message logging execution instruction commit logging enabled commits stderr log given spike writes message log file path nice longer tangled error warning code mostly plumbing passing file object function using stderr written simple log_file_t class open log file necessary yield stderr,,
417,7760d6d68b02a213c1128bc11e67fda750580a1c,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-27 01:30:22 -0700, , rvv fix int_max min value calculation use stdint macro fix vxsat status vsmul signed chih min chao chihmin.chao sifive.com,,
418,425e39b0094907d237d62d087b146f80b9c62fc5,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-26 23:26:45 -0700, , rvv fix vssra.vi e64 corner case signed chih min chao chihmin.chao sifive.com,,
419,8977224a428ba9fffbba7a6d02b462c022e0d7b3,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-26 20:22:37 -0700, , rvv check vlen slen current implementation vlen must equal slen added future signed chih min chao chihmin.chao sifive.com,,
420,a91e62f6c189c7d2f4ecc0ee47a4582bc3f89b9d,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-24 21:28:22 -0700, , rvv fix vmv reg checking failure signed chih min chao chihmin.chao sifive.com,,
421,66b44bfbedda562a32e4a2cd0716afbf731b69cd,¶ºéºãªè³¢ç¼ãã­ <KireinaHoro@users.noreply.github.com>, 2020-03-25 05:45:04 +0800, , allow path lookup executing dtc 432,,
422,c9f2f4a8e8284f81147708e20d104d840807a3d6,ndrew Waterman <andrew@sifive.com>, 2020-03-23 22:21:43 -0700,425, merge pull request 425 chihminchao rvv fix 2020 rvv fix 2020,,
423,5a208b28a23fa408d12f91f838564575a4270043,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-23 20:27:28 -0700, , rvv restrict segment load register rule unit strided stride segment load mask register overlap destination register masked ref http github.com riscv riscv spec pull 395 signed chih min chao chihmin.chao sifive.com,,
424,f9fbe2205343b5c0cd49f6021eb144e79373959f,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-19 23:16:48 -0700, , rvv fix warl behavior vxsat vxrm signed chih min chao chihmin.chao sifive.com,,
425,570ed5c37b6b12e6c6c689036ccbec843cc352b0,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-17 01:43:43 -0700, , rvv fix vdiv corner case signed chih min chao chihmin.chao sifive.com,,
426,8663f6494e61185a20df0e87c5f17898ab86e7d7,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-17 00:57:21 -0700, , rvv handle signaling nan fmax fmin signed chih min chao chihmin.chao sifive.com,,
427,7bdc7c2017239f0673b25be6961743763a8413c3,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-16 18:48:49 -0700, , commitlog fix wrong dump exception occurs  reorder log slow_path code  reset log buffer beginning rather end execution avoid uncompleted execution status brought next instruction signed chih min chao chihmin.chao sifive.com,,
428,b4add16f4923a782f79b478d980791ec1d0bee06,ndrew Waterman <andrew@sifive.com>, 2020-03-23 12:41:05 -0700,431, acquire load reservation event fault think bug caught code never step faulting instruction practice exception either fatal case point moot executed case point also moot resolve 431,,
429,ff7d6954aba0f6616c12a8cf304f5f38a6d0df12,oel Sherrill <joel.sherrill@oarcorp.com>, 2020-03-22 15:40:09 -0500, , fix hard coded path dtc break packaging 428 configure.ac included code detects inserted full path dtc unfortunately building packaging system path reflects path staged building area also inclusion full path break use case someone keep two version dtc computer set path switch spike continue use one path built rather intended one authored joel sherrill joel rtems.org,,
430,59a9277ac1e3f9aca630fb035d1dbacaa091e375,ndrew Waterman <andrew@sifive.com>, 2020-03-20 01:48:03 -0700,426, ebreak write mtval resolve 426 relevant passage spec doe mention software breakpoints one case cause mtval set nonzero value http github.com riscv riscv isa manual blob src machine.tex l2202,,
431,f3055afa55125627be0b64bf7b8bd1c876d9bc79,ai chou <tommy0705c@gmail.com>, 2020-03-17 04:32:34 +0800, , fixed htif exception typo 423,,
432,8b68e135012560a8b7b1cca3a767f169faa732f0,hih-Min Chao <48193236+chihminchao@users.noreply.github.com>, 2020-03-13 12:29:29 +0800, , rvv commitlog fix vrgather_vv dump 421 signed chih min chao chihmin.chao sifive.com,,
433,f048ad619f660762f9f4b5213b6914aef75db1a4,ndrew Waterman <andrew@sifive.com>, 2020-03-12 10:32:57 -0700,420, merge pull request 420 chihminchao rvv fix 2020 rvv fix 2020,,
434,5a22115f62bc9ee876e27679b54f02cc946e5cf7,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-11 22:56:02 -0700, , rvv commitlog fix missing dump instruction signed chih min chao chihmin.chao sifive.com,,
435,5b6e779675c2908413821e07e61fcde2d48cd981,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-26 23:06:41 -0800, , rvv fix vfmv.s.f vfmv.f.s vfmv.s.f check valid vstart vfmv.f.s reset vstart end signed chih min chao chihmin.chao sifive.com,,
436,4c9b5767414cd9e2603ec99de8e9b8b199b5a1db,ndrew Waterman <andrew@sifive.com>, 2020-03-10 11:28:33 -0700,417, merge pull request 417 chihminchao rvv fix 2020 rvv fix 2020,,
437,7221b284ecafb3146c1a8b4a1fca5661c3186ae9,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-03 22:32:25 -0800, , rvv update encoding change 0ce3ec1 mstatus.vs changed 0.9 draft feature opcodes separated difference file extension opcodes modifed order differenct signed chih min chao chihmin.chao sifive.com,,
438,2be050171015bb662a4495422c9e31f0be8a9c3a,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-03 20:24:49 -0800, , commitlog enhance vector dump duplicate vconfig lmul case add show prenset value signed chih min chao chihmin.chao sifive.com,,
439,c949a75893a3c8df98a407d216ee995c82d4db4f,hen Wei <zhen.wei@sifive.com>, 2020-02-27 09:36:57 +0800, , rvv enhance varch parse string type option improve readability varch argument future configuration format option within varch changed  v128 e64 s512  vlen 128 elen slen 512,,
440,ef5950ea11c4ef97bbe9a025a70950f754b38959,hih-Min Chao <chihmin.chao@sifive.com>, 2020-03-03 19:39:30 -0800, , rvv handle middle value vslidedown.vx spec limit range middle value signed chih min chao chihmin.chao sifive.com,,
441,aa1392d063cf52685f33e5c8d2a6b42a04ede948,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-26 21:26:28 -0800, , rvv vstart must reduction instruction signed chih min chao chihmin.chao sifive.com,,
442,a19971fff9f2938fd381c17b11b69908bc598175,ndrew Waterman <andrew@sifive.com>, 2020-03-05 12:07:51 -0800, , make debug printfs show debug build 414,,
443,d51edef8a614d689e9b0387f6156feaeded95a91,ndrew Waterman <andrew@sifive.com>, 2020-03-04 18:40:43 -0800, , clobber trigger type initializing state,,
444,fe24c46547f98576e74d3cabd5548a721cb38b3f,ndrew Waterman <andrew@sifive.com>, 2020-02-28 12:50:16 -0800, , merge branch rswarbrick mcountinhibit,,
445,a154c42a9ba0ffca021825117542f5285084bba8,upert Swarbrick <rswarbrick@lowrisc.org>, 2020-02-28 13:50:38 +0000, , add nothing support mcountinhibit csr csr appeared version 1.11 isa described volume privileged architecture manual optional register read zero implemented patch doe,,
446,7dfd3525c8ce4e29570205af7fed33c3095f4bf8,ndrew Waterman <andrew@sifive.com>, 2020-02-28 04:38:52 -0800, , enable,,
447,f6290f604c3369d23637de07a2c1be9773c2d4d9,dit Khanna <40774742+khannaudit@users.noreply.github.com>, 2020-02-27 15:23:33 -0800,405, merge pull request 405 riscv mstatus sxl uxl check presence extension mstatus sxl uxl read write,,
448,e470c1bcc26b8b2148608007f4592d86f491de3c,dit Khanna <udit.khanna@sifive.com>, 2020-02-27 04:30:04 -0800, , check presence extension mstatus sxl uxl read write,,
449,7d9a624bbe4ca5a51bb6b4a8c3653c668b2a9200,ndrew Waterman <andrew@sifive.com>, 2020-02-27 12:31:10 -0800,406, merge pull request 406 rswarbrick cflags allow overriding cflags similar building,,
450,2efea60720650c57649aec6ceef1756b892eec9b,upert Swarbrick <rswarbrick@lowrisc.org>, 2020-02-27 13:20:41 +0000, , allow overriding cflags similar building patch think possible change say cflags part running make command setting running configure anything getting right little fiddly example see automake approach am_cflags friend patch add mcppbs prefix set thing properly cflags cppflags cxxflags ldflags note bulk patch either auto generated configure script ax_ .m4 file vendored autoconf archive needed handle export dynamic correctly without trashing setting user running configure supposed happen follows base compilation flag apply everything standard optimisation flag warning flag etc defined makefile.in user run configure set compilation flag command line end environment variable shell script compilation flag decided run configure currently whether support export dynamic appended configure time ldflags environment variable end configure script environment variable spliced makefile.in fill corresponding varname entry running make user might override compilation flag get appended flag found far concrete example mkdir build build configure cxxflags make cxxflags result compile command look like mmd dprefix usr local wall wno unused std   fesvr riscv dummy_rocc softfloat spike_main fpic fesvr elfloader.cc added newlines wrap long line note base flag makefile.in called default cxxflags first configure command finally make command line finally run make cxxflags phew http www.gnu.org software automake manual html_node flag variable ordering.html,,
451,157143b5038ef2b92b1c70d445b566d57b6f5096,ndrew Waterman <andrew@sifive.com>, 2020-02-21 12:16:31 -0800, , allow debug access mmus bound processor,,
452,b1563b8af6bd44cf8dd2190c7695b8fe4310c268,ndrew Waterman <andrew@sifive.com>, 2020-02-21 12:12:57 -0800, , initialize uninitialized state,,
453,1ef875316adee8174fe2cf83317f59019d3c1aa2,ndrew Waterman <andrew@sifive.com>, 2020-02-20 15:27:54 -0800, , disallow access debug memory region unless debug mode ... recommended required spec,,
454,a81fbad67234777f3ff74022ada67ded08af14d4,ndrew Waterman <andrew@sifive.com>, 2020-02-19 16:28:51 -0800, , debug actually start 0x0 fixed bug timsifive,,
455,76e211d53e8e5ce7a6f2b44703c7fb31db8d5d0e,ndrew Waterman <andrew@sifive.com>, 2020-02-20 08:53:15 -0800,403, merge pull request 403 chihminchao rvv fix 2020 rvv fix 2020,,
456,192225712c1e2bda558b733c5d3aa5b46df7cc76,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-20 00:15:14 -0800, , rvv check segment overlapping index load signed chih min chao chihmin.chao sifive.com,,
457,035a6790538c97489c194fce2df3899ae8484f83,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-19 23:14:31 -0800, , rvv also relax vmerge_vim vvm lmul signed chih min chao chihmin.chao sifive.com,,
458,2aff80167df7f45a21595555a5102fffa45751e5,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-19 22:51:17 -0800, , rvv also relax lmul vfwredum signed chih min chao chihmin.chao sifive.com,,
459,243703d6071e20f424e4a7b418f86c9956f2e4e8,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-19 21:14:28 -0800, , commitlog print vsew bit signed chih min chao chihmin.chao sifive.com,,
460,aa0754e093dd2efb0c7a244125dd05937b2d12c3,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-19 20:48:26 -0800, , rvv zero vstart beginning signed chih min chao chihmin.chao sifive.com,,
461,6d0c5a9050269da4702ba482ba12a1f5a13de28a,ndrew Waterman <andrew@sifive.com>, 2020-02-18 23:17:05 -0800, , widening reduction legal lmul chihminchao hankuanchen,,
462,78bbcb94c25b15e27d7414db2a121d28c57d7af0,ndrew Waterman <andrew@sifive.com>, 2020-02-18 18:37:04 -0800, , vector store care overlap 400 since vector store read rather write overlap constraint,,
463,722b9bf869b7928b060201a794406bcf32a4d532,ndrew Waterman <andrew@sifive.com>, 2020-02-18 11:10:56 -0800,396, merge pull request 396 chihminchao rvv fix 2020 rvv fix 2020,,
464,4a0ad01f700460a1587581305b8007cc8936663e,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-10 21:55:27 -0800, , commitlog fix printf format warning signed chih min chao chihmin.chao sifive.com,,
465,eeba38241d4bc9cca1f3b3acfd2564baa51edf76,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-14 01:30:08 -0800, , rvv make variable name match meaning zimm5 unsigned zero extended simm5 signed signed extended unsigned arithmetic signed chih min chao chihmin.chao sifive.com,,
466,6b143cd0a244c5ad38bdbfe88495647496e62dd5,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-14 01:21:59 -0800, , rvv fix vmsleu vmsgtu vsaddu.vi operand signed extension signed chih min chao chihmin.chao sifive.com,,
467,77b98bf87e768eeea7aa1f93cb270843e5cb7b2a,ndrew Waterman <andrew@sifive.com>, 2020-02-17 15:45:06 -0800, , merge allow overlap lmul vi_check_sss macro enforces weaker constraint,,
468,a562fdb3aa567e8c498c9ea2dd0fb2013057dc6e,ndrew Waterman <andrew@sifive.com>, 2020-02-17 14:26:19 -0800, , vadc vsbc allow overlap lmul spec say vadc vsbc illegal instruction exception raised destination vector register lmul chihminchao hankuanchen,,
469,f406783b136ee99db1b1f3da09176307818d14bd,ndrew Waterman <andrew@sifive.com>, 2020-02-15 15:42:06 -0800, , merge branch avpatel,,
470,a8c83b8190f8ac72b04794c03e68cee873a28f3c,ndrew Waterman <andrew@sifive.com>, 2020-02-15 15:41:45 -0800, , make clint api use instead mhz,,
471,9d7c52c6bba57efe895be88fd3ba6a90e66bd3a8,nup Patel <anup.patel@wdc.com>, 2020-02-15 19:22:35 +0530, , add optional support real time clint patch add optional support clint timer incrementing real time rate enabled passing command line parameter real time clint feature used checking whether code addition spike slowing simulation much comparing run time software spike functional simulator qemu signed anup patel anup.patel wdc.com,,
472,923a82f79782062e97229af357d119daedaebe9d,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-14 00:20:04 -0800, , rvv fix exception rethrow fault first load rethrow original exception rather copied one signed chih min chao chihmin.chao sifive.com,,
473,320882e1e403d262c408be28d9329e95eb53909b,ave.Wen <dave.wen@sifive.com>, 2020-02-13 20:04:21 -0800, , rvv reset vstart vmv.s.x vmv.x.s also check vstart vmv.s.x,,
474,b41a465767999de2d33ed3f30e2cb6965d809fdd,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-12 23:36:47 -0800, , rvv respect vstart fault first load signed chih min chao chihmin.chao sifive.com,,
475,76a5262667ecece7df35c10ef670de4af0e3a481,hih-Min Chao <chihmin.chao@sifive.com>, 2020-02-10 23:53:39 -0800, , rvv vms bio f.m need start signed chih min chao chihmin.chao sifive.com,,
476,169dfe7cebcec8a7200fc9c26bbbbaf1ab1a8081,ax Lin <max.lin@sifive.com>, 2020-02-12 18:18:56 -0800, , rvv vsbc vmsbc behavior sub order,,
477,bb786db8b87915ec9a9f5d1278753032a6363be1,ave.Wen <dave.wen@sifive.com>, 2020-02-11 23:28:19 -0800, , rvv fix vxrm reflected fcsr,,
478,e5e64c0fa69993448d498735bfaef400aabd090b,ndrew Waterman <andrew@sifive.com>, 2020-02-13 22:20:15 -0800, , merge branch avpatel linux_boot_v1,,
479,813ab1718417e09465edc2ed2e4910ce4a58f07a,nup Patel <anup.patel@wdc.com>, 2020-02-14 11:31:38 +0530, , make spike capable booting linux latest linux doe boot spike mainly spike doe set bootargs dts spike doe provide mechanism load initrd linux patch address issue get latest linux prompt spike signed anup patel anup.patel wdc.com,,
480,6baf42ac1d93c82ff59669c00a6a8991e3b7e4e1,im Newsome <tim@sifive.com>, 2020-02-12 16:14:08 -0800, , improve varch error checking 394 improve varch error checking print option problem add check elen must xlen flen per spec since rv32g includes default bump default elen remove debug printf,,
481,78344a5a2c88c4c313b8b216bd76f31792812205,ndrew Waterman <andrew@sifive.com>, 2020-02-11 15:20:44 -0600,393, merge pull request 393 riscv fesvr dmactive read fesvr ensure dmactive reading debug module register,,
482,b8eb9cd50da527d8ac280f818baa5473ab21da91,egan Wachs <megan@sifive.com>, 2020-02-11 12:35:51 -0800, , fesvr ensure dmactive reading debug module register,,
483,ab141b814daf778597b106c155fd8c011be90f10,ndrew Waterman <andrew@sifive.com>, 2020-02-10 20:45:20 -0600,392, merge pull request 392 riscv fesvr dmactive fesvr read register dmactive,,
484,6b90a455dc185d25a7cdd69b89d7b43cfbd43751,egan Wachs <megan@sifive.com>, 2020-02-10 09:37:40 -0800, , fesvr read register dmactive,,
485,60698a4a66edd7011d054be27fa30efd7aabee3e,ndrew Waterman <andrew@sifive.com>, 2020-02-06 18:36:52 -0800, , fix incorrect comment,,
486,2e60b8b06174771e1155f2dfe693cc49f8958def,ndrew Waterman <andrew@sifive.com>, 2020-02-05 17:11:03 -0800, , fix immediate signedness vector disassembly,,
487,39fd6f33e03540f25665cd99edd111ef1cf110b0,ndrew Waterman <andrew@sifive.com>, 2020-01-31 15:05:31 -0800,390, merge pull request 390 jrtc27 payload support loading multiple elf file via new payload htif option,,
488,725a0190770b0094f18d0fdc22660fa6845841f7,ames Clarke <jrtc27@jrtc27.com>, 2020-01-31 20:57:51 +0000, , support loading multiple elf file via new payload htif option firmware implementation opensbi fw_jump make use feature target avoid rebuilt every time payload updated,,
489,c050d113fe4d5a0554b9ece58aa352a065e6a70c,ames Clarke <jrtc27@jrtc27.com>, 2020-01-31 20:57:04 +0000, , support plusarg help option htif,,
490,b93262af831cdfb416d19ee6fa808c5d767c9ceb,ndrew Waterman <andrew@sifive.com>, 2020-01-30 00:28:11 -0800, , fix pmpcfg0 initial value regression,,
491,cb254bfab5fbb6d69e5dd336798861e7c1183e52,ndrew Waterman <andrew@sifive.com>, 2020-01-29 20:13:23 -0800, , initialize pmps set_csr fix warlness initial value,,
492,81cf0fae1d749d1828ecf0cba9ae31f5d31b7ece,ndrew Waterman <andrew@sifive.com>, 2020-01-25 20:29:50 -0800, , allow em_none elf,,
493,80b5b2f52541bb073fcfb3697651aeca0e8edcad,lexander Lent <git@xanderlent.com>, 2020-01-25 23:25:05 -0500, , refuse load non exec non risc non elf 388 stricter validation elf binary improves usability informative assertion prevents user loading elf relocatable file binary compiled non risc workstation example without patch spike would attempt load nearly elf given would usually fail error debug module access since given elf cause access debug module memory space even spike successfully loaded elf file would still misbehave simulation example case elf relocatable file elf magic number come official elf document elf spec v1.2 via linux foundation referenced specification see http risc magic number come official risc elf document see riscv riscv elf psabi doc,,
494,455b8493320163c74b5443b2aed3c452aa92bc68,ndrew Waterman <andrew@sifive.com>, 2020-01-24 13:31:59 -0800,386, prevent pmpaddr satp holding invalid physical address resolve 386,,
495,349aba7e5e5ae5c632570fe95c139f10df7f3dd3,ndrew Waterman <andrew@sifive.com>, 2020-01-24 09:12:20 -0800,387, merge pull request 387 chihminchao rvv fix rvv fix,,
496,331017800023159b54ad7a5e3f701d6ac8d7b6a8,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-13 09:09:24 -0800, , rvv fix corner case input shift amount maximum signed chih min chao chihmin.chao sifive.com,,
497,6e3d1537a4a6668cdbe2f78e651754c98a2fec24,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-24 08:34:00 -0800, , rvv remove duplicate vectorunit declaration forget remove vectorunit outside moved proccess_t inner class signed chih min chao chihmin.chao sifive.com,,
498,ff04544e3b7df95bc89c08de0d58a4ac477466d1,ndrew Waterman <andrew@sifive.com>, 2020-01-22 12:17:39 -0800,383, merge pull request 383 chihminchao rvv commitlog rvv commitlog,,
499,2596d665522ea394e1964f63f6f30bedb0b31d83,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-06 20:16:41 -0800, , commitlog rvv add commitlog support misc instrutions instruction use macro decoder.h signed chih min chao chihmin.chao sifive.com,,
500,871b4055d03a6e7c03db710182c5ffbde2775084,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-06 21:02:43 -0800, , commitlog rvv add commitlog support integer instruction signed chih min chao chihmin.chao sifive.com,,
501,9413a45196a968d42bbc2cc6046a23d819293dc9,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-06 20:16:16 -0800, , commitlog rvv add commitlog support float instrunctions signed chih min chao chihmin.chao sifive.com,,
502,e1cb87f7d7626d749c687020c095f17c31858592,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-06 20:15:34 -0800, , commitlog rvv add commitlog support load instruction signed chih min chao chihmin.chao sifive.com,,
503,4a6b6946bddd6569cc1086acee528b981fc08b93,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-06 22:12:54 -0800, , commitlog rvv change vector register read write interface add extra argument support commitlog move vectorunit_t processor_t avoid circular dependency hell signed chih min chao chihmin.chao sifive.com,,
504,8cf85ffcb3b1f174b1e2b255289727fe1762f296,hih-Min Chao <chihmin.chao@sifive.com>, 2019-12-19 23:42:23 -0800, , commitlog extend reg record keep multiple access use hash keep duplicated register write since vector lmul feature enhance print fuction support type larger 64bit signed chih min chao chihmin.chao sifive.com,,
505,7928724c4a31cf103a44605716706efd6c25f7e2,hih-Min Chao <chihmin.chao@sifive.com>, 2019-12-19 23:12:05 -0800, , commitlog extend load store record keep multiple access use vector store memory access signed chih min chao chihmin.chao sifive.com,,
506,816213f776d9e84b03eba515909f31c153c37dd7,hih-Min Chao <chihmin.chao@sifive.com>, 2019-12-23 00:32:48 -0800, , state rewrite state_t initialization implement specific initalization function avoid weird segfault member complex structure map hash signed chih min chao chihmin.chao sifive.com,,
507,2940a9a604003aabbe2db727f0877f029a36db7c,im Newsome <tim@sifive.com>, 2020-01-13 15:23:59 -0800, , make minimum rti behavior realistic 375 make minimum rti behavior realistic dmi return busy expect instead scan later matter testing openocd reason use dmi rti dmireset reset busy,,
508,d15d781737d7e9d6d70bb7987e2f38c5079dd9d5,ndrew Waterman <andrew@sifive.com>, 2020-01-13 12:08:47 -0800, , expose sstatus.vs field,,
509,826f05fda033d98c23cfd727ec0a769d1f2a6a46,ndrew Waterman <andrew@sifive.com>, 2020-01-13 11:07:25 -0800,378, merge pull request 378 chihminchao rvv 0.8 float64 rvv 0.8 float64,,
510,e75ba052d42b1af954c09adc815b541124c2ccce,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-09 06:50:04 -0800, , doc update vector extension version 0.8 officially released signed chih min chao chihmin.chao sifive.com,,
511,fa2f63818aff194f96a0b81da103d6a4170173b2,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-13 00:52:40 -0800, , rvv segment load store need check destination range signed chih min chao chihmin.chao sifive.com,,
512,a1ed3764b06907ab36e1a495285f54c093b85b79,hih-Min Chao <chihmin.chao@sifive.com>, 2020-01-06 00:09:46 -0800, , rvv add vmv 1248 r.v simple register copy instruction signed chih min chao chihmin.chao sifive.com,,
513,ca648e6e24a8968f4e33ca1859d37a760004e953,hih-Min Chao <chihmin.chao@sifive.com>, 2019-12-11 00:26:01 -0800, , rvv fix vfwcvt vfncvt f32 f64 f64 f32 fix disam refine checking rule move loop add missing exception keeping element signed chih min chao chihmin.chao sifive.com,,
514,bb1cd8f9e374f1730d131bfb68462c6133e4c107,ndrew Waterman <andrew@sifive.com>, 2020-01-09 15:12:24 -0800, , decouple spike dasm program simulator code,,
515,4ac95a8c99d19c4db3be648e88f853ddf4f66d53,hih-Min Chao <chihmin.chao@sifive.com>, 2019-12-02 06:53:21 -0800, , rvv refinve vfmv support float64 signed chih min chao chihmin.chao sifive.com,,
516,4436424174070e0e84aa2fe1b1d1450771253f36,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-29 02:16:36 -0800, , rvv add vfredxxx.vs vfwred sum.vs float64 support signed chih min chao chihmin.chao sifive.com,,
517,a94b8914a622820d1b8ba1bb66ce1c8a544a4073,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-28 20:06:06 -0800, , rvv add vmfxxx.v float64 support signed chih min chao chihmin.chao sifive.com,,
518,a9dce622c3d6fb2b72a4ca6daebdacebfd55b274,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-28 19:55:33 -0800, , rvv add vfxxx.vf float64 support signed chih min chao chihmin.chao sifive.com,,
519,071d49ac7714a26ef92886e9504c35d0edfa15d4,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-28 19:42:11 -0800, , rvv add vfxxx.vv float64 suuport signed chih min chao chihmin.chao sifive.com,,
520,b8806095104da9c41e65696840c2863a08f82936,ndrew Waterman <andrew@sifive.com>, 2019-12-20 11:25:03 -0800,366, merge pull request 366 chihminchao rvv 0.8 draft 20191118 rvv 0.8 draft 20191118,,
521,4051af5ce64a78c2d032ba7b0452b8bb929ac281,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-27 22:17:10 -0800, , rvv support new mstatus.vs field defined v0.8 mstatus.vs similiar mstatus.fs used control state vector unit signed chih min chao chihmin.chao sifive.com,,
522,b812e15a8c95c4b2bb22b053efaf922b796245e4,hih-Min Chao <chihmin.chao@sifive.com>, 2019-12-20 10:14:23 -0800, , rvv refine fault first loop replaces loop boudary vlmax origin vlmax boundary used tail zero signed chih min chao chihmin.chao sifive.com,,
523,b4a5a1b34483cdf5c5041762dac070cfcad562c1,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-25 23:35:36 -0800, , rvv make vlx vsx match 0.8 spec make offset unsigned refine checking rule signed chih min chao chihmin.chao sifive.com,,
524,c9358be364d64aa0093ab5524cc17884b5f36137,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-26 23:14:57 -0800, , rvv change vmerge vslideup register checking rule signed chih min chao chihmin.chao sifive.com,,
525,171cfe6bd144021c3218f0bb52ba0d632c38c509,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-25 22:46:48 -0800, , rvv change vsetvl match 0.8 spec signed chih min chao chihmin.chao sifive.com,,
526,1c28009cfac464ac86ff5aea796297cc42e5f881,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-20 20:53:00 -0800, , rvv remove unsupported widen sew signed chih min chao chihmin.chao sifive.com,,
527,3379122ba9feb8644e03fff5554333283c04d2b9,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-20 20:16:05 -0800, , rvv fix vmadc vmsbc signed chih min chao chihmin.chao sifive.com,,
528,f7caa6312f380b02fde8de235fde0752e01b3a54,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-20 20:02:17 -0800, , rvv fix vadc vsbc signed chih min chao chihmin.chao sifive.com,,
529,c09ec9ce61523af282def19e87ce081dc9eb77c3,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-20 00:17:41 -0800, , rvv add unsigned average signed chih min chao chihmin.chao sifive.com,,
530,47c0eb64c81f3eb49ecfe903ee45a827cc169315,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-20 01:42:45 -0800, , rvv replace suffic signed chih min chao chihmin.chao sifive.com,,
531,8d50b2ff666fdf3e448f666d1741d21a90730bab,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-19 22:54:45 -0800, , rvv fix floating sign inject operand order signed chih min chao chihmin.chao sifive.com,,
532,9b44e1a071df4804d510d7b66fbf97e0853b22cb,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-19 22:04:32 -0800, , rvv add load store whole register instruction add vl1r.v vs1r.v signed chih min chao chihmin.chao sifive.com,,
533,fd132e6214751c70a9aa332b26edbbba983561de,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-19 00:05:02 -0800, , rvv rename vfncvt suffix add rod rouding type vfncvt vfncvt add signed chih min chao chihmin.chao sifive.com,,
534,08343bba3bd9f59cefa11ed59724908dfbe84967,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-18 23:07:06 -0800, , rvv add vqm quad widening integer multiply add signed chih min chao chihmin.chao sifive.com,,
535,828c75ca8b11bf744e966caa7972ad1fffd2274c,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-18 20:19:36 -0800, , rvv add quad insn new vlenb csr signed chih min chao chihmin.chao sifive.com,,
536,d3ac85a9ddd8927986d52b6ab401052db46da912,ndrew Waterman <andrew@sifive.com>, 2019-12-19 23:32:03 -0800,371, merge pull request 371 riscv fix vlff vector load store fix,,
537,363c76a8947a476d13f270dacff00430ca7c460c,ohn Ingalls <43973001+johningalls-sifive@users.noreply.github.com>, 2019-12-16 15:55:39 -0800, , extend commit memory writes log feature memory read 370,,
538,0b27475221fc1ab370c03794f317fd2a8347f9ba,ndrew Waterman <andrew@sifive.com>, 2019-12-16 13:00:30 -0800, , set vstart correctly vector load store,,
539,230d609aeb7fcc7314128afd2dfc2cb0d51241c8,ndrew Waterman <andrew@sifive.com>, 2019-12-16 12:56:03 -0800, , detect long segment starting vector load,,
540,fd89bebdbaaf651ed20ea7d788747ff6cf1d82ae,ndrew Waterman <andrew@sifive.com>, 2019-12-16 12:55:24 -0800, , fix first fault load exception behavior first fault load trap zeroth element trap detected later element reduce,,
541,66cf3792349d4745c9e204f255653eb1f4e8b99c,ndrew Waterman <andrew@sifive.com>, 2019-12-16 12:46:20 -0800, , simplify vleff.v implementation way vle.v,,
542,33a9196161fd62facee59feac8b70b37ad76faca,ndrew Waterman <andrew@sifive.com>, 2019-12-16 12:21:44 -0800, , terminate first fault load zero data value,,
543,e3cc8b69d101921a836ca76f67b6bb032ecc3d11,ndrew Waterman <andrew@sifive.com>, 2019-12-13 18:43:43 -0800, , update extension version,,
544,b95af7cdd25111c4c430b1a09c14b1a3193289b3,dit Khanna <40774742+khannaudit@users.noreply.github.com>, 2019-12-06 11:33:17 -0800, , require enabled sfence.vma mode mstatus.sum 367 sfence.vma requires mode mstatus.sum hardwired mode,,
545,77661f72f81ad19c96cf41092b2075be14c828ce,ndrew Waterman <andrew@sifive.com>, 2019-11-27 16:09:09 -0800,363, initialize mtime close 363,,
546,1f34121c901164b6e11d4190833026224a6ff1cb,ndrew Waterman <andrew@sifive.com>, 2019-11-27 15:36:39 -0800, , fix benign uninitialized variable,,
547,b36b0d66d9357b0c1f52a20233196efcd3ab2404,ndrew Waterman <andrew@sifive.com>, 2019-11-24 21:21:31 -0800,361, initialize state.misa prior call partially reverts close 361,,
548,c3b28ab3c609f1aa2cac5543a10c8a890007f632,ndrew Waterman <andrew@sifive.com>, 2019-11-15 14:19:32 -0800, , add vaaddu vasubu diassembler,,
549,4679a2c9815f74d6f38b4ab3bbd10499bcf86501,ndrew Waterman <andrew@sifive.com>, 2019-11-15 14:33:28 -0800, , encode vaadd vasub remove vaadd.vi add vaaddu vasubu,,
550,2704790df5d16868571bacf4c521df4bac87f452,ndrew Waterman <andrew@sifive.com>, 2019-11-13 05:22:18 -0800,356, merge pull request 356 riscv priv flag add priv command line option set privilege mode available,,
551,86857aa3511d0a3bb1d28f8a6213013382545f77,ndrew Waterman <andrew@sifive.com>, 2019-11-12 19:17:12 -0800, , mstatus.fs exists,,
552,9a8ee5efdc97a44d3509abd616297edaf7e3800e,ndrew Waterman <andrew@sifive.com>, 2019-11-12 18:37:07 -0800, , remove mode interrupt mode present,,
553,9b06f14085396b99c2a7e33cac8be8ee54948a52,ndrew Waterman <andrew@sifive.com>, 2019-11-12 18:36:32 -0800, , fix mode transition logic mode present,,
554,f29ea12a7714290ee993347b55aca5c9b14cd217,ndrew Waterman <andrew@sifive.com>, 2019-11-12 18:35:52 -0800, , sret requires mode,,
555,4b7e763d246b130a204e9068b692f1db7d17fb68,ndrew Waterman <andrew@sifive.com>, 2019-11-12 18:17:30 -0800, , remove mode csrs mode present,,
556,8ffefbc9a1f7730d14a2f694906bcc681cbca2e5,ndrew Waterman <andrew@sifive.com>, 2019-11-12 16:57:10 -0800, , add priv option control privilege mode available,,
557,24e587d43315dabaac2b7b8a631d459fc12f3f14,ndrew Waterman <andrew@sifive.com>, 2019-11-12 16:33:02 -0800, , factor boilerplate strtolower function,,
558,0162a6e72421b5cbec1905b4cae7bfab98afe83f,ndrew Waterman <andrew@sifive.com>, 2019-11-12 16:31:13 -0800, , populate max_isa rather state.misa reset copy max_isa state.misa,,
559,ff81dea8593c6e51b45e7bed230a2cafd56e4caf,ndrew Waterman <andrew@sifive.com>, 2019-11-12 11:54:33 -0800,355, merge pull request 355 chihminchao rvv 0.8 2019 rvv 0.8 2019,,
560,c8da0f2446d1261397965e6268d117bb50004ac9,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-06 00:06:30 -0800, , rvv update version information signed chih min chao chihmin.chao sifive.com,,
561,4ea09d92bdfcb2f3e9110cd21f4533d2aacc80ba,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-29 03:43:49 -0700, , rvv add ext check vector insn require_vector appear front instruction trigger illegal exception extension supported signed chih min chao chihmin.chao sifive.com,,
562,32be2f9bc5b46cf4fed0ba2b850ca53fa64bdb8f,hih-Min Chao <chihmin.chao@sifive.com>, 2019-11-04 20:32:56 -0800, , rvv fix reg checking vmadc vmsbc remove unecessary checking signed chih min chao chihmin.chao sifive.com,,
563,4808f84a1833de2bbd87a92355f75991c4697312,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-23 01:36:48 -0700, , rvv add reg checking specifial instruction signed chih min chao chihmin.chao sifive.com,,
564,e289b996c6ef60693b394b57bb53034c38eff4e4,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-23 01:36:33 -0700, , rvv add reg checking rule vslide instruction signed chih min chao chihmin.chao sifive.com,,
565,c655b1cf465f59912ddb5b0dbd6f83f1d5516406,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-22 22:59:27 -0700, , rvv add reg checking rule ldst include unit stride strided indexed fault first signed chih min chao chihmin.chao sifive.com,,
566,f5a68933e509620326d6ff90b449dd074ae915ea,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-22 21:36:05 -0700, , rvv add reg checking rule general fomrat instruction single single single scalar immediate format signed chih min chao chihmin.chao sifive.com,,
567,b15c431738c35417988dd382f3050677efeaa7cc,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-22 21:29:00 -0700, , rvv add reg checking rule comparison instrucitons include integer comparison float comparison signed chih min chao chihmin.chao sifive.com,,
568,5fc6d006027b61cb061a2f8b72720f2d94605d64,hih-Min Chao <chihmin.chao@sifive.com>, 2019-09-29 21:24:45 -0700, , rvv add reg checking rule reduction include vredxxx vwredxxx since reduction keep accumulation result pipeline write widen element back dst register signed chih min chao chihmin.chao sifive.com,,
569,1cd989add98a8796bf57902853e911608aa737dd,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-07 02:27:37 -0700, , rvv add register using check wide narrow insn include narrow shift narrow clip wide mac signed chih min chao chihmin.chao sifive.com,,
570,60e3ed49523c2a1af8b7a115593da42d15515732,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-07 19:46:52 -0700, , rvv refine vsetvl logic fix elan check vill handle rs1 make logic readable signed chih min chao chihmin.chao sifive.com,,
571,8f555c55a7643dcf06e91622c26fdbfbcc91433c,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-08 01:25:18 -0700, , rvv fix vsmul sign variable type signed chih min chao chihmin.chao sifive.com,,
572,3ccf946e6d814203733a7804b9f9b7b99e38255f,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-07 23:49:23 -0700, , rvv fix vssr vssra rounding issue use 128bit store temporary result handle shift case rv64 signed chih min chao chihmin.chao sifive.com,,
573,4cdecf219b3f8165a24ca83bc92f0241e0832513,lbert Ou <aou@eecs.berkeley.edu>, 2019-09-28 19:22:11 +0800, , rvv fix rounding bit position vnclip instruction rounding increment derived shift amount sew use 128bit store temporary result handle shift case rv64 signed albert aou signed chih min chao chihmin.chao sifive.com,,
574,590abe0960e9604f439d572c75abb440bbeaeadd,lbert Ou <aou@eecs.berkeley.edu>, 2019-10-29 00:47:10 -0700, , rvv fix int_rounding compliance round nearest even case result result still rounded result result usual round nearest behavior outside tiebreaker round since int_rounding immediately followed right shift clearing lower bit unnecessary round odd lsb result signed albert aou,,
575,b9d9e1ebd02c62ad354195481d1136f5be3f54cd,hih-Min Chao <chihmin.chao@sifive.com>, 2019-09-25 19:57:50 -0700, , rvv remove configuable tail zero tail zero feature removed v0.8 draft signed chih min chao chihmin.chao sifive.com,,
576,df85f7fbe4b82eccf594a0d0fb7b8f5e6150dea1,hih-Min Chao <chihmin.chao@sifive.com>, 2019-09-25 02:06:08 -0700, , rvv fix redsum vmv non tail zero case signed chih min chao chihmin.chao sifive.com,,
577,3fc52f5989e498aeaad147b5b5591d63e27ca9a9,hih-Min Chao <chihmin.chao@sifive.com>, 2019-09-16 01:17:09 -0700, , rvv fix vmv.x.s signed ext issue signed chih min chao chihmin.chao sifive.com,,
578,530b2d1d582d7cef7ab415570e72d1c0994307a9,hih-Min Chao <chihmin.chao@sifive.com>, 2019-09-16 00:33:43 -0700, , rvv fix floating point exception comparison use quiet api signed chih min chao chihmin.chao sifive.com,,
579,a6dfd4e40f81db14e58908e7ced34dbd729c15a2,hih-Min Chao <chihmin.chao@sifive.com>, 2019-10-18 00:06:29 -0700, , rvv remove vmford removed http github.com riscv riscv spec pull 249 signed chih min chao chihmin.chao sifive.com,,
580,3db3d4b1221a145c9703ba5bd82db8b5c6e9ee78,ndrew Waterman <andrew@sifive.com>, 2019-10-28 11:02:56 -0700,320, merge pull request 320 zeldin byteorder implement support big endian host,,
581,b3c656629efc042c30ada9aaabb7c034f855f621,arcus Comstedt <marcus@mc.pp.se>, 2019-08-19 19:06:10 +0200, , whithhold elf loading target support available,,
582,f437e6a4e9983be0583ee1bf34512f80f3cc0162,arcus Comstedt <marcus@mc.pp.se>, 2019-08-18 16:03:43 +0200, , implement support big endian host,,
583,5652b9dd6298c7b61fe80bc2a508bbd3c9e5c5ef,cott Johnson <scottjohnsoninsf@gmail.com>, 2019-10-24 13:48:02 -0700, , initialize constructor 354 otherwise left uninitialized causing bizarre reproducibility problem application,,
584,66bf6ffa87154b002475e48bc3e3b7ba14060efc,uÃ­s Marques <luismarques@lowrisc.org>, 2019-10-22 18:04:39 +0100, , catch polymorphic exception reference 352,,
585,26026529e0096925698cd9885f973713be796b1e,ick Knight <nick.knight@sifive.com>, 2019-10-22 09:37:51 -0700, , stop loading past end vector 351,,
586,fb27391bf65ed867b62ef40b726a21ac839fa37a,ndrew Waterman <andrew@sifive.com>, 2019-10-18 15:20:59 -0700, , add user write permission installed file,,
587,e10f44738b87a2b5249fccc58bb2e06d24ee1728,ndrew Waterman <andrew@sifive.com>, 2019-10-16 16:24:11 -0700, , enforce bit physical address limit difficult encounter need manually place device memory high address technically spike bug,,
588,bbe881f3c5435d02eeb7c28515bfb301470f2875,ndrew Waterman <andrew@sifive.com>, 2019-10-07 15:03:08 +0200, , speed compilation disasm.cc especially clang,,
589,7cdcdfb01cb2f70aeead3743d767f2fad5c64cbf,ndrew Waterman <andrew@sifive.com>, 2019-10-07 14:35:03 +0200, , update changelog,,
590,9443c1dbac0301faf3a47c5e6914cc7dcb34983e,borisovskii <55748210+fborisovskii@users.noreply.github.com>, 2019-09-27 19:48:49 +0300, , fixed match trigger match_napot case 335 mask calculation consistency debug spec watch debug spec 5.2.7 match field overview debug spec b.9 fourth example mask cover lsb zero bit also way make simplier reg_t mask state.tdata2 state.tdata2,,
591,a515af6d3bb5146a0a68cf88adf032fe78ba4ead,ave-estes-syzexion <53795406+dave-estes-syzexion@users.noreply.github.com>, 2019-09-18 16:24:55 -0400, , extends commit log feature memory writes 324 extends commit log feature memory writes provides little information debugging instruction trace allowing maintain state memory trace processed following sample trace output illustrates formatting new memory writes first line instruction location 0x80000094 containing byte 0x80830313 commiting value 0x80000898 register second line instruction neither commits register writes memory third line writes value 0x0 0x80000890 0x80000094 0x80830313 0x80000898 0x80000098 0x0062d663 0x8000009c 0x00028023 mem 0x80000890 0x0 change addressing feedback review,,
592,c171379c7828ae94d969846874a7ac542dbda2c3,ave-estes-syzexion <53795406+dave-estes-syzexion@users.noreply.github.com>, 2019-09-18 14:14:56 -0400, , add log commits commandline option 323 add log commits commandline option similar histogram support commit logging feature must enabled configure option enable commitlog however unlike feature way turn logging commandline option functionality built git commit provides abilty change addressing review feedback,,
593,6d15c93fd75db322981fe58ea1db13035e0f7add,ndrew Waterman <andrew@sifive.com>, 2019-09-05 06:15:49 +0300,328, fix formatting readme close 328,,
594,e53a1d410b6e4e691780f74373c38e4230e12605,ndrew Waterman <andrew@sifive.com>, 2019-09-02 16:01:04 -0700,326, fix osx build close 326,,
595,f7b1f468a7c6c4344aed9679fa623a77ba308d41,ndrew Waterman <andrew@sifive.com>, 2019-08-28 14:49:25 -0700,315, merge pull request 315 vexingcodes mmio plugin implement mmio device plugins,,
596,d9881d7b68a2685021cab6a4f6de41c431156132,ndrew Waterman <andrew@sifive.com>, 2019-08-23 16:32:36 -0700, , fix c.fldsp c.fsdsp disassembly bug,,
597,8e3939d88b60319cf5b4fe9564a5bb9ff86066f6,ndrew Waterman <andrew@sifive.com>, 2019-08-23 16:32:13 -0700, , remove statement effect,,
598,d184cd4dbfb1c863ae9f1e7c4c263ac626706351,aron Jones <aaron@vexing.codes>, 2019-07-21 16:08:37 -0600, , implement mmio device plugins,,
599,88a852836acb4c7166b1aa4102e11354bfd99234,ndrew Waterman <andrew@sifive.com>, 2019-07-19 01:42:54 -0700,313, set vtype.vill correctly also reset true resolve 313,,
600,dd6bc59dcaf5ded29a4463030d35c9b3aa2ad73a,ndrew Waterman <andrew@sifive.com>, 2019-07-19 01:42:35 -0700, , check presence extension accessing vector csrs,,
601,c4f61cafe2afd53781bc23138b1424430974808f,ndrew Waterman <andrew@sifive.com>, 2019-07-19 01:41:18 -0700, , check vtype.vill vector instruction except vsetvl,,
602,de967334ef8d7044f4de5ff521398342127404e7,ndrew Waterman <andrew@sifive.com>, 2019-07-19 00:51:37 -0700, , vtype writable csrs,,
603,4ae4845f234e9f2e06e9849b14cd5bc337efcead,ndrew Waterman <andrew@sifive.com>, 2019-07-19 00:43:38 -0700, , check extension vfmv instruction,,
604,f9745fb771cbae0b6508f2df172406a8cce54b15,ndrew Waterman <andrew@sifive.com>, 2019-07-19 00:38:04 -0700, , avoid relying sizeof long,,
605,7d1c8d0ac37da99b32b2b46ad55bfbb8a82daed1,ndrew Waterman <andrew@sifive.com>, 2019-07-19 00:25:18 -0700, , link libsoftfloat.a still build libsoftfloat.so,,
606,ec29540ebe1e98124e3d13b3a73bb9d262c4858b,ndrew Waterman <andrew@sifive.com>, 2019-07-19 00:23:32 -0700, , vext.x.v vmv.x.s unary operation encoding change http github.com riscv riscv spec commit http github.com riscv riscv spec commit,,
607,3f200ac315c53d8caae1e454c19b655e6b35048b,im Newsome <tim@sifive.com>, 2019-07-16 13:29:45 -0700, , writing non existent csrs access fprs mstatus.fs 311 corrupt abstract csr write fails support abstract fpr access mstatus.fs discussion spec list lean towards requirement certainly user want debugger able access register regardless target state,,
608,b1bde2b904cd681c902d7c42c34bc55b4f4922ac,ndrew Waterman <andrew@sifive.com>, 2019-07-12 12:35:14 -0700,309, merge pull request 309 riscv dret fix dret mode change mode represented,,
609,2449351989ada4faae1d8b54fa33f6532ba5ddef,ndrew Waterman <andrew@sifive.com>, 2019-07-12 12:03:05 -0700,308, remove old header makefile resolve 308,,
610,a21e1433ee8223cd4981e0f536bf4fafabe05e3c,ndrew Waterman <andrew@sifive.com>, 2019-07-12 11:56:13 -0700, , dret legal mode,,
611,cc6e8787edd5112f3f4476b56022fffc98b2f3be,ndrew Waterman <andrew@sifive.com>, 2019-07-12 11:55:01 -0700, , add debug_mode state bit rather overloading dcsr.cause previous scheme debug mode software could exit debug mode zeroing dcsr.cause field benign behavior spec,,
612,ee3ef2b189227ee84b33ef69e5c7e9897fea6ba4,ndrew Waterman <andrew@sifive.com>, 2019-07-11 15:12:44 -0700, , update readme,,
613,cbb979ddfb5201287c5d60d335bf1f12649e0a04,ndrew Waterman <andrew@sifive.com>, 2019-07-11 15:11:27 -0700, , fix support bit host extension case,,
614,364e9c641257738b3f1ba9f23d9fe0a0ccafce06,ndrew Waterman <andrew@sifive.com>, 2019-07-11 15:06:20 -0700, , fix bit safety issue,,
615,44d497f1d8660c404449157a3fe126183cda7966,ndrew Waterman <andrew@sifive.com>, 2019-07-11 13:54:53 -0700, , changelog formatting,,
616,0898d20da669a01f87ff203fa47b5dc53ed1d157,ndrew Waterman <andrew@sifive.com>, 2019-07-11 13:53:59 -0700, , update changelog,,
617,0c2fe4ad849a970c4b456580dabb0e12f3fe9702,ndrew Waterman <andrew@sifive.com>, 2019-07-11 13:50:45 -0700, , support mode vectored interrupt,,
618,db067bbe5b8c23e0ab08fbd01a0f2779cd664a59,ndrew Waterman <andrew@sifive.com>, 2019-07-05 18:07:23 -0700, , vmfirst vmpopc renamed vfirst vpopc,,
619,6630944c5f5b938efdb88f4763ee3808e6c3b778,ndrew Waterman <andrew@sifive.com>, 2019-07-05 14:48:25 -0700,307, avoid static initializers variable length array subsequent loop provides sufficient initialization longer conditionalize execution nonzero resolve 307,,
620,4290223cc68afdda5f6b9c83ffc8f291090c837e,ndrew Waterman <andrew@sifive.com>, 2019-07-05 14:32:45 -0700, , add override modifier fix clang warning,,
621,1e05eda9805ddcac225c64164188c00608f52e11,ndrew Waterman <andrew@sifive.com>, 2019-07-05 14:32:16 -0700, , fix clang uninitialized variable warning,,
622,49eb5a544864e063975af994f8efe3604b4980ae,ndrew Waterman <andrew@sifive.com>, 2019-06-18 10:37:29 -0700,303, merge pull request 303 chihminchao rvv 0.7.1 rc2 spec 0.7.1 support,,
623,92e0056ea2f785f1e5eb5744eaeba988dba9a8a3,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-07 09:57:52 -0700, , rvv describe supported vector spec version signed chih min chao chihmin.chao sifive.com,,
624,77adcb1ec93903f7c1d79e2c6a63870b8c8e83d3,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-09 21:01:58 -0700, , rvv add simple instruction parsing tool tool parse instruction name spike debug log help dsp kernel designer check instruction used signed jerry shih bignose1007 gmail.com,,
625,833b965679f4502f83c66353bfc07a092cfac9f6,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 03:25:04 -0700, , rvv add floating point instruction based spec 0.7.1 support section 15.3 15.4 element size signed bruce hoult bruce hoult.org signed chih min chao chihmin.chao sifive.com signed dave wen dave.wen sifive.com,,
626,80ebc70e43e48c5a851348e898c13a2d8a8148d7,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 03:24:52 -0700, , rvv add load store instruction based spec 0.7.1 support section element size signed bruce hoult bruce hoult.org signed chih min chao chihmin.chao sifive.com signed dave wen dave.wen sifive.com signed zakk chen zakk.chen sifive.com,,
627,655aedc0ebd2326d69d389bc714c2d622bf2cb08,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 03:24:27 -0700, , rvv add integer fixed point mask reduction permutation instruction based spec 0.7.1 support section 15.1 15.2 element size support ediv signed bruce hoult bruce hoult.org signed chih min chao chihmin.chao sifive.com signed dave wen dave.wen sifive.com,,
628,235aa58bfb439c9782defe8bdd21f792e40aac31,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 03:20:44 -0700, , rvv add control instruction system register access signed bruce hoult bruce hoult.org signed dave wen dave.wen sifive.com signed chih min chao chihmin.chao sifive.com,,
629,371e3fe5ef4017bececabe56e4958eb22ac0f08f,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 01:57:32 -0700, , rvv add saturation helper function add integer signed add subu unsigend add sub saturation function merge mulhi helper signed chih min chao chihmin.chao sifive.com,,
630,b96463c921671e528c002a1a350c7766f481e2f2,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 01:55:30 -0700, , rvv extend softfloat support min max function signed chih min chao chihmin.chao sifive.com,,
631,887dbf29497534ff5bf7906925f0f90aa060b778,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 03:13:52 -0700, , rvv extend interactive debug add command show vector register debug mode signed bruce hoult bruce hoult.org,,
632,48fe0c484d50073bd5d12bdb7fef5b7ea257e006,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 02:54:46 -0700, , rvv add varch option parser initialize vector unit default vector parameter defined configuration time changed throught command line option signed dave wen dave.wen sifive.com,,
633,9de0cdda3f089bf1a73d39eb1abb1dafe8cdbbab,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 02:52:20 -0700, , rvv add vector unit structure signed bruce hoult bruce hoult.org signed dave wen dave.wen sifive.com,,
634,004649e9e5d71d0a3ebb1e4d70711999aca91cbf,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 01:54:38 -0700, , rvv add configuration command line option configure option varch option defines default arch implementatiton decided parameter vlen vector register length bit slen striping distance bit elen max element size bit vector v128 e32 s128 add __int128_t type checking add varch command option help message varch v512 e64 s512 signed dave wen dave.wen sifive.com,,
635,3d7c84220971c6b1aee6e28779c8ebc71276d26a,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 02:23:05 -0700, , rvv disasm add spec 0.7.1 support support vector instruction except amo extension signed chih min chao chihmin.chao sifive.com,,
636,e79b09226677216f26cc8978e137ddc5c394f60c,hih-Min Chao <chihmin.chao@sifive.com>, 2019-05-29 09:53:42 -0700, , disams make instruction name dynamic preparatory commit vector extension supported segment load store prefix serial number suffix  base vlsegb.v variation vlseg2.v vlseg3b ... vlseg8b dynamic string reduce typing effort signed chih min chao chihmin.chao sifive.com,,
637,f28875b03724b597779c7bc0daa76f259dc212e8,hih-Min Chao <chihmin.chao@sifive.com>, 2019-05-29 09:54:12 -0700, , rvv add spec 0.7.1 encoding also remove duplicated one fesvr signed chih min chao chihmin.chao sifive.com,,
638,25607e2d4f27bd252896879d4712fef878b4120e,hih-Min Chao <chihmin.chao@sifive.com>, 2019-06-06 02:28:45 -0700, , rvv arrange instruction list different extension preparatory commit vector extension ext hundresds new instruction mixing scalar instruction mess code separate extension different list make thing clean signed chih min chao chihmin.chao sifive.com,,
639,df54c7a90501f925dbafe6c0adad6cec9ae5be85,hih-Min Chao <chihmin.chao@sifive.com>, 2019-05-29 09:44:44 -0700, , build build softfloat pic provide shared library vector unit test need identical floating library generate golden pattern signed chih min chao chihmin.chao sifive.com,,
640,8ac902f6ff877e976af434bfe8fa8445930174a1,im Newsome <tim@sifive.com>, 2019-05-14 11:02:15 -0700, , clean debug module option 299 clean debug module option instead passing one level deep create contains rename command line option start debug module add halt group disable halt group support update changelog,,
641,8925aec9dc03d590e7cf8c45314a37e50ebfba02,ndrew Waterman <andrew@sifive.com>, 2019-05-07 14:22:38 -0700, , update changelog,,
642,c6451cf437e6e47c87f69755e46a5a9e2c1962fb,cott Beamer <sbeamer@ucsc.edu>, 2019-05-02 10:55:07 -0700, , allow prefix overriden 298 built one place installed another,,
643,e75a8e857948e85629475e7a1dc747dcf10f1c63,ndrew Waterman <andrew@sifive.com>, 2019-05-01 22:32:58 -0700, , merge branch sbeamer master,,
644,d76f6b24fe80f8e5e0d046f0d6a707080aaeeb30,cott Beamer <sbeamer@ucsc.edu>, 2019-05-01 22:05:53 -0700, , simplify flag improve bsd compatability,,
645,69a8b5d2cfc54c36c86b8733a1fbcdffe9811a94,im Newsome <tim@sifive.com>, 2019-04-04 14:34:33 -0700, , add debug abstract csr 267 used make sure openocd work target support abstract access csr register replaces simpler hack caused 266,,
646,3e79495c38bf58df9c7b389205032b2eb3f45fb7,im Newsome <tim@sifive.com>, 2019-04-02 11:05:19 -0700, , implement debug hasel support 287 implement hasel hawindow support allow simultaneous resume halt work fix anyrunning anyhalted bit add without hasel argument testing make halt resume time equal switching thread every instruction executed debug mode lead lot extra instruction executed thread really supposed halt resume near simultaneously fixed adding wfi debug_rom.s implementing switch hart well check jtag input resuming write hart debug rom know hart actually resumed simultaneous resume assumed current one also got rid resume symbol debug_rom.s since purpose preserve debug rom entry point make sure minstret correct wfi happens,,
647,994c07cb23dfd9f85d5e6d92aeeaece58bbb4183,ndrew Waterman <andrew@sifive.com>, 2019-03-31 17:10:54 -0700, , change non release version 1.0.1 dev,,
648,2710fe575e7e6a4e2418224f8d254d5ca31f6c0e,ndrew Waterman <aswaterman@gmail.com>, 2019-03-31 17:07:47 -0700,291, merge pull request 291 riscv versioning version 1.0.0,,
649,489f1f89881ec5540c4268f3e845f8820b837643,ndrew Waterman <andrew@sifive.com>, 2019-03-31 16:56:31 -0700, , build fesvr fpic improve compatibility old,,
650,1def9a46371afd20f1d357294e5823daae61400e,ndrew Waterman <andrew@sifive.com>, 2019-03-30 15:24:54 -0700, , version 1.0.0,,
651,f49618ca9d674ec7e596118f85027c4b503862ac,ndrew Waterman <andrew@sifive.com>, 2019-03-31 00:49:57 -0700, , add fesvr globally install fesvr header libs,,
652,61cb96df00067ba61cf3816c74c18aef5677197a,ndrew Waterman <andrew@sifive.com>, 2019-03-30 23:24:18 -0700, , install generated header,,
653,1a6935665ad307b95a772c1523e908acbca1255e,ndrew Waterman <andrew@sifive.com>, 2019-02-28 14:38:48 -0800, , statically link built library several people raised concern dynamically linking built component spike cause headache worth iirc reason better support extension libfoo.so feature,,
654,60743fe5c582dfe79d28493bcd1ddc34f76b0416,ndrew Waterman <andrew@sifive.com>, 2019-03-30 15:09:15 -0700, , rv32q invalid http github.com riscv riscv isa manual commit diff,,
655,9c384609b0bc0f87745a30b38e499c9a546b69f6,ndrew Waterman <andrew@sifive.com>, 2019-03-30 13:41:26 -0700, , make help return printing help message,,
656,496c59d064961bb81e63e2bba1bdadd4abf05a52,ndrew Waterman <andrew@sifive.com>, 2019-03-27 23:06:05 -0700,288, respect interrupt priority even delegated spec say e.g mei take priority sei got right common case sei delegated mode reversed undelegated case destination privilege correct much problem technically noncompliant resolve 288,,
657,c01631de5027b211a374a01cbbd046a11926df0e,meum <soeren+github@soeren-tempel.net>, 2019-03-12 17:42:29 +0100, , include sys types.h suseconds_t 285 fix build alpine linux musl libc,,
658,f9d2be538b134ac42bf33b4b04e97d182ced5e36,im Newsome <tim@sifive.com>, 2019-03-04 09:17:00 -0800, , implement halt group 280 update debug_defines latest spec implement halt group let debugger halt multiple hart near simultaneously revert encoding updated accidentally,,
659,5b08bf5c3cc236ed6baf6d4f2964d8efe5b1705c,ndrew Waterman <andrew@sifive.com>, 2019-02-28 13:07:07 -0800, , fix pmp check partially matching access 270 get right failed add offset address checking byte sector access hte pmps,,
660,da8ab7d18d79a921ccf00b4793eac9124d7b4a75,im Newsome <tim@sifive.com>, 2019-02-19 14:48:46 -0800, , fix small bug debug example 277 wrong line number avoid future problem using label,,
661,1916b185e25f9e99f192633eadeac592d64d35c4,uÃ­s Marques <luis@luismarques.eu>, 2019-02-04 20:28:49 +0100, , fix use old name riscv isa run 269,,
662,2b38c82833addb35fd8aea0e63f8deeaa44a5a86,ndrew Waterman <aswaterman@gmail.com>, 2019-02-04 11:28:31 -0800,274, merge pull request 274 hakrdinesh master openbsd port spike build documentation,,
663,97ed2cc42ad354560db479d608eefe07ccff1167,inesh Thirumurthy <hakrdinesh@users.noreply.github.com>, 2019-02-04 09:07:59 +0530, , need install dtc pkg openbsd,,
664,c661d9c428df564d2f8ad48c212bb2467c0a9181,inesh Thirumurthy <hakrdinesh@users.noreply.github.com>, 2019-02-04 06:57:15 +0530, , doc typo fix readme.md sorry,,
665,5e6973db21a04d848067661124b78e7434099d7a,inesh Thirumurthy <hakrdinesh@users.noreply.github.com>, 2019-02-04 06:53:23 +0530, , build instruction openbsd,,
666,ec694bbddad0dc9af38597c7df63f139d67c77ce,inesh Thirumurthy <dinesh.thirumurthy@gmail.com>, 2019-02-04 12:07:23 +0530, , fixing compilation error openbsd,,
667,5907e70c43c172f456f3bbb52c85ba156d025d55,inesh Thirumurthy <dinesh.thirumurthy@gmail.com>, 2019-02-04 11:50:20 +0530, , bash usr local bin openbsd,,
668,ee6fe6501a21ea8d167b6a5048527ba9eb924878,ndrew Waterman <aswaterman@gmail.com>, 2019-01-28 10:55:05 -0800, , fix pmp check partially matching access 270 pmp check unconditionally fail pmp match part access got right went far checked whether _any_ pmp match manner fact first pmp mach byte checked manner,,
669,c544846020608d8ae471b53c8558c61e1702671f,im Newsome <tim@sifive.com>, 2019-01-09 11:32:30 -0800,265, merge pull request 265 riscv debug_test add dmi rti abstract rti test openocd,,
670,06bafbf547564f14efac995ab4887d6b0dd9be71,ndrew Waterman <andrew@sifive.com>, 2018-12-21 13:55:23 -0800, , reserve pmp combination post v1.10 amendment privileged spec http github.com riscv riscv isa manual commit,,
671,c20d84c6f3f8f38f5624c31078d60d7fb1298eee,ndrew Waterman <andrew@sifive.com>, 2018-12-19 02:30:09 -0800, , flush buffer forking prevents duplicate buffered stream early program,,
672,5c1849722546813bae3fe6002ce8961dfd14f2f1,im Newsome <tim@sifive.com>, 2018-12-04 13:46:35 -0800, , add dmi rti abstract rti test openocd optionally make spike behave like real hardware automatically test openocd handling hardware,,
673,ba04fcfd1cd928c0ac6fd2c09157f56ea38a65b3,im Newsome <tim@sifive.com>, 2018-12-03 16:24:02 -0800, , correct address autoincrement call 263 spec say ended effect current way openocd performs system bus access,,
674,65c8ac48af16235097084b413c10c7bff576b331,aufal <ahmednofal@aucegypt.edu>, 2018-11-09 17:28:49 +0200, , command render correctly readme.md included code block,,
675,01252686902fa30665fbecfc1476d169ad1333d1,ndrew Waterman <andrew@sifive.com>, 2018-11-06 15:41:34 -0800, , report misaligned address exception failed store conditionals previously exception would raised store conditional would succeeded,,
676,120d2975b3c58b98b4faaa5679bea677565d49f4,almer Dabbelt <palmer@dabbelt.com>, 2018-10-19 08:04:37 -0700,247, merge pull request 247 heshamelmatary noisy_until provide noisy interactive command,,
677,dc6871efeff5db90e476c963ac62e7fdc360654a,esham Almatary <Hesham.Almatary@cl.cam.ac.uk>, 2018-10-17 12:42:57 +0100, , provide noisy interactive command useful example trace value need extracted 246,,
678,f54ff67b56592a28ce5b5ed729ceb6ad22f7cb8d,ndrew Waterman <andrew@sifive.com>, 2018-10-04 16:15:55 -0700, , set marchid assigned value http github.com riscv riscv isa manual blob master marchid.md todo allow spike user override marchid mvendorid mimpid mimic hardware implementation closely,,
679,1d66556fcafd1661407466e22192df2ade1e609b,ndrew Waterman <andrew@sifive.com>, 2018-10-03 12:13:55 -0700,243, fix disassembly c.addi4spn resolve 243,,
680,84789691762b6dff4849b19f27005027edf77794,ndrew Waterman <andrew@sifive.com>, 2018-09-27 13:51:01 -0700, , add comment csr read side effect,,
681,606314955661d65ac080fc9a8ff198cfed8be1ad,ndrew Waterman <andrew@sifive.com>, 2018-09-20 17:31:11 -0700, , backwards compatibility reset pmp permit access,,
682,55ef17645dd61a8e59a826118f23e7077ac9ab26,ndrew Waterman <andrew@sifive.com>, 2018-09-20 17:00:46 -0700, , add pmp support,,
683,0b8700bb6196f201c3519c944aa7f9ea881a55b8,akeoverjp <takeoverjp@gmail.com>, 2018-09-25 06:02:48 +0900, , add log cache miss option generate log cache miss 241 add log cache miss option generate log cache miss option must used option enable cache simulation option useful option understand instruction caused cache miss modify log format cache miss reduce log size,,
684,6fecdb16d72b71734b35f494023f5edc8804327c,ndrew Waterman <andrew@sifive.com>, 2018-09-12 23:56:49 -0700, , update readme,,
685,def4c5b104efd382e633d5fdca49508757bb5e23,im Newsome <tim@sifive.com>, 2018-09-06 12:04:52 -0700,235, merge pull request 235 riscv sba fix cut paste bug bit sba load,,
686,7de234911f6eb57fccf9609734ba807fa8f14cba,im Newsome <tim@sifive.com>, 2018-09-05 13:27:58 -0700, , fix cut paste bug bit sba load fix 234,,
687,aff796dbf6db66a2df53b0ca270382f0ce02da74,ndrew Waterman <andrew@sifive.com>, 2018-08-24 12:15:03 -0700, , handle spike dasm input leading correctly,,
688,176ff23c6fa3dde20a027ce3f4fea13b3342c223,im Newsome <tim@sifive.com>, 2018-08-23 20:36:41 -0700, , add dummy custom debug register test openocd 233,,
689,fad88d81408746069ca138f498282ef5881179e8,ndrew Waterman <andrew@sifive.com>, 2018-08-23 17:17:17 -0700, , fix several disassembler bug shane lardinois,,
690,747a54b103160bcac7c9dcf721ce3b4703577d73,ndrew Waterman <andrew@sifive.com>, 2018-08-23 16:54:36 -0700, , add disable dtb option suppress writing dtb memory,,
691,60235e3816220eabc6f6e48d103889300d5547df,ndrew Waterman <andrew@sifive.com>, 2018-08-22 14:07:45 -0700, , make irq_cop read undelegable unless coprocessor present,,
692,b6ec196e9efe33d29d0c9fb80202737719c7730f,ndrew Waterman <andrew@sifive.com>, 2018-08-21 14:24:23 -0700, , instantiate disassembler max_xlen known fix rvc disassembly done way break,,
693,8a485de092c1ffc79105db34aca8875203921d63,ndrew Waterman <aswaterman@gmail.com>, 2018-08-17 18:49:47 -0700, , increment instret immediately written 231 brings spike compliance clause spec http github.com riscv riscv isa manual blob master src csr.tex l96,,
694,bed0a54fdaedf09a4c6523a2a116b59d021fb12b,im Newsome <tim@sifive.com>, 2018-08-10 14:55:28 -0700, , fix trigger corner case 229 hitting trigger single step dcsr.cause must reflect trigger step also check trigger access require slow path fetch,,
695,1ff2a70ec87c0a418ca38cdff9b14fc29e4b1ecb,ndrew Waterman <andrew@sifive.com>, 2018-07-31 11:26:47 -0700, , make sstatus.mxr readable taoliug,,
696,2cd60b277e909a5599ca48e4561cbfbc61460186,eungRyeol Lee <zizztux@gmail.com>, 2018-07-24 05:14:05 +0900, , fix using uninitialized disassemble object 220 fix runtime crash custom extension register disassembly,,
697,95487c248a6eb660b9bd1aa49e28da5a1ab21059,ndrew Waterman <aswaterman@gmail.com>, 2018-07-10 09:56:32 -0700, , refactor fix implementation 217 use physical address avoid homonym ambiguity close 215 yield reservation store conditional http github.com riscv riscv isa manual commit yield reservation exception longer required,,
698,cc50a327a552f1aa84679c8d3020ec40edc2948f,im Newsome <tim@sifive.com>, 2018-06-11 17:45:07 -0700,212, merge pull request 212 riscv hartsel update debug_defines.h,,
699,5542d31fcf19e1aa35c3a721133fe6a7dfa2fcdc,im Newsome <tim@sifive.com>, 2018-06-11 13:36:30 -0700, , update debug_defines.h add support hartselhi parsing part debug code still support 1024 hart,,
700,d6fcfdebf6a893bf37670fd67203d18653df4a0e,ndy Wright <acwright@mit.edu>, 2018-05-31 13:53:12 -0400, , put simif_t declaration file 209 separating simif_t declaration sim_t declaration simif_t declaration longer depends fesvr header file simplifies compilation custom sim class implementation depend fesvr,,
701,19efe7d1121ab0e1a3014a1554e7340fa958c13f,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-05-18 13:45:35 -0700, , fix install missed header 207,,
702,545911797f15901dd5cc81014db01bb2b0f3f644,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-05-18 13:38:57 -0700, , extract device tree generation compilation exported api 197,,
703,d48f107dba6a96fb827cb47fdf290261feadeb35,ndrew Waterman <andrew@sifive.com>, 2018-05-04 12:05:33 -0700, , revert c.lwsp c.ldsp legal instruction see http github.com riscv riscv isa manual commit,,
704,d336aee08ba9c5715d5d7836a39003e62ee4ada8,ndrew Waterman <andrew@sifive.com>, 2018-05-03 17:14:28 -0700, , c.lwsp c.ldsp legal instruction mistake derives ambiguity specification since corrected http github.com riscv riscv isa manual commit,,
705,d2e9a109e8f7b851fd153b469cc42a8519d85679,ndrew Waterman <andrew@sifive.com>, 2018-04-30 20:20:43 -0700,199, fix commit log serializing instruction resolve 199,,
706,3d016e2765f9ad5f34e471e345004c6e16438e3c,ndrew Waterman <andrew@sifive.com>, 2018-04-30 15:06:52 -0700, , break simulator loop wfi csr writes breaking loop wfi intended let thread run current thread work advantage csr writes unintentional change thread interleaving broke test program relied short timer period,,
707,c0172e96bc2e83c990a22342ce7e99ba73142c47,ndrew Waterman <andrew@sifive.com>, 2018-04-29 00:41:42 -0700, , argument passed print spike help fesvr help,,
708,2dbcb01ca1c026b867cf673203646d213f6e6b5c,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-04-04 17:25:01 -0700, , allow querying mmu configuration chosen build 191,,
709,4856220f05094a870e9544523428b85ec597fd42,ndrew Waterman <andrew@sifive.com>, 2018-04-04 13:00:29 -0700,190, revert fix issue 183 illegal instruction exception c.sxxi instruction encoded zero shift amount reverts commit see 190,,
710,3242d9b91811a52a06c1eeeb14c0de898800e0d4,almer Dabbelt <palmer@dabbelt.com>, 2018-03-30 09:59:06 -0700,189, merge pull request 189 pmundkur csr name api add api get name csr,,
711,fa2aaa3f8ad1284f4ca2ae17ad173eb1605fea1a,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-03-26 12:07:03 -0700, , add api get name csr,,
712,1da69b975beeda193d5fa47950be5883ca20ad13,ndrew Waterman <aswaterman@gmail.com>, 2018-03-21 17:19:16 -0700, , implement hauser misa.c misalignment proposal 187 see http github.com riscv riscv isa manual commit read xepc masked rvc disabled writes misa suppressed would cause misaligned fetch misaligned longer need checked upon fetch,,
713,ec79312862ebdd597cc0f63e002e14f31c36deb0,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-03-21 13:24:51 -0700, , fix access exception page table walk match original access type specified manual 185,,
714,0020b3b924417412200b4ce7eb423b4213443b02,im Newsome <tim@sifive.com>, 2018-03-19 13:10:06 -0700, , fix spike dasm 184 broken,,
715,b4997aa4be6ab17b7a838b53e1ddea32726dad66,im Newsome <tim@sifive.com>, 2018-03-19 09:35:55 -0700,182, merge pull request 182 riscv reset_bits implement debug havereset bit,,
716,90bafe660b323250338fd564bb9ab4316576d59b,im Newsome <tim@sifive.com>, 2018-03-16 14:52:09 -0700, , implement debug havereset bit,,
717,403438d6096f4a6bf0ff924f60940acf51c529a5,ndrew Waterman <andrew@sifive.com>, 2018-03-16 10:08:47 -0700, , merge branch deepsrc b_fix_issue183,,
718,be0555d585b332fd0496affe559c0a5a4e7e5644,hubhodeep Roy Choudhury <deepsrc@gmail.com>, 2018-03-16 13:46:20 +0530, , fix issue 183 illegal instruction exception c.sxxi instruction encoded zero shift amount,,
719,7e35a2a62f7433060e2ab1c98b3afd8b8a69b829,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-03-14 09:48:11 -0700, , fix bug caused moving misa state_t 180 fix misa losing value processor constructor due state reset following state.misa initialization make state reset preserve misa set state.misa max_isa reset idiomatic fix earlier commit,,
720,bdd229b9ea9a78f2fe5d4af1d0a49cf50484aa86,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-03-13 16:32:41 -0700, , move processor.isa state.misa since really belongs,,
721,64947480de005d94fb979260eff5751ca5b7d88d,im Newsome <tim@sifive.com>, 2018-03-09 17:54:07 -0800, , fix single stepping csrrw instruction 178 code still bit voodoo pas test stepping broken ,,
722,9d1e10a36e771bf8cfbf515e07e856e021c1007a,im Newsome <tim@sifive.com>, 2018-03-07 17:17:39 -0800,177, merge pull request 177 riscv debug_auth add debug module authentication,,
723,4a97a05a6e806f7abcb6cd30685093aa5b9331a9,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-02-20 15:16:53 -0800, , narrow interface used processor memory top level simulator htif allows implementation alternative top level simulator class,,
724,58aa702359ec56f0b26a3f10a2617a58c9818451,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-02-26 15:37:01 -0800, , fix install missed header debug_rom installed header file riscv subproject incomplete since processor.h includes latter installed fix moving riscv add riscv subproject header list ensures get installed also add missed dependency debug_rom riscv encoding.h debug_rom makefile,,
725,1fb7753da0bae7dd0499a3151e717b2b6fd2cf9d,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2018-02-26 15:21:27 -0800, , fix missed header file softfloat include install,,
726,4299874ad4b07ef457776513a64e5b2397a6a75e,ndrew Waterman <andrew@sifive.com>, 2018-02-22 15:19:26 -0800, , implement clearing misa.c misaligned proposal see http github.com riscv riscv isa manual pull 139 adopted yet putting implementation reference,,
727,e91d3a441e9391054eecd371922649b7f540cc52,ndrew Waterman <andrew@sifive.com>, 2018-02-21 16:09:31 -0800, , enforce byte alignment mepc sepc dpc,,
728,dfa7a56754c8362c9d183c4f0e16843124221669,im Newsome <tim@sifive.com>, 2018-03-01 15:18:01 -0800,173, merge pull request 173 riscv no_progbuf3 add support abstract debug access csrs fprs,,
729,aa8cbb1ccd3856fd5e0437b0e24cfd7a3b794b8e,im Newsome <tim@sifive.com>, 2018-02-27 12:30:46 -0800, , add debug module authentication default enabled debug auth protocol simple definitely secure allow debugger test authentication feature authenticate debugger must read authdata write authdata value read plus,,
730,0329b0741a698f102d64be4f0538427978bacb83,ndrew Waterman <andrew@sifive.com>, 2018-02-21 13:25:44 -0800, , allow bit instruction take multiple slot index maintain relationship somewhat faster also simpler,,
731,c746388b542eacd2586acfbc0a742b08a5c0bd6f,im Newsome <tim@sifive.com>, 2018-02-19 11:55:19 -0800,171, merge pull request 171 riscv sysbusbits add support debug bus mastering,,
732,3ef324120f30ea21e61241744e287da9935b1285,im Newsome <tim@sifive.com>, 2018-01-30 14:13:23 -0800, , pass smoke test progsize,,
733,bb8c45f12eeaeb36ac69991f674d1971d2dc460d,im Newsome <tim@sifive.com>, 2018-01-30 12:19:55 -0800, , wip work,,
734,4c1c92f59f7b021eb2fa3b373b60f0e8b7c08a17,ndrew Waterman <aswaterman@gmail.com>, 2018-02-13 10:43:36 -0800, , implement cycleh instreth csrs rv32 172,,
735,b2672e5d5271b346a71ec33ab42c88437b9b60d1,im Newsome <tim@sifive.com>, 2018-02-01 14:32:00 -0800, , add debug sba option let user control whether system bus access implement bus mastering,,
736,d3d3681f3468c633bc93a727a35bc07348245440,im Newsome <tim@sifive.com>, 2018-01-29 11:52:31 -0800, , update debug_defines,,
737,cd1e73b4eda7ec555f2cb832fe98d618c377ea65,im Newsome <tim@sifive.com>, 2018-01-12 15:26:00 -0800, , support debug system bus access,,
738,11780eabc0147a58c575d089c4afe5732b55bb05,im Newsome <tim@sifive.com>, 2018-01-09 12:29:34 -0800, , use new debug_defines.h,,
739,fd0dbf46c3d9f8b005d35dfed79dbd4b4b0f974a,onathan NeuschÃ¤fer <j.neuschaefer@gmx.net>, 2018-01-09 01:00:55 +0100, , mem_t throw error zero sized memory requested 168 mem_t throw error zero sized memory requested reason user request memory size megabyte print useful error message check overflow memory size user pass large enough memory size size byte fit size_t catch error make_mems function,,
740,874e55888f23024899db93231d2b7c672fab33bb,ndrew Waterman <andrew@sifive.com>, 2018-01-03 13:06:21 -0800, , add missing rvc instruction disassembler,,
741,0185d369153b099be0c363a4ad6a52cec19b80bd,im Newsome <tim@sifive.com>, 2017-12-18 14:25:42 -0800,165, merge pull request 165 riscv small_progbuf add support program buffer size,,
742,e58dffd30decbaf3e813f12cd04a5a798cc76d9d,im Newsome <tim@sifive.com>, 2017-12-11 14:28:10 -0800, , update debug_defines latest version,,
743,3582bab41908a649c975ae98ad97a0d84b48dcde,im Newsome <tim@sifive.com>, 2017-10-12 12:07:11 -0700, , set impebreak,,
744,fa09d8179f00a731f6a39d039d97188b0ec758d6,im Newsome <tim@sifive.com>, 2017-10-12 12:05:26 -0700, , update latest debug_defines.h,,
745,46a67860915391458d7cc8cb93248059df20b8f2,im Newsome <tim@sifive.com>, 2017-10-10 15:53:23 -0700, , make progbuf run time option also add implicit ebreak program buffer part spec hopefully,,
746,12714e371e9b8ce2efcf0e77347ed1b33c8de27b,ndrew Waterman <andrew@sifive.com>, 2017-11-27 14:29:03 -0800, , rename badaddr tval,,
747,a06091861c23d5154d750137f5ff3a819a9fa283,ndrew Waterman <andrew@sifive.com>, 2017-11-27 14:28:29 -0800, , rename sptbr satp,,
748,160c1a5cee45d3842824af565e52458e2f8b3c48,ndrew Waterman <andrew@sifive.com>, 2017-11-27 14:18:06 -0800, , set tval trap specified tval simply writing register conformant implementation,,
749,d7ceeabbe6bb2bfc153c6b8d9a1db98f0c975347,ndrew Waterman <aswaterman@gmail.com>, 2017-11-20 11:58:14 -0800, , implement priv 1.11 interrupt priority scheme 161 close 159 http github.com riscv riscv isa manual commit,,
750,86426a333608827faf6cb712ed06cf10ff3f73cd,hristopher Celio <celio@eecs.berkeley.edu>, 2017-11-20 11:41:31 -0800, , fix commitlog 162 regression caused instruction emitted,,
751,f8a83a80525264761a982cdb4074cb09ac72d7de,ndrew Waterman <aswaterman@gmail.com>, 2017-11-15 16:17:40 -0800,156, merge pull request 156 p12ngh support non contiguous hartids,,
752,6c7c772b169d0e1a00998c48e63c7cae98e7aa6a,leb Gagarin <gleb@sifive.com>, 2017-11-15 15:42:39 -0800, , hartids knob description added,,
753,85efaaaba8938a7026d5d9203c09e8be0fd66130,leb Gagarin <gleb@sifive.com>, 2017-11-15 15:35:59 -0800, , support non contiguous hartids,,
754,f5bdc2e34299e3721c9319ba92dc72149f6af8a2,ndrew Waterman <andrew@sifive.com>, 2017-11-09 19:27:20 -0800, , remove redundant mode advertisement,,
755,f87cdfec1dd79afdabccc848e730d780589b8a65,ndrew Waterman <andrew@sifive.com>, 2017-11-09 18:46:27 -0800, , mode longer exists supplanted hypervisor extension use privilege encoding still look like supervisor i.e,,
756,e0e462ddd40e5799ab3b2670b4f85aadf860b205,ndrew Waterman <andrew@sifive.com>, 2017-11-09 18:45:48 -0800, , mpp warl,,
757,8feec3d0a5f6b98e4e5b333d2f2c78f7da1ec1f5,ito Cheng <kito.cheng@gmail.com>, 2017-11-07 04:16:50 +0800, , implement extension disassembler 153,,
758,4c286ec230ce8d39cc9c4ce4726664e24d13006a,ndrew Waterman <andrew@sifive.com>, 2017-11-03 18:13:22 -0700,152, fix disassembly c.li resolve 152,,
759,5953e86116800dfebeb15514c27b843c496a2012,almer Dabbelt <palmer@dabbelt.com>, 2017-11-03 16:29:57 -0700,151, merge pull request 151 riscv htif_dts put htif device tree,,
760,092b464c06d2eba580b95a3ac7013449cb2687e4,almer Dabbelt <palmer@dabbelt.com>, 2017-11-03 15:38:12 -0700, , put htif device tree wanted actually put address htif dts seems bit much work since htif address defined elf file bit awkward make work instead putting dummy htif key dts,,
761,95fafa8f05320a761f70bef022a05c3053ea7b27,ndrew Waterman <andrew@sifive.com>, 2017-11-02 19:15:42 -0700, , mask medeleg correctly,,
762,8b389440b7aff4cf7f81dd17babc649abec810b3,ndrew Waterman <andrew@sifive.com>, 2017-11-01 18:57:02 -0700, , permit delegation interrupt mode handle,,
763,3b1e9ab7522b3b20cde6bd8d9f2b28222463cf1b,ndrew Waterman <aswaterman@gmail.com>, 2017-10-20 00:07:22 -0400, , fix commit log extension rv32 143 fix commit log extension rv32 number nibble printed depends upon xlen flen appropriate factor flen calculation,,
764,38438778f0fc34df8cdf748cc9f35e1d15e0c8db,van Cox <evancox10@outlook.com>, 2017-10-19 11:40:10 -0500,135, fix bus_t bug device 0x0 fix bug prevented bus_t storing loading finding device existed address 0x0 resolve 135,,
765,27ffc270f4e08862606e3532a87556e2f16fa87b,ndrew Waterman <andrew@sifive.com>, 2017-10-19 12:18:23 -0700, , fix implementation fmin fmax nan case rs1 rs2 nan check examined wrong value,,
766,a91d9f7d89abd6cda6fafb7b5e7cacf4b3590c29,ar <james.a.ross@gmail.com>, 2017-10-15 14:22:45 -0400, , include math.h nan 137 commit introduced nan dependency include math.h header,,
767,3177a7c5a644e9de15e6ed6aa9d3afa84043a230,ndrew Waterman <aswaterman@gmail.com>, 2017-10-10 18:17:58 -0700,129, merge pull request 129 riscv extension implement extension,,
768,85c40db208db3e26f507dc6a74a5dc540b504b5c,ndrew Waterman <andrew@sifive.com>, 2017-09-24 20:34:04 -0700, , implement extension,,
769,58b6c187df1a5cc066c97a63483d297fd159f241,im Newsome <tim@sifive.com>, 2017-09-25 11:05:36 -0700,128, merge pull request 128 riscv reset fix debug reset,,
770,bd85811c35ea38180d27440507fc222d585ef780,ndrew Waterman <andrew@sifive.com>, 2017-09-24 20:25:34 -0700, , update softfloat,,
771,def8b3e05d754c8115deb0c8b8c91dc4e33975fd,im Newsome <tim@sifive.com>, 2017-09-21 14:54:06 -0700, , actually let hartreset set,,
772,526d3997e68200ef3f372384acdc13e8e8b92e31,im Newsome <tim@sifive.com>, 2017-09-21 12:34:42 -0700, , fix debug reset ndmreset reset hart instead current hart hartreset reset selected hart instead ignored,,
773,b86f2a51f522f020ad0d90f598f4c501f41da232,im Newsome <tim@sifive.com>, 2017-09-21 12:42:20 -0700, , fix corner case repeated execution 127 specifically print execution count instruction executed different hart,,
774,c471f5d84e2fc27e3eb4c2997635d3f2c83d7818,im Newsome <tim@sifive.com>, 2017-09-21 11:48:31 -0700, , fix comment typo 126,,
775,8969a855132a27769dd6399566dc86ac32b26e76,im Newsome <tim@sifive.com>, 2017-09-12 13:53:17 -0700,123, merge pull request 123 riscv take interrupt debug mode,,
776,fb1f3f7ca99d2d1c0ee0b602a2b4b1ef218bf49a,im Newsome <tim@sifive.com>, 2017-09-12 11:04:08 -0700, , take interrupt debug mode,,
777,111dce1919d5d4d8bb99673f177add3504d8e9b7,im Newsome <tim@sifive.com>, 2017-08-28 15:46:08 -0700,121, merge pull request 121 riscv debug_store add nice debug printf debug_module_t store,,
778,b5bbd05923f11ae2c593da006abf6cda7ce214b2,im Newsome <tim@sifive.com>, 2017-08-28 15:19:41 -0700, , add nice debug printf debug_module_t store,,
779,3151df24e57d9a9148ad3ca6f856e33c2894a48e,im Newsome <tim@sifive.com>, 2017-08-11 15:48:15 -0700,119, merge pull request 119 riscv quiet turn debug module debug printfs,,
780,2e47be027ce7625fae951107c7b52b527e402503,im Newsome <tim@sifive.com>, 2017-08-11 15:35:22 -0700, , turn debug module debug printfs nobody want see recompile,,
781,7f746b7c2f27f6271640efaeb2cde86fd1b86957,almer Dabbelt <palmer@dabbelt.com>, 2017-08-10 15:50:30 -0700, , correct c.li c.lui disassembly 118 currently get disassembly 00004881 understand incorrect want 00004881 reading isa manual correctly disassembler wrong ,,
782,96218b1cdc0cd395d150e7db08a1b84ea1ae1543,im Newsome <tim@sifive.com>, 2017-08-10 13:44:42 -0700,117, merge pull request 117 riscv multicore_debug fix multicore debug,,
783,4f8b6a69484bd901f213d9a73ea29d26c8022dfd,im Newsome <tim@sifive.com>, 2017-08-07 11:21:58 -0700, , fix multicore debug older implementation thinking different entry point different hart longer true also get rid bunch trailing whitespace,,
784,a327416eac285f50dcbb04e8ddf89204c66ece02,ndrew Waterman <andrew@sifive.com>, 2017-06-30 13:19:18 -0700, , remove reference mode ecall,,
785,3a4e89322a8c8dac94185812a238f13789ab392f,almer Dabbelt <palmer@dabbelt.com>, 2017-06-14 14:39:15 -0700,113, merge pull request 113 riscv debug_readme update readme use rbb port,,
786,1e2518d415ae8e9c8247d823fcb435ddbd0a0854,im Newsome <tim@sifive.com>, 2017-06-14 12:42:00 -0700, , support bit start reset vector,,
787,c354cfe89c7620562fd2aa9e243b638a7fc7b7af,im Newsome <tim@sifive.com>, 2017-06-09 10:30:40 -0700, , update readme use rbb port,,
788,f65e7e585f8ba596a74cb509502e6e2f7b3a8f43,im Newsome <tim@sifive.com>, 2017-06-09 10:05:18 -0700,112, merge pull request 112 riscv autoexecwrite return success writes abstractauto,,
789,071610e2b21356a4d35c7f00d552f044214f738f,im Newsome <tim@sifive.com>, 2017-06-09 10:00:36 -0700, , return success writes abstractauto bug exposed newer openocd actually check result,,
790,5307bcf478b6b1bf6d58aacdf1314464721ef179,im Newsome <tim@sifive.com>, 2017-06-08 13:31:04 -0700,110, merge pull request 110 riscv debug_rom_build make clean make work debug_rom,,
791,c4cb4a5de9f35e1166412522eae50312d1267e0c,im Newsome <tim@sifive.com>, 2017-06-08 13:28:48 -0700,111, merge pull request 111 riscv dtm_reset_error reset success instead error,,
792,1a904654f1d7e6ea5f43f8d0039fadebd9c1aa88,im Newsome <tim@sifive.com>, 2017-06-08 13:05:01 -0700, , reset success instead error openocd actually check initial value reason indicate error,,
793,290115aeacc235613871dfa67e2acb95c6d035f8,im Newsome <tim@sifive.com>, 2017-06-08 12:58:11 -0700, , make clean make work debug_rom,,
794,3e92055f8323729fdfa72e4ac463ed677424606c,ndrew Waterman <andrew@sifive.com>, 2017-06-07 14:17:58 -0700, , forbid mode execution user memory http github.com riscv riscv isa manual commit,,
795,ea6768d281b8c56056b04ecc5cc11380cb4fa178,almer Dabbelt <palmer@dabbelt.com>, 2017-06-05 12:57:58 -0700,108, merge pull request 108 riscv dtc error configure fail device tree compiler installed,,
796,1e80c6d2361cf4e4c8891c4af35c84a630b622e7,ndrew Waterman <andrew@sifive.com>, 2017-06-05 12:55:26 -0700,107, configure fail device tree compiler installed fix 107,,
797,ba28ea06d5ca18e47d8252cb8c677d79e62b7554,ndrew Waterman <andrew@sifive.com>, 2017-05-25 02:19:46 -0700, , minnum minimumnumber,,
798,e89fade1a7a4ad2a0ad4dc96dc1125fbdaadf789,almer Dabbelt <palmer@dabbelt.com>, 2017-05-23 08:47:43 -0700,104, merge pull request 104 riscv disable werror disable werror building,,
799,40d2eabbbaa03873cac5b0761df4a780c3694c08,almer Dabbelt <palmer@dabbelt.com>, 2017-05-23 08:33:20 -0700, , disable werror building tendency blow platform,,
800,b3caeee9858b3417d4110b921305c441d3c87653,almer Dabbelt <palmer@dabbelt.com>, 2017-05-17 13:07:47 -0700, , merge remote tracking branch origin priv 1.10,,
801,a1f754b2f0ec5fe72c86d6916d7c603e7727e68e,almer Dabbelt <palmer@dabbelt.com>, 2017-05-16 09:33:40 -0700, , merge remote tracking branch origin debug 0.13 priv 1.10,,
802,9b539c8f0ee5075cbc3a0505d7fb6be39e9d7352,almer Dabbelt <palmer@dabbelt.com>, 2017-05-15 18:33:27 -0700, , better error message dmi operation busy,,
803,a5c5d0ccf2ac85452107af473016418626ad969b,egan Wachs <megan@sifive.com>, 2017-05-15 10:06:08 -0700, , debug whitespace error,,
804,f14da97c1209fb1f411a2d49e8088081ba9435cd,egan Wachs <megan@sifive.com>, 2017-05-15 09:53:42 -0700, , merge branch debug 0.13 head,,
805,e465de145c69c28230b5c73cc58f96fd9bd04419,ndrew Waterman <andrew@sifive.com>, 2017-05-13 22:37:22 -0700, , make c.li c.lui trapping behavior match spec,,
806,12926c7ad6c437826625f9504a5b18aa31a8ad76,ndrew Waterman <andrew@sifive.com>, 2017-05-05 16:27:08 -0700, , uxl sxl mxl http github.com riscv riscv isa manual commit,,
807,8a428c769bbde9997551596e324b1f70a66cf6ec,ndrew Waterman <andrew@sifive.com>, 2017-05-05 14:39:26 -0700, , trap superpage ptes ppn lsbs set,,
808,68f1a893ec84ca734d83e8626c3abd2c8de78cda,ito Cheng <kito.cheng@gmail.com>, 2017-05-03 17:58:54 +0800,69, add missing include devices.h http github.com riscv riscv tool issue,,
809,63c98b41ae2d36808ebbb57e7f8e871ba247d444,ndrew Waterman <andrew@sifive.com>, 2017-05-01 16:44:47 -0700, , fix segfault accessing bad memory address,,
810,75f2a05df9cdff6f3faba748065b3184b9f01b01,ndrew Waterman <andrew@sifive.com>, 2017-05-01 14:44:42 -0700, , set default entry point elf,,
811,4859971a8879728378b0867e899b082e67737728,ndrew Waterman <andrew@sifive.com>, 2017-04-30 23:45:27 -0700, , add option set start,,
812,abb7dddfdfd6ec5070c26c1824e4f5801e6bb12d,ndrew Waterman <andrew@sifive.com>, 2017-04-30 22:03:15 -0700, , support flexible main memory allocation,,
813,1d2892407fed141d20607ae9c49e50673e2c5c11,ndrew Waterman <andrew@sifive.com>, 2017-04-30 17:37:06 -0700, , store host target address soft tlb,,
814,1eee4de6b306f0270da954b9f8c555e60dd4a7c2,almer Dabbelt <palmer@dabbelt.com>, 2017-04-26 14:22:00 -0700,96, merge pull request riscv ndmreset update match latest debug spec,,
815,588fc79f174144df87c412eda513c5903f306816,almer Dabbelt <palmer@dabbelt.com>, 2017-04-26 09:14:07 -0700, , remove debugging printf,,
816,2f346fd7e050c6e4f518f642fa69d742ebebaac4,almer Dabbelt <palmer@dabbelt.com>, 2017-04-26 09:13:49 -0700, , spin remote bitbang read,,
817,0fd7c9f3d167b849ef5509a2c481237cb742d221,almer Dabbelt <palmer@dabbelt.com>, 2017-04-26 09:13:19 -0700, , handle abstractcs.busy,,
818,fe678ee09925b90058ff80c037341b873e6da429,almer Dabbelt <palmer@dabbelt.com>, 2017-04-19 16:59:10 -0700, , ndmreset reset processor,,
819,115297efff43025c66d330db6fc1bc6eda37f905,ndrew Waterman <andrew@sifive.com>, 2017-04-25 11:40:59 -0700, , fmv.x.s fmv.s.x fmv.x.w fmv.w.x,,
820,9b6843b58bd2e3f0ec461f9708e605623c3c13b1,ndrew Waterman <andrew@sifive.com>, 2017-04-25 11:40:39 -0700, , remove hret instruction,,
821,a5e5bc65794e1ad2090201c31bdea3129ae347e4,almer Dabbelt <palmer@dabbelt.com>, 2017-04-24 08:15:04 -0700,94, merge pull request riscv commitlog fix build enable commitlog,,
822,61bb377be35a37bf8d4cafad57d4c078aff8a9e3,almer Dabbelt <palmer@dabbelt.com>, 2017-04-19 15:48:42 -0700, , fix build enable commitlog,,
823,089f0fa4cf1885b2333f4522140ae3747f2e367b,egan Wachs <megan@sifive.com>, 2017-04-18 14:34:51 -0700, , debug move remote_bitbang riscv,,
824,c9fa7a3c4b77e24bdd5a1c70f26d6119ada40781,egan Wachs <megan@sifive.com>, 2017-04-18 14:34:21 -0700, , debug remove duplicate remote_bitbang file,,
825,51a8a43d747c8e182dbcb63f602c6e27df30c276,egan Wachs <megan@sifive.com>, 2017-04-18 14:04:57 -0700, , debug able successfully examine single hart,,
826,4e768d4afc8e60adb306478257c9ecbba539b958,egan Wachs <megan@sifive.com>, 2017-04-18 13:47:10 -0700, , debug use debug module specific constant instead global defines,,
827,91baeee2d89714cc2ea23806a98528e1e4b5da6a,egan Wachs <megan@sifive.com>, 2017-04-18 11:44:00 -0700, , debug add fence fence.i ensure debug ram ready,,
828,8fda4e00ea7326d6f2a2867c7482559bf5b0b401,egan Wachs <megan@sifive.com>, 2017-04-18 11:34:31 -0700, , debug checkpoint somewhat work openocd v13 still bug,,
829,3526283513b12afc57c3430c70190fe1630564e6,egan Wachs <megan@sifive.com>, 2017-04-17 21:21:35 -0700, , debug move debug_rom defines seperate file,,
830,159a8fe6f82102e183b700dcc46eed00ca22b749,egan Wachs <megan@sifive.com>, 2017-04-17 19:45:42 -0700, , debug use unique debug rom name,,
831,d46f694d85cc017d8e768cf3f2cd3ed934dec3e5,egan Wachs <megan@sifive.com>, 2017-04-17 19:36:01 -0700, , debug use practical debug rom,,
832,12b772563a33b6c6c3da0343fbfc747b1eeea6b6,egan Wachs <megan@sifive.com>, 2017-04-17 19:28:49 -0700, , debug move thing around address conflict rom,,
833,6480784223919308b347162e8589f79cffc4615e,egan Wachs <megan@sifive.com>, 2017-04-17 15:19:29 -0700, , debug consider bit implment hartinfo,,
834,bbbe41e6365732a489d76b3bac5f5fafd0208482,egan Wachs <megan@sifive.com>, 2017-04-17 14:11:43 -0700, , debug compiles new debug_defines.h file tested,,
835,0d803176c92140be66e109f9dbf4df82e031938f,egan Wachs <megan@sifive.com>, 2017-04-17 11:31:31 -0700, , debug bump debug_defines match spec,,
836,84e1ac19ed5a69224aa8c3f920e3840fbc670771,egan Wachs <megan@sifive.com>, 2017-04-17 10:59:38 -0700, , merge remote tracking branch origin priv 1.10 head,,
837,d6fce459767509249311a120fddb21c844dc9b2c,ndrew Waterman <andrew@sifive.com>, 2017-04-10 17:35:24 -0700, , implement new encoding http msg isa dev _r7hblzsed8 cwpyjkmzcqaj,,
838,5f494a22db29d69893db4b39f488cf67c0ac6437,ndrew Waterman <andrew@sifive.com>, 2017-04-07 17:57:59 -0700, , implement vectored interrupt proposal http github.com riscv riscv isa manual commit,,
839,1132fdf4f07dfbfba237af7b0cfac3cae543a79b,ndrew Waterman <andrew@sifive.com>, 2017-04-05 20:37:01 -0700,93, add enable misaligned option misaligned support resolve,,
840,f2e8eb28cca2a5f49cea9f37774058718f795fdd,unsup Lee <yunsup@sifive.com>, 2017-03-31 19:14:19 -0700, , update encoding.h get pmp update,,
841,32f8b0bbb8dc0d9091a77eabfa476a2c4e0fd166,ndrew Waterman <andrew@sifive.com>, 2017-03-31 19:11:52 -0700, , update license copyright date,,
842,b04dfe31de85923faf4c701ec2fcf7ff0afc6de7,esley W. Terpstra <wesley@sifive.com>, 2017-03-30 00:02:49 -0700, , fdt move interrupt controller node,,
843,7b396b51a6c38bc3472ea9c995e8015b39f19c1f,ndrew Waterman <andrew@sifive.com>, 2017-03-27 21:43:48 -0700, , set badaddr illegal instruction trap,,
844,8f4fb411b016846a539a1ff1cd645a555e3737be,ndrew Waterman <andrew@sifive.com>, 2017-03-27 21:21:57 -0700, , ebreak set badaddr,,
845,a80c695b1961ac40086494920f82e85a085ff358,ndrew Waterman <andrew@sifive.com>, 2017-03-27 14:30:22 -0700, , separate page fault physical memory access exception,,
846,1fa2174178a5432443f114dfc059ba19c53b1fae,ndrew Waterman <andrew@sifive.com>, 2017-03-24 18:10:41 -0700, , default gib memory,,
847,e83a032060865550e33659a69a86870f9da880b1,ndrew Waterman <andrew@sifive.com>, 2017-03-23 13:24:10 -0700, , require little endian host,,
848,46f1423c6566aee512fbc7a8ef6ff4aae2b7d1fb,esley W. Terpstra <wesley@sifive.com>, 2017-03-22 13:57:56 -0700, , riscv replace rtc device real clint implementation,,
849,693fc45eb8ccc3c9f84b898de3119a172e0776f5,esley W. Terpstra <wesley@sifive.com>, 2017-03-21 20:53:09 -0700, , sim declare core interrupt controller clint,,
850,212d5198cfa79ac85a7b073c13cdf86e803614ee,esley W. Terpstra <wesley@sifive.com>, 2017-03-21 16:47:13 -0700, , bootrom set hartid dtb boot,,
851,0647cce541357bf8f35c8930b78ae98b71ab1f02,esley W. Terpstra <wesley@sifive.com>, 2017-03-21 16:44:43 -0700, , configstring rename variable dts,,
852,4c80b12b1a96fee64bfbdd35d097d867599eee1e,esley W. Terpstra <wesley@sifive.com>, 2017-03-21 16:40:01 -0700, , riscv remove dependency num_cores,,
853,f7a7557273b050ddc50dbff09c0c4bf8505e4ac7,esley W. Terpstra <wesley@sifive.com>, 2017-03-21 16:06:49 -0700, , bootrom include compiled dtb,,
854,4198bc7c62a59ca62fdd8deb84affb32978ba986,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 19:02:03 -0800, , sim create dts instead config string,,
855,fcd0f3ab3b07b84ac2b3e62cf3534daff0fc0363,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 18:51:37 -0800, , sim define emulated cpu clock rate 1ghz,,
856,c71db7787b63fc1ab0c57672c9e469711748bda9,esley W. Terpstra <wesley@sifive.com>, 2017-03-03 18:50:37 -0800, , autoconf put location dtc config.h,,
857,773fab34d46e2ddaf4318b851ab23bd813f168ad,almer Dabbelt <palmer@dabbelt.com>, 2017-03-21 13:11:53 -0700, , spec bump,,
858,ee80f2851aef29f8744b5a73afe45a1927c82b37,ndrew Waterman <andrew@sifive.com>, 2017-03-20 00:48:16 -0700, , pum sum expose mxr mode,,
859,5ed1c1f9de8053ff99e3568c2ed3957da21ce0c5,ndrew Waterman <andrew@sifive.com>, 2017-03-16 12:36:32 -0700, , simplify interrupt stack discipline http github.com riscv riscv isa manual commit,,
860,17e3ef9618fb013abc4a7e78daad01663801cc36,ndrew Waterman <andrew@sifive.com>, 2017-03-13 14:48:52 -0700, , implement mstatus.tw mstatus.tvm mstatus.tsr,,
861,3c8dafeef056dec71e731fe097750391fe1dfc25,ndrew Waterman <andrew@sifive.com>, 2017-03-07 01:58:41 -0800, , overload illegal instruction trap interactive code,,
862,cbaa72d24ce1caebc404d1c3bb892de145b0b583,ndrew Waterman <andrew@sifive.com>, 2017-02-26 16:13:17 -0800, , sv57 sv64 spec yet,,
863,6db070768733f415fc9bf54582708364ca0e294b,ndrew Waterman <andrew@sifive.com>, 2017-02-25 15:28:27 -0800,10, new counter enable scheme http github.com riscv riscv isa manual issue,,
864,ab8a5631c39300c8ecb24635b16d50d19398dbdd,im Newsome <tim@sifive.com>, 2017-02-25 10:17:14 -0800, , update bit latest spec,,
865,5a9e289624a64156bf503144eafb2bd0921493be,im Newsome <tim@sifive.com>, 2017-02-23 12:12:25 -0800, , implement halt request also clean vestigial code,,
866,21fb735d62ec9d22e5ac10180716db0d9b5b4217,im Newsome <tim@sifive.com>, 2017-02-21 20:22:10 -0800, , improve debug performance still pitiful 5kb download speed tweak involve switching context soon might helpful two context executing code handling jtag tap input,,
867,0e848d2f4376726e74bbf0cecb97ca15e28ca675,im Newsome <tim@sifive.com>, 2017-02-21 19:32:24 -0800, , waste time spinning place debug mode,,
868,13639b9c457b3879efa620ce55abddbdc834ce68,ndrew Waterman <andrew@sifive.com>, 2017-02-20 18:48:35 -0800, , serialize simulator wfi improves simulator perf thread idle waiting htif,,
869,b47e8c0a190ac17d2622d5554b21bc871d56847a,ndrew Waterman <andrew@sifive.com>, 2017-02-20 17:17:17 -0800, , take mode interrupt mode interrupt,,
870,f478eef85192ef4ff41d47bce8ec887fecc414f8,ndrew Waterman <andrew@sifive.com>, 2017-02-20 17:16:58 -0800, , permit mmio load msip bit,,
871,67cd71d9ec5087bdcfa8fda1172abc0049df8455,ndrew Waterman <andrew@sifive.com>, 2017-02-18 17:24:04 -0800,14, make setting pte bit optional configure arg http github.com riscv riscv isa manual issue,,
872,eace5599606034850e28eef63f1e00eaf8eb6d26,ndrew Waterman <andrew@sifive.com>, 2017-02-18 03:03:10 -0800, , spike uarch need tlb flush sptbr write,,
873,e36bacd9bce9ebf570d5e8bc5883b9a5190dcb9e,im Newsome <tim@sifive.com>, 2017-02-17 18:50:44 -0800, , compress log output jump self loop help hugely reading spike output debugging going ,,
874,8c19757cf59d6f10fa5c79edf856ad2c79f92cc8,im Newsome <tim@sifive.com>, 2017-02-16 14:15:44 -0800, , remove noisy debugs version able download code run breakpoint,,
875,8dd673b74499d0195f6b1308a6709e05db6fa571,im Newsome <tim@sifive.com>, 2017-02-15 20:41:06 -0800, , set cmderr data accessed busy,,
876,f88504000a7c7a16685dc59bdbb9be314a35d0b2,im Newsome <tim@sifive.com>, 2017-02-15 19:05:20 -0800, ," implement autoexec dmi write passing memtest 8,16,32,64",,
877,4df7f6d279314ccf78d14c482a9f04e49e0e0b47,im Newsome <tim@sifive.com>, 2017-02-15 15:45:20 -0800, , implement resume untested,,
878,d50376557741aec308b508214acf05f9f4631609,ndrew Waterman <andrew@sifive.com>, 2017-02-15 03:06:34 -0800, , sfence.vm sfence.vma,,
879,294a0572c47128564078ab78eb84bce5bdb80a79,im Newsome <tim@sifive.com>, 2017-02-13 21:29:26 -0800, , implement program buffer preexec postexec tested preexec,,
880,ae67cde583dd4ff0226d0b878f5f158b92d2bd54,im Newsome <tim@sifive.com>, 2017-02-13 11:13:04 -0800, , dbus dmi,,
881,1a623701469c08e72685d44a4ebed9157ab4bfe2,im Newsome <tim@sifive.com>, 2017-02-13 09:53:23 -0800, , abstract register read mostly working fails supported 128 bit fails exception rv32 bit succeeds rv32 bit,,
882,f7f110504072dc601a24a4391cbf3b0091a47a12,im Newsome <tim@sifive.com>, 2017-02-12 10:20:37 -0800, , fix stack overflow support rbb port,,
883,b4de20a92e48e9e08872323675bdd4bbf07b37d6,im Newsome <tim@sifive.com>, 2017-02-10 19:08:16 -0800, , entering debug mode jump dynamic rom,,
884,8a09a059dc3ddd0b6df8028ae7e4c9e6e1c9d41e,im Newsome <tim@sifive.com>, 2017-02-10 11:31:30 -0800, , implement hartstatus field,,
885,a62a8196798141f3e76bc27da7671ab93951a677,im Newsome <tim@sifive.com>, 2017-02-09 20:50:14 -0800, , remove gdbserver support maybe day bring back implementing direct access register memory would fast would way usefully debug code running spike opposed way mirror actual debug design might implemented hardware,,
886,c704a804ba29af44ec74f74f0fc3c8a6b5281b94,im Newsome <tim@sifive.com>, 2017-02-08 20:40:52 -0800, , add writable ibuf data register,,
887,48458198728a955c28428d83bfa31866be29c647,im Newsome <tim@sifive.com>, 2017-02-08 19:47:57 -0800, , serve correct dmcontrol register,,
888,a30f1583002563aaae6a0e83c43300eaf81e646e,ndrew Waterman <andrew@sifive.com>, 2017-02-08 14:16:08 -0800,4, encode type sptbr mstatus http github.com riscv riscv isa manual issue also refactor gdbserver code duplicate decoding logic,,
889,94277648d5a0bb0e8283bbb33e25f6faab11c0d6,im Newsome <tim@sifive.com>, 2017-02-07 11:27:48 -0800, , openocd doe dmi read get dummy value back,,
890,daaf28f7296c0a5f5c90fe6646a4f8a73a720af5,im Newsome <tim@sifive.com>, 2017-02-07 09:07:59 -0800,83, merge pull request bacam gdb protocol fix gdb protocol fix,,
891,1f65ba49ea665ceed2774a1a62ac32076e4d3025,im Newsome <tim@sifive.com>, 2017-02-06 20:15:34 -0800, , remove unnecessary circular buffer code,,
892,4695be7cea868b34082787d5728c35577d0c05d1,im Newsome <tim@sifive.com>, 2017-02-06 19:17:23 -0800, , refactor remote bitbang code,,
893,9be157042081e894e6c12dc96449cf865469bcfe,im Newsome <tim@sifive.com>, 2017-02-03 15:48:15 -0800, , openocd risc code get scan dtmcontrol,,
894,f6a7fe2c4e4b03a17729a730bf48d4b80efaa104,im Newsome <tim@sifive.com>, 2017-02-03 13:29:47 -0800, , openocd scan hacked idcode,,
895,d1f2cf337e1a0be8eada2afadd745e1374b4a000,im Newsome <tim@sifive.com>, 2017-02-03 11:29:54 -0800, , openocd connects sends data receive,,
896,9e012462f53113dc9ed00d7fbb89aeafeb9b89e9,ndrew Waterman <andrew@sifive.com>, 2017-02-02 19:25:49 -0800, , fix interrupt delegation coprocessors,,
897,6642f8c745b320bdb7bab2470c62defb1b1bb9e2,ndrew Waterman <andrew@sifive.com>, 2017-02-01 23:11:59 -0800,76, fmin snan fmin qnan qnan return canonical nan resolve,,
898,d392463e5c8e47cfa030eb4640585302f800207f,ndrew Waterman <andrew@sifive.com>, 2017-02-01 22:33:38 -0800, , set xpie xret resolve,,
899,e9e30598e08e4f162b523f9ef07f1510f3cfe0a6,ndrew Waterman <andrew@sifive.com>, 2017-01-07 18:03:16 -0800, , allow sip.ssip toggled interrupt delegated,,
900,b387326dbc6b4bf2452191b6817529133ff362a5,ndrew Waterman <andrew@sifive.com>, 2017-01-07 17:56:22 -0800, , make sip.stip read ron minnich see http forum topic isa dev hj3w5kw8,,
901,51a0e1e9653320a162ced2cd0392ee9ef7558beb,avid Craven <david@craven.ch>, 2016-12-31 16:24:42 +0100, , comply gnu coding standard currently destdir variable used correctly lead bogus runpath entry http www.gnu.org prep standard html_node destdir.html,,
902,f38dcde0d80d2f4818b8f20067b8de5267c8ade6,rian Campbell <bacam@z273.org.uk>, 2016-12-30 21:14:50 +0000, , read exception flag gdb register read write flag bit read 128 bit get fragment accidentally send error fix,,
903,7647707a60787c31210794340ee9399c2357df6a,rian Campbell <bacam@z273.org.uk>, 2016-12-21 17:53:45 +0000, , fix gdb communication error,,
904,71f64bfe4eb2d4d1b0795b71db555fd825593ab3,rian Campbell <Brian.Campbell@ed.ac.uk>, 2016-12-20 12:32:51 +0000, , remove extra gdb protocol response register writes,,
905,9e3b7bdc5ab045e2a526bbbbbb26475b6ef91468,rian Campbell <Brian.Campbell@ed.ac.uk>, 2016-12-19 17:54:19 +0000, , fix gdb protocol register read,,
906,07ff3f3b0ba7d67e13f686da501bbbffca8589c8,tefan O'Rear <stefanor@cox.net>, 2016-12-16 18:24:41 -0800, , use correct format code reg_t size_t fix bit build,,
907,7e31f495358df52e49b9a5fec7ce273d706b1300,im Newsome <tim@sifive.com>, 2016-12-15 21:12:34 -0800, , fix single stepping faulting instruction,,
908,481afc249eeb63de3f47700af505343a53ffd1b1,im Newsome <tim@sifive.com>, 2016-12-12 12:48:58 -0800, , reuse ebreak constant encoding.h,,
909,39ee063f47d6467084f4442624cb28430ac0eebc,ndy Wright <acwright@mit.edu>, 2016-12-01 15:04:34 -0500, , added comment modified duff device execute.cc,,
910,679d5f5e927a0a59bbaaab33955ded79e860cded,ndrew Waterman <andrew@sifive.com>, 2016-11-13 16:10:30 -0800, , fix bit host portability bug,,
911,3a7393db14e1d5daf7ba4b019e1234d35dab9a10,en Gamari <ben@smart-cactus.org>, 2016-11-11 19:06:12 -0600, , ensure know building pch seems 5.4 realize building precompiled header unless pas header,,
912,bf8d2b71bb76b03b9a4db36fe6928c29a41a43e7,ndrew Waterman <andrew@sifive.com>, 2016-11-10 13:40:37 -0800, , amos always return store fault load fault commit also factor common amo code mmu_t,,
913,ecff67fb34d50cc80822301f4de986be96da971c,im Newsome <tim@sifive.com>, 2016-10-31 13:10:45 -0700, , make reading writing fpu regs work temporarily turn mstatus necessary,,
914,53db924b0200997dc4475ab9d087cdb6d157a812,im Newsome <tim@sifive.com>, 2016-10-31 12:25:15 -0700, , minor code cleanup,,
915,0b554a92ff3de339fb963205bb7ff852432791ee,im Newsome <tim@sifive.com>, 2016-10-31 11:57:15 -0700, , check exception register write,,
916,2c5e7256661837629ac23fbf5ee15e1f076a6cab,im Newsome <tim@sifive.com>, 2016-10-28 14:01:42 -0700, , check exception reading register,,
917,210d50a01fed904e337755041f66b2816141f406,im Newsome <tim@sifive.com>, 2016-10-28 13:30:43 -0700, , fix error message erroneously complaining gdb sent much data even ,,
918,53d74f4cc31ecf5bb6499b886d8fcbc992a17920,im Newsome <tim@sifive.com>, 2016-10-25 13:17:40 -0700, , increase gdb receive buffer newer gdbs send larger memory write packet downloading also improve error reporting gdb sends packet fit buffer,,
919,db6051f2001243e5132f224ece06753aff85748d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-10-10 13:32:25 -0700, , force load trigger timing allow csr writer make choice timsifive colinschmidt fix failing rv64mi breakpoint test,,
920,438a337fa09a0a81789730393b99913750d2fe08,im Newsome <tim@sifive.com>, 2016-10-07 08:56:05 -0700,72, die gdb think xlen instead give gdb asks also gdb doe register write let user know likely misconfigured tell fix probably well issue fixed spike,,
921,8b3ef1347107fb3350837910b21f52d5fb1e4f05,im Newsome <tim@sifive.com>, 2016-09-30 14:08:26 -0700, , return error gdb memory read fail,,
922,02027ca74cb904ee691b7b7d9b03c46f3c1f49ac,im Newsome <tim@sifive.com>, 2016-09-29 11:24:04 -0700, , update trigger behavior mode writes tdata1 dmode set ignored instead raising exception add behavior tdata2,,
923,5762bedab3a671ddfd279737d370533f31ed979e,cott Beamer <sbeamer@lbl.gov>, 2016-09-13 13:42:05 -0700, , restore clang support fixing printf identifier,,
924,167a876c4fb9fc8c0d51c6f2696dc732ac7b5984,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-09-09 18:35:09 -0700, , allow mafdc bit misa modified,,
925,de9ebf704e94c0fa636c37d922017743baba861d,im Newsome <tim@sifive.com>, 2016-09-06 10:25:36 -0700, , remove generic debug test live riscv test debug since also test gdb used test target besides spike,,
926,3032e25ae63ff4174e311e87f737cd750828bd18,ndrew Waterman <waterman@eecs.berkeley.edu>, 2016-09-02 13:43:40 -0700,62, merge pull request riscv trigger implement address data trigger,,
927,d49dd8b60eb1809ecc7b42e0fb615d64402aa47f,im Newsome <tim@sifive.com>, 2016-09-02 13:28:14 -0700, , merge branch master trigger conflict riscv encoding.h riscv processor.cc,,
928,10d1bff0a1612685d08906a33b7eb87223f9d1c3,im Newsome <tim@sifive.com>, 2016-09-02 13:08:46 -0700, , rebuild debug rom csr encoding changed,,
929,2b390a9dea7435c5e83c11433c05e136ad9b163a,im Newsome <tim@sifive.com>, 2016-09-02 12:37:38 -0700, , support trigger tlb miss,,
930,e464ab8efb36fc089303f11ddf78e32a90530c43,im Newsome <tim@sifive.com>, 2016-09-01 13:05:44 -0700, , theoretically support trigger timing,,
931,84f5c416bffb66c8b47fd94b90afa888af7e819e,im Newsome <tim@sifive.com>, 2016-08-31 15:51:58 -0700, , rename tdata tdata add timing bit anything implement dmode bit,,
932,0bd33edd801b71d009642cb2bcbd8636f97b6aaa,im Newsome <tim@sifive.com>, 2016-08-31 15:51:03 -0700, , save restore tselect set dmode,,
933,6be7552735eb2c63d9aa5b9050f8b40dcc729593,im Newsome <tim@sifive.com>, 2016-08-29 14:40:07 -0700, , fix indent,,
934,1a01326bf9a5d289751efc9879caaea2a2b441b3,im Newsome <tim@sifive.com>, 2016-08-29 11:49:47 -0700, , rename tdata0 tdata2 tdata1 tdata3,,
935,e15a1f99fd794a345c931c8628a24f9e9b9b9b92,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-26 19:51:09 -0700, , add degenerate performance counter facility,,
936,11ef82c72623aa8649d80b3efbb629f73ad039cb,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-25 21:36:09 -0700, , allow read tdrdata register,,
937,bc49f60710d95c577079a9d8f0c7ccc8c5f2c98c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-25 21:27:10 -0700, , partially update spike newer debug spec,,
938,c8149cb261631aadfe6d984cb9b40b88bfb31408,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-25 20:24:14 -0700, , fix spike interactive mode,,
939,b3e6c1d9292b437c0d1b79799ac594df6a4a3ef0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-22 18:33:28 -0700, , remove hwbpcount field dcsr,,
940,d6dae451821656d7676fec3ec515691d4c66e065,im Newsome <tim@sifive.com>, 2016-08-22 09:49:20 -0700, , implement address data trigger far testcases instruction data address implemented mechanism let debugger prevent user program using trigger adding soonish critical path unchanged experimenting show simulation slowed code reducing size trigger_match never called benchmark fix making inlined effect suspect slowdown come cache alignment something similar different cpu code change speed come back,,
941,5e1d0059353a4756740df709f85c35ee86138ad6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-08-17 14:00:58 -0700, , allow mstatus.mpp store bad value instead validate mret either approach legal closely match rocket,,
942,eb19d1c1deabf9c8ca7d0f3958b2b6d797f100a9,olin Schmidt <colins@berkeley.edu>, 2016-08-16 11:42:16 -0700, , remove old rvc directory,,
943,4fcc71ee8a23c3b4d96218a93a1842dab398be26,im Newsome <tim@sifive.com>, 2016-07-28 14:51:31 -0700, , add support virtual priv register user use register inspect change privilege level core make assumption actual underlying debug mechanism opposed user change dcsr directly may exist debug implementation,,
944,5daafcde73f448a702356e049911b5677a1811c2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-22 14:05:06 -0700, , set bit misa register,,
945,8a0e5d2ed32360a1a14d4d4bd503dbaee6ba1a94,im Newsome <tim@sifive.com>, 2016-07-19 11:19:47 -0700, , make address translation work bit,,
946,75494f3abd1195fb66d6dbe7e6feefc487ac6333,im Newsome <tim@sifive.com>, 2016-07-13 13:26:09 -0700, , fix single step csrw instruction csrw instruction instantly return serialized take note enter debug mode instruction executed actually completed,,
947,da0bc312aefa12960d65dd0e12aa87ad9a771f2d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-12 12:43:30 -0700, , treat rvc nop illegal instruction,,
948,1b797b1aac81b318900bd11065eb64762f32894f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-12 12:43:07 -0700, , fix page table walker respecting valid bit,,
949,e10d2def7d5d8b162c0c0f0922ddc2a46fc24ea2,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-07-06 03:22:18 -0700, , update new pte format,,
950,6f64a1f72ebd4888d61f324bc68c5becf60d66d9,im Newsome <tim@sifive.com>, 2016-07-01 09:51:26 -0700, , remove debug printf cluttering output,,
951,03b8bad375217fbc2143046e8caad9d80301abdb,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-29 15:00:22 -0700, , disassemble rvc instruction based xlen interpretation rvc opcodes depends xlen disassembler always assumed rv32 michael clark,,
952,9b960e91b4d7e44d59fd73a7199517a82ba07c86,im Newsome <tim@sifive.com>, 2016-06-14 13:34:54 -0700, , make gdbserver code work small debug ram,,
953,d723c6772d3d24d1201705e30648419082eda1cb,im Newsome <tim@sifive.com>, 2016-06-13 17:55:47 -0700, , support debugging bit spike instance,,
954,8861244f8d6ff65a6c1b69f937b2c9d9af5527b9,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-22 23:29:16 -0700, , parameterize debug rom content xlen,,
955,965571945c16d691962211b3602168a17be859ee,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-22 23:28:39 -0700, , remove fence.i debug rom,,
956,7b9cd3e781a6bf359f31f2da3d05fcda27dafe98,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-22 23:25:55 -0700, , use debug mode avoids need fence.i,,
957,036c9086663024512dd0a8e5409b68187211c0bf,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-22 22:52:29 -0700, , remove legacy htif implement htif directly,,
958,b7fb80ccf514fe804cf112d7e8d11764ef93bca5,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-22 22:51:12 -0700, , fix paddr_bits computation prior setup,,
959,03d4f0215827abea18f83d8da1c097ce937c543b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-17 20:58:01 -0700, , merge sasid sptbr,,
960,f5ecf65e5e2c6e60355933b8a2aca230e8443ff5,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-09 14:20:54 -0700, , trap tdrdata register tdrselect xlen,,
961,ab2858e065f9fa62eec0c2d053b98e45b41f6675,onathan NeuschÃ¤fer <j.neuschaefer@gmx.net>, 2016-06-04 14:13:45 +0200, , make check fail test failed,,
962,1ec78cfedd16abb0095f9e77f2700af24522345d,im Newsome <tim@sifive.com>, 2016-06-09 10:18:32 -0700, , fix bug debug rom debug rom actually writing 0xffffffff last word debug ram exception happened fix race debug interrupt cleared write would happened debugger gdbserver.cc case might get wrong idea whether exception happened wreaking havoc,,
963,f82d42cdefb72f23a5a98b7d93413caec7bf5c8d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-08 20:04:17 -0700, , add degenerate breakpoint implementation,,
964,68d0fcad8795b3245322cbbac07412e0312ee76f,im Newsome <tim@sifive.com>, 2016-06-03 15:07:04 -0700, , keep dcsr_xdebugver unsigned,,
965,906bbfae48713b9d7256eab37613e5b0ddc08133,euschaefer <j.neuschaefer@gmx.net>, 2016-06-03 22:45:05 +0200, , minor usability improvement spike_main disasm.cc print unknown csr number hex interactive mode print unknown command appropriate,,
966,127cf78387447aba8f6bd19783a0c66ae5f3791a,im Newsome <tim@sifive.com>, 2016-06-03 13:08:09 -0700, , dcsr cause moved bug debug rom updated result debug rom would always take spontaneous halt code path hurt spike since far spike debug handler attempt anything quick code running rom correct,,
967,e977e2297aa83f244501bb4a5c3752d2c73bddc9,im Newsome <tim@sifive.com>, 2016-06-02 11:01:37 -0700, , fix make check run build directory,,
968,2fe8a17abf9a3329f5314af89bce99385e5a16f6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 13:54:46 -0700, , fix build building inside root directory,,
969,78dd5ad00d08ba245a736401ef1d5f5dfd16f113,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-06-01 13:54:38 -0700, , add gitignore,,
970,df1f020012e8eee548e8ff5d3942a59397400d36,im Newsome <tim@sifive.com>, 2016-06-01 08:39:31 -0700, , move sethaltnot cleardebint match krste memory map,,
971,106ece891aa9ddcd78c65251425ef365298c30dd,im Newsome <tim@sifive.com>, 2016-05-24 14:37:23 -0700, , new encoding.h new csr address,,
972,8e11417db5e63af0abfb15915ba40f497cf8a646,im Newsome <tim@sifive.com>, 2016-05-24 09:39:44 -0700, , move cleardebint per spec,,
973,4c3507d350460d4ce32621b8d6e77cd3cd93df7b,im Newsome <tim@sifive.com>, 2016-05-23 16:24:59 -0700, , use .word mret current assembler seem know,,
974,968408423f8d45deaa12a5c0cf9fc729f2efe38a,im Newsome <tim@sifive.com>, 2016-05-23 16:17:28 -0700, , change dcsr bit match spec cleaned debug rom code little,,
975,cfdd0f22f6b7c27280ff73722eb35a8f9af7c54b,im Newsome <tim@sifive.com>, 2016-05-23 12:16:20 -0700, , kill spike soon test done,,
976,6478085c7b04fe15435e520d0ed8888a650c643b,im Newsome <tim@sifive.com>, 2016-05-21 21:22:22 -0700, , link standalone program 0x80010000 leaf memory keep tohost fromhost write,,
977,fd6c5e5347b532be385fa260a77ebe94f6a6e7ab,im Newsome <tim@sifive.com>, 2016-05-11 15:13:57 -0700, , turn debugging printfs would pretty annoying actually using debug something also fixed small jump bug halt,,
978,91a4f8114dad884b19081f09e6fe17ea2820ec52,im Newsome <tim@sifive.com>, 2016-05-10 19:29:17 -0700, , tell gdb handle large packet speed downloads 93kb starting get usable,,
979,9a5ad6994b3986e59c7365d22f91e86e60317f8a,im Newsome <tim@sifive.com>, 2016-05-10 13:53:16 -0700, , fix writing odd number byte odd address,,
980,df6794374bae455b3ad65dbc1ea0436b764d24e8,im Newsome <tim@sifive.com>, 2016-05-10 13:22:31 -0700, , exception debug mode update regs,,
981,6201d0ee2c20baf907079d9da7bae559a27f9382,im Newsome <tim@sifive.com>, 2016-05-10 11:36:33 -0700, , ignore mprv debug mode,,
982,9baa8a015cddc294d53d72ce57a8ca2f5c832c64,im Newsome <tim@sifive.com>, 2016-05-10 10:03:28 -0700, , write test downloading mostly random program pass slow,,
983,5b2c9df0b3db0d504ef2fb2a68f18f91cfcc5966,im Newsome <tim@sifive.com>, 2016-05-09 14:43:12 -0700, , remove already implemented todo,,
984,060d4ee6c826b3ccdb3d8763246a09b6ef8ce04d,im Newsome <tim@sifive.com>, 2016-05-09 14:38:06 -0700, , move debug rom link map right place turn actually matter better correct,,
985,b30f5dcca57237c1078aadcf1ccf202beb0afb9f,im Newsome <tim@sifive.com>, 2016-05-09 13:48:20 -0700, , remove obsolete todo,,
986,74a13a16303f941d27bb77da9f150b77d65e7e99,im Newsome <tim@sifive.com>, 2016-05-09 13:47:44 -0700, , implement ebreak mhsu,,
987,e67da00a3771a9487dad497580046d07884b893b,im Newsome <tim@sifive.com>, 2016-05-09 13:08:41 -0700, , remove dependency include file homedir,,
988,8b176c4e961c6eb376051a3db11078637f6bbffa,im Newsome <tim@sifive.com>, 2016-05-09 09:41:01 -0700, , force gdb print entry value sudden gdb decided start printing messed breakpoint test would print test manually ran command sure fault somehow keep thing consistent future,,
989,c7643c32e07e4b5d82bdb98b91998f9c12f24434,im Newsome <tim@sifive.com>, 2016-05-07 11:15:59 -0700, , mprv test break like supposed,,
990,45fb0a0f0ecccf6fe84e54557655ddd7e7560aaf,im Newsome <tim@sifive.com>, 2016-05-06 16:54:33 -0700, , deal escape gdb sends binary data,,
991,9b8b9b69d0b2560b2727330d5a20b5133af140af,im Newsome <tim@sifive.com>, 2016-05-06 12:14:22 -0700, , make halt core right reset added test,,
992,7e5c1b420d0b332d6663a47182f9a472e400f663,im Newsome <tim@sifive.com>, 2016-05-05 17:40:02 -0700, , halt gdb user hit,,
993,f3c39b00ca73f19b3e9685b06afd7107f338ffa2,im Newsome <tim@sifive.com>, 2016-05-05 14:53:56 -0700, , make sure fence.i setting clearing swbp change anything since debug rom already executes fence.i correct longer necessary,,
994,76df0458612a910c157d27c05cfa2d4145bc012a,im Newsome <tim@sifive.com>, 2016-05-05 13:45:14 -0700, , implemented register writes existing test pas,,
995,a950cdebb61e2e86b01becff288e0240c77aa1e5,im Newsome <tim@sifive.com>, 2016-05-05 11:21:07 -0700, , fix reading csrs,,
996,dd233bc49946aa059b6ea9494b870d20076ce1b8,im Newsome <tim@sifive.com>, 2016-05-04 18:51:26 -0700, , single step appears work,,
997,6ef848928a5e2d72d9b0aed66f669b7b9a80b49a,im Newsome <tim@sifive.com>, 2016-05-04 13:14:46 -0700, , software breakpoints sort work,,
998,850e745dcf300cd5369d006b31e17ebfb417eab4,im Newsome <tim@sifive.com>, 2016-05-04 09:45:56 -0700, , use fence.i debug rom replaces hack disabled icache,,
999,ee96c255f12477b1762426ceb7bbd83370c899cd,im Newsome <tim@sifive.com>, 2016-05-04 09:40:20 -0700, , fix two general read register exit test pass,,
1000,f9e7a3f1e1058b8d54d15d9ebcecd7e978d5deb9,im Newsome <tim@sifive.com>, 2016-05-03 18:53:16 -0700, , walk page table translate address,,
1001,75b54e90a90914d50c6eab8598608d87094fb4ea,im Newsome <tim@sifive.com>, 2016-05-03 13:46:57 -0700, , turn operation queue preparation address translation,,
1002,6a48baf8069bfc0d37d051a997ffe4cd9da268e8,im Newsome <tim@sifive.com>, 2016-05-03 12:24:25 -0700, , remove unused code add debug printfs wanting least little ,,
1003,113ea7930bb9b73779f1febc6f7ad48c675d1d47,im Newsome <tim@sifive.com>, 2016-05-03 10:55:00 -0700, , save restore mstatus also read dcsr useful figure halted,,
1004,7112906ab99a2496e2ca9113298676df78e60f5e,im Newsome <tim@sifive.com>, 2016-05-03 10:54:08 -0700, , ignore file,,
1005,6791bfeb57af9b0e1ce81c7a3e524f6b4c4ea8ae,im Newsome <tim@sifive.com>, 2016-05-03 10:43:27 -0700, , properly read,,
1006,fdc92ba2c5ad75abf1e86c87ea23fb7d7dd00ca1,im Newsome <tim@sifive.com>, 2016-05-02 18:07:51 -0700, , add dret,,
1007,19f33802a18c23765515324167276b2a47ec8e22,im Newsome <tim@sifive.com>, 2016-05-02 15:04:03 -0700, , implement memory writes,,
1008,8e418f9e54a3a0d8f15b75ad1ad43ae925fea7e0,im Newsome <tim@sifive.com>, 2016-05-01 13:18:03 -0700, , implement single memory read access prevent unaligned access memory read also change exception debug mode signaled,,
1009,cb73c085a22b225576b5d5c22f74490f9e30a5a8,im Newsome <tim@sifive.com>, 2016-05-01 09:53:23 -0700, , properly save restore dpc mcause mbadaddr also clear dcsr.cause leaving debug mode future trap ,,
1010,784fea2bbec803944eb923196c77d38427b3f554,im Newsome <tim@sifive.com>, 2016-04-30 15:24:38 -0700, , exception debug mode stay debug mode thing blow reading non existent csr,,
1011,47f64aaf95701d02a6b149b72422d319c8d99536,im Newsome <tim@sifive.com>, 2016-05-01 12:26:29 -0700, , remove debug printfs,,
1012,990c6c48098e83584edf5282d119187abae04a4d,im Newsome <tim@sifive.com>, 2016-05-01 12:05:48 -0700, , debug memory kind working debug exception rom ram rom something wrong,,
1013,57ff1b6595e485b8b002238ddbd10483bbd62fb3,im Newsome <tim@sifive.com>, 2016-04-29 13:38:59 -0700, , read register general csrs work read csrs actually exist,,
1014,901541c2ec9d5b6a9321ab2bb2ef9d7c63a9e09d,im Newsome <tim@sifive.com>, 2016-04-29 11:17:58 -0700, , continue work well enough,,
1015,f7f2623753d4bbe776087d4e6f5190a0a92305c5,im Newsome <tim@sifive.com>, 2016-04-28 13:15:46 -0700, , fix race using fence,,
1016,54bd259cd529294e9c0967bd0e9e20d8fa30dc3b,im Newsome <tim@sifive.com>, 2016-04-27 13:52:54 -0700, , refactor track progress operation think functionality unchanged,,
1017,7baa7795ba6b878f1dc859f4d4ee239bb569c750,im Newsome <tim@sifive.com>, 2016-04-26 14:32:08 -0700, , gdb attach read gdb target remote localhost 1234 remote debugging using localhost 1234 fib waste.c unsigned int fib unsigned int gdb,,
1018,ffe4998fe57c5e58e591fc75e62e092e8e20d668,im Newsome <tim@sifive.com>, 2016-04-26 12:12:57 -0700, , processor_t unfriends gdbserver_t,,
1019,f470ee81e11dbec881822f0b72939fe358bfb08d,im Newsome <tim@sifive.com>, 2016-04-26 10:22:02 -0700, , correctly read halt,,
1020,8d457d5148d57361f31e41ceb2e46e6a1c22d741,im Newsome <tim@sifive.com>, 2016-04-26 08:29:17 -0700, , fix store clear debug interrupt,,
1021,d999dfc0d41a119730ff8944d37dbee88bf99723,im Newsome <tim@sifive.com>, 2016-04-24 08:54:19 -0700, , add debug_module bus device replace rom hack implemented earlier exist together back point gdb connects core jump rom ram rom,,
1022,191671a2015136c429394fd3051e4a9c1ff45352,im Newsome <tim@sifive.com>, 2016-04-23 11:09:07 -0700, , rom ram rom waiting debug int,,
1023,78332ffbafeae5e9079bfc69ff136c5d24644a4c,im Newsome <tim@sifive.com>, 2016-04-23 10:40:23 -0700, , make sure translate debug ram address also,,
1024,df640b0cacf4ac6903b21c28e23fd9ef6861f94f,im Newsome <tim@sifive.com>, 2016-04-23 10:25:57 -0700, , jump correct temporary debug ram address,,
1025,7facb160390cbd6a1b19d62966fe5140425ee72a,im Newsome <tim@sifive.com>, 2016-04-23 10:18:05 -0700, , clean debug rom included thrilled including static copy many file making compiler throw without really grokking makefile best going,,
1026,6835847f4798cc38f933ba877004eacfc1cbf593,im Newsome <tim@sifive.com>, 2016-04-22 20:11:29 -0700, , jump execute debug rom connect gdb core jump debug rom start executing crash jump 0x400 debug ram implemented live anyway,,
1027,ddc061f0fb3c08e172818891aad9247fd0fb2da9,im Newsome <tim@sifive.com>, 2016-04-22 15:11:26 -0700, , check compiled debug rom everybody cross compiled toolchain set build spike,,
1028,d20be46eb4ffb94a9e7b2916dbc59a3666f21877,im Newsome <tim@sifive.com>, 2016-04-22 15:10:23 -0700, , gdb connects jump debug rom segfault,,
1029,ae566cba20a70f92c6cb778068e6e523602a2756,im Newsome <tim@sifive.com>, 2016-04-22 15:08:35 -0700, , add debug rom code,,
1030,576d311ad629914a7ef7cd0c6c22105329e3bb46,im Newsome <tim@sifive.com>, 2016-04-22 12:09:59 -0700, , gutting direct access gdb,,
1031,5d1fb6b8c4eea6af9ebf02234724716ca25db3a1,im Newsome <tim@sifive.com>, 2016-04-21 15:53:46 -0700, , add writing dcsr dpc dscratch make csrs writable,,
1032,cdf3116b6e107a21269751fc180ad0bb84c3960c,im Newsome <tim@sifive.com>, 2016-03-30 10:43:45 -0700, , actually run ebreak test,,
1033,d6d23ae8479c246f801e88a9d8401a7f6b01b4e7,im Newsome <tim@sifive.com>, 2016-03-23 17:42:17 -0700, , halt ebreak debugger attached,,
1034,8571c8791ab141c70f7208acaa1a3edb1ce45a75,im Newsome <tim@sifive.com>, 2016-03-23 16:14:50 -0700, , test ebreak without gdb currently test fails,,
1035,fce39bd572bbbc5ff662f533f026398ea326b93b,im Newsome <tim@sifive.com>, 2016-03-19 13:39:41 -0700, , document attaching gdb,,
1036,d1d8863086c57f04236418f21ef8a7fbfc184b0b,im Newsome <tim@sifive.com>, 2016-03-19 13:33:58 -0700, , add gdb port necessary able run multiple spike box,,
1037,c57bdaa03373688f76703d20d6df5e0dc4a21eb5,im Newsome <tim@sifive.com>, 2016-03-17 12:51:58 -0700, , better job checking csr functionality,,
1038,bce01a9ed60917902be3858373b3535e3c5ccca5,im Newsome <tim@sifive.com>, 2016-03-16 11:07:50 -0700, , rename gdbserver smoke.py gdbserver.py really smoketest anymore,,
1039,4efefcf5fe74e15409f3ea65b6645e46ebc7c39b,im Newsome <tim@sifive.com>, 2016-03-16 11:02:52 -0700, , test info register well info register,,
1040,9f0d9a40322b31c8630f3591d2bd2247929e0629,im Newsome <tim@sifive.com>, 2016-03-15 16:15:53 -0700, , minor cleanup,,
1041,0cc52e8e5dd9dadf7835869e0de4c9daa1e0d5db,im Newsome <tim@sifive.com>, 2016-03-15 13:50:17 -0700, , update regnum handling match gdb csr change,,
1042,77a51e91f8a71b6d66304a0a134ac2af04adafc3,im Newsome <tim@sifive.com>, 2016-03-14 13:39:47 -0700, , forgot add source,,
1043,0bf3e0b2bfea7234e61213bf0a7354b3f21d2119,im Newsome <tim@sifive.com>, 2016-03-14 13:29:53 -0700, , treat warning error code compiles cleanly right let keep way,,
1044,daa39a220492433a138ce359f2afcf91f2ff48b6,im Newsome <tim@sifive.com>, 2016-03-14 11:54:29 -0700, , implement register writes,,
1045,0ba84e9c8ecd025af5e084d66de02df0e016ac40,im Newsome <tim@sifive.com>, 2016-03-13 16:23:59 -0700, , properly clean spike,,
1046,64f7d791b703cc81a8f678de37f42185129b6456,im Newsome <tim@sifive.com>, 2016-03-13 15:39:08 -0700, , implement reading csrs,,
1047,651ad043cee90de1c80d07b70a12c81d26b48c95,im Newsome <tim@sifive.com>, 2016-03-13 13:13:15 -0700, , add test pas test something,,
1048,824689f929a4148668aaab2b31fa87bf16e8c804,im Newsome <tim@sifive.com>, 2016-03-12 17:50:32 -0800, , flush icache using swbps report gdb,,
1049,3fc2f3d5435f6eddaa0670f5ab3c555508bca5bb,im Newsome <tim@sifive.com>, 2016-03-10 18:14:31 -0800, , add basic make check existing stuff assumes writing test,,
1050,b8805d1b1569bc9715fdf9b43a9a62e94a19e609,im Newsome <tim@sifive.com>, 2016-03-10 17:57:23 -0800, , make make check hang forever,,
1051,1f0612d593ae5459643dbbe1a146a315abee9f09,im Newsome <tim@sifive.com>, 2016-03-10 12:29:29 -0800, , software breakpoints seem work,,
1052,0f660bf864e57566c0710d9cd4aba08bdafc25b7,im Newsome <tim@sifive.com>, 2016-03-10 10:04:04 -0800, , rewrite gpl code openocd,,
1053,6f9a128a448e4043ab6255261d73d26acc723f5d,im Newsome <tim@sifive.com>, 2016-03-09 18:48:20 -0800, , look like single step work,,
1054,bd17c7e5a80c21b8b7dd6be8cd24a6f89dd63bf0,im Newsome <tim@sifive.com>, 2016-03-09 17:16:26 -0800, , add start halted,,
1055,38b8c095df4555b618bd269e3a53817c91dc893d,im Newsome <tim@sifive.com>, 2016-03-09 10:31:51 -0800, , implement binary memory write also set simulation running gdb disconnect,,
1056,64f57718a840888fd2ba944316576c5a35f7a7a8,im Newsome <tim@sifive.com>, 2016-03-08 21:56:31 -0800, , halt continue gdb,,
1057,c76307945ea95ab4002f098b66e3298c802b576c,im Newsome <tim@sifive.com>, 2016-03-08 21:13:55 -0800, , register read look sane,,
1058,d1ba8b559309c6e3dd47c18674b199bd3cf6e8d9,im Newsome <tim@sifive.com>, 2016-03-07 15:44:20 -0800, , gdb read spike memory endianness wrong think might gdb right need investigate architecture gdb think debugging,,
1059,206b89737c562a6882a729ae88cfe0ac75862c3c,im Newsome <tim@sifive.com>, 2016-03-06 20:59:26 -0800, , hack point gdb read register,,
1060,9f1ea45e416eb6b1fc880713f730d9870ea2634c,im Newsome <tim@sifive.com>, 2016-03-05 17:35:06 -0800, , listen socket gdb connect far listens gdb time getting message back receive packet verify checksum,,
1061,111434f61a1c907b6a25dbc132ba59a9369ad8d0,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-22 02:35:33 -0700, , allow delegation device interrupt,,
1062,065ad6b114d006fda2d4ca6298c36c31e698b377,arret Kelly <Garret.Kelly@gmail.com>, 2016-05-21 18:41:28 -0400, , htif catch proper store exception sim debug_mmu generate load fails materially affect exection result nicer log message,,
1063,8981e571623dba178d3aac147696772c8f9050bd,ndy Wright <acwright@mit.edu>, 2016-05-21 16:39:21 -0400, , bugfixes csr reading setting fflags update csrrc csrrs write csrs zimm dirty state setting new exception set dirty non zero fflags writes,,
1064,07d2edff33bb0acf87305a6c54c0fcc5522c81e4,im Newsome <tim@sifive.com>, 2016-05-19 16:34:21 -0700,42, merge pull request csail csg master removed devicetree.h riscv.mk.in since longer exists,,
1065,2306679f78a8981c7520407e363f0d89dd6d7848,cw1251 <acwright@mit.edu>, 2016-05-19 16:17:57 -0400, , removed devicetree.h riscv.mk.in since longer exists,,
1066,9186ae587678ec91d9c629493ef6e3c8c31561cc,cw1251 <acwright@mit.edu>, 2016-05-16 15:39:37 -0400,40, added missing header file riscv.mk.in merges,,
1067,0d084d5686a72221237c26c576c793d1f6417816,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 16:28:51 -0700, , add back ipi support,,
1068,64fd5f375c11694d4093837b10f6bdd7c8b8db7f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 15:11:25 -0700, , remove mipi mip.msip bit read,,
1069,980a0121e0b7244020bba7a8f422d97e7886fb08,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-05-02 14:13:52 -0700, , remove tohost fromhost register,,
1070,c3b19169fb150f7084edff3aad0e1d5dd2b48fc3,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-30 20:43:00 -0700, , initialize mtvec default_mtvec,,
1071,32e717a3c6f894a1a9ff8de776df31485305017c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-30 17:48:07 -0700, , remove scrs add padding config string,,
1072,b593e6df7afc0d356fa0ca0a8c2c8d05f1b87bd8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-29 13:48:56 -0700, , move much closer new platform memory map reset vector 0x1000 reserved debug memory 0x80000000,,
1073,9220fdfe955379af4c6cff00e7925a650b2180a5,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-28 15:17:28 -0700, , add dump config string flag,,
1074,a9c5b05eca6a46a0c8722b26b741fc7f1de22405,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-28 15:01:09 -0700, , remove mtime cmp add rtc device,,
1075,27e29e69cc586a7d97e2ccae2447faa79b66f7b8,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-19 17:31:54 -0700, , split eret uret sret hret mret,,
1076,7a2a57b8bcfe49386cf98dc435d3179e881abc62,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-06 10:20:24 -0700, , remove non standard uarch csrs,,
1077,10ae74e48aee7403bc3cb2540d1a7ccb7c69a211,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-04-02 17:32:23 -0700, , allow configuration default isa isa,,
1078,94c7f5adbeecf8b69ca848893032eb18f7e4bd76,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-16 23:43:33 -0700, , update definition base field misa register,,
1079,fa1cb289e72e81c1372bea945bad5dd7898e6fa5,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-03 17:01:48 -0800, , fix interrupt delegation,,
1080,cb3db40b87e616f2376da71f96e472effe3d8101,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-01 15:03:00 -0800, , add counter enable register,,
1081,e6685ad87a7cb5125f745eb6a527c2962deb284d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-01 15:01:29 -0800, , use config string rather fdt,,
1082,5618582e2fdbece0c3125c430fc660faea479b62,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-28 23:51:53 -0800, , wip priv spec v1.9,,
1083,b4bc2159c25688928c96c05ac3523ab1f8352a28,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-28 20:40:11 -0800, , new definition misa marchid mvendorid,,
1084,c0c61f09d8eb21a41b5472a85abdcac62ad665d6,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-19 13:06:57 -0800, , implement pum functionality,,
1085,48e4425644c9984ea73df6633f13c8ff60d44d4d,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-19 13:05:50 -0800, , sptbr hold ppn address,,
1086,82b22f61c7e52eff8285d123a8cf9fd59df31425,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-12 10:59:46 -0800, , return interactive mode trap,,
1087,8f5523448b4e3579252308932d57ae4a07060b4b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-12 10:59:34 -0800, , use simpler mtvec scheme,,
1088,8cb6f2ed8b53089f347f3215c0e612e383224d1f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-12 10:58:43 -0800, , fix eret bug,,
1089,72b4e74870861957a4109c24aedadc57131d027f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-09 14:26:06 -0800, , zero extend csr writes fix rv32 htif issue,,
1090,3cb87f71df753ec08bb8e635ac9016846d67912c,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-08 23:29:41 -0800, , fix eret serialization strategy screwing commit log,,
1091,dd1913e777f97188b0d52318bcd5914a8ba67a12,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-07 17:24:59 -0800, , add autoconf check little endianness,,
1092,0d5bd9e810db2f2eafaed3de472ac1130501fd41,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-07 17:05:21 -0800, , set default rv32 ram size gib 256 mib allows default 256 mib addressable space,,
1093,df37931703b2dbacb69227e2bbe0eb51f38ad87b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-07 17:04:28 -0800, , serialize simulator eret guarantee interrupt eventually taken,,
1094,66a37a5104172a874ae72c80480cba4edceb7505,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-05 18:18:06 -0800, , wip priv spec v1.9,,
1095,3bfc00ef2a1b1f0b0472a39a866261b00f67027e,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-05 18:17:56 -0800, , compile debug symbol,,
1096,89ba757daf6d6db1e2c0dce48e77bfb43dec5970,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-02 12:13:55 -0800, , mark softfloat routine static inline avoids duplicate definition platform,,
1097,a95b44df9d142a49f3e1bfe4a60d259ed41ca247,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-03-01 16:24:05 -0800, , upgrade latest softfloat,,
1098,bea283531abfd013811e83c75ff6189a0d9b3075,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-02-03 23:38:29 -0800, , actually refill itlb itlb miss oops,,
1099,853391c2bb814451ad88b8dbff2aec8616fc6a12,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-29 17:54:20 -0800, , fix nan propagation fcvt,,
1100,0873901c7c66d074f5178bd95a7298e1b5cac77a,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-24 00:01:04 -0800, , remove hwacha support support hwacha continue esp branch see http github.com ucb bar esp isa sim,,
1101,3face89fafd851e17343d0fa646852f332af3a0b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 16:13:20 -0800, , use new nan discipline,,
1102,ca7ea7e8205ef31e5569066885cdf4b07c104f8b,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-12 16:12:21 -0800, , ignore data value writing mipi,,
1103,5344292853ae38943bbea599b64488be5e92665f,ndrew Waterman <waterman@cs.berkeley.edu>, 2016-01-05 10:36:25 -0800, , fix help message,,
1104,785762c58ad663efc09e73a89c72be071eefcf90,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-12-17 12:27:07 -0800, , another osx clang compatability fix,,
1105,0f622f0e89ff62022b59ac0124fcdf8198da020d,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-19 19:00:14 -0800, , c.addiw reserved,,
1106,0c3af3d73a28c0fc57eac535b2a28f45134b556b,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-11-12 17:51:46 -0800, , generate device tree target machine,,
1107,a7bde15c2b79de12484748b462e511e0d1c2eca5,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-29 13:08:32 -0700, , access regs macro make easier hook,,
1108,0e3fde1bb5db23a4235cf3a3ec8ef5ccb8b104b6,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-11-05 00:27:42 -0800,34, merge pull request zizztux fix incorrect upper limit loop interactive int register display,,
1109,fe513f83ca9af7bb7601cfa4e19d3a9f71f669ed,eungRyeol Lee <zizztux.lee@lge.com>, 2015-10-28 15:59:10 +0900, , fix incorrect upper limit loop interactive int register display,,
1110,2ace4c98e65e72444a9017fa4f568fe9858addbe,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-26 13:07:30 -0700, , fix histogram rvc need right shift map false economy,,
1111,575054bc4ed2893960c53da7594bab9bea853028,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-20 15:58:13 -0700, , update hopefully final rvc 1.9 encoding,,
1112,8234ee969db475c1ba759dea6938522f64c1ee62,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-13 09:42:36 -0700, , fix flag resolve,,
1113,c0af64539fcc799914d4246275aa4e031350bb89,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-06 00:51:27 -0700, , rvc encoding tweak,,
1114,b0f3ed6e3bc78f11371864a0587d918c547b8022,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-05 21:24:01 -0700, , work towards rvc 1.8,,
1115,3fddbcc0a5b2fc6a446967405e58a92be5db9f5f,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-02 12:23:24 -0700, , work towards rvc 1.8,,
1116,82372d00398ce3712f0c7e9f243f6828041e0859,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-10-02 11:39:09 -0700, , clean shift instruction implementation,,
1117,e78da5da4a6e6a38953cda9b35992c421768c776,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-24 18:09:26 -0700, , refactor memory access code add mmio support course anything yet,,
1118,3258ff6431d22da76bd1cd873789a6c82d0af3b0,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-24 14:40:40 -0700, , use enum instead two bools denote memory access type,,
1119,7959893ef66cce47b92f73d797d9ee5144d16f60,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-15 17:43:37 -0700, , commit log correctly print privilege adopting convention privilege time commit commit,,
1120,95d49c1d512e87a36107c31fb0c0598a2554751b,hristopher Celio <celio@eecs.berkeley.edu>, 2015-09-15 15:05:11 -0700, , zero extend flw fmv_s_x instruction make spike consistent zero extending behavior regarding operation placed 64b register,,
1121,59ab3aadcaf5dc0f15bbd93abef3411208118d99,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-11 18:04:37 -0700, , print current privilege level commit log enabled,,
1122,0215c69bd6bb2d08e713288e3c677054b6a592b6,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-09-11 18:01:11 -0700, , print commit log enabled privilege level,,
1123,00e04a6b0b875f5c4dd51fcf24ca6bb031f59769,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-11 15:13:52 -0700, , simplify,,
1124,3d9330919b8cb451cb5dccf689fe171fe298749a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-11 15:13:26 -0700, , initialize mstatus.prv1 prv2 really matter match rocket,,
1125,17f497c7e2dabb130ef585a6b918663dc770a72a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-11 15:13:08 -0700, , support isa string imafd,,
1126,5cedcbdeeacfdbc96f10c271ca9ecbcdefd95443,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-09-11 15:05:32 -0700,32, merge pull request riscv insn list eliminate non portable sed usage,,
1127,01189a9395b0a1d996fdd4a96fd664d8147e0249,lbert Ou <aou@eecs.berkeley.edu>, 2015-09-10 17:01:59 -0700, , fix non portable sed command generating insn_list.h,,
1128,71d04ecd7ab631193a0943f8ddae222090d8e048,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-08 15:09:23 -0700, , improve instruction fetch performance variable length instruction much better refill simpler faster support instruction overlapping opcodes e.g c.add c.jalr,,
1129,26d7f0f08e861335dc7bb2b51759c2206915a25a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-08 15:05:31 -0700, , add facility instrument specific opcodes ideal requires modifying tracer.h general facility would allow overriding instruction execution function given opcode dynamically,,
1130,1063a09757908d6b2e5712231e3690f380e4a080,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-08 15:03:03 -0700, , refer license newer source file,,
1131,784e9891af88db221b57bdffbea74d1c6bf99971,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-04 13:39:42 -0700, , move towards rvc v1.8,,
1132,84b15dac7035f7e23fa821091ce97ae30ce2b0d8,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-09-02 13:36:10 -0700, , automatically run autoconf run modify configure.ac commit configure script,,
1133,1f0ac0e729a01819847f356918317a452f76a001,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-08-06 15:59:08 -0700,29, merge pull request pmundkur devel enable execution log generation non interactive mode,,
1134,b16ef94394e8f04f11241c2acfe442b4ddbc6853,rashanth Mundkur <prashanth.mundkur@gmail.com>, 2015-08-06 14:57:07 -0700, , add option display log execution non interactive mode interactive mode override option specified,,
1135,8abe4c630910b98df7e8f96118d21216e0bc1c30,hristopher Celio <celio@eecs.berkeley.edu>, 2015-07-30 13:08:46 -0700, , added error message trying use histogram,,
1136,092f378fb207d9378118c8b39c90f2b45833c862,hristopher Celio <celio@eecs.berkeley.edu>, 2015-07-21 12:45:17 -0700, , update readme.md freg info,,
1137,eb69084de3018380d0f1a5dcc09b86167bea90b2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-07-15 12:57:11 -0500,28, merge pull request sbeamer master fix clang warning,,
1138,42358fbb245a51036eecd8b6124496b67f23c0b2,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-07-13 16:17:13 -0700, , simplified default case added comment,,
1139,1b214d43185c75fc35644a9fee4bf2825dd0f188,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-07-10 22:16:34 -0500,27, merge pull request sbeamer master fix clang compile error,,
1140,8864a2d06eae599897084e541b5e8dba067c5615,cott Beamer <sbeamer@eecs.berkeley.edu>, 2015-07-10 19:38:22 -0700, , fix clang compile error,,
1141,48faf847c28cebfe864c543498a9aaff2feb0fd3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-07-05 16:47:20 -0700, , new machine mode timer facility,,
1142,e6b63b9876a973502ce3fce58c063afdfd5e36b8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-06-05 19:00:16 -0700,25, merge pull request vapier master interactive cleanup functionality,,
1143,3e8ad1eab377710dd1f2df192bdec20536b11840,ike Frysinger <vapier@gentoo.org>, 2015-06-05 21:17:19 +0800, , allow interactive reg command dump register want scan register least dump one one kind pain change behavior register number omitted dump,,
1144,74225c6f45ae5e79c03a73012fdfb64791d24748,ike Frysinger <vapier@gentoo.org>, 2015-06-05 21:13:04 +0800, , add interactive command let show current quickly sometimes displaying different state lose track add simple command plumb existing function user interface,,
1145,89be91cec3677f3f1143972de7ca85e2dc33dbff,ike Frysinger <vapier@gentoo.org>, 2015-06-05 21:06:52 +0800, , unify interactive core processing different function process core argument different way unify utility function,,
1146,79fbc15198fd83fd0413a002b23060deb8facb37,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-06-04 16:06:47 -0700,24, merge pull request vapier master improve interactive behavior bit,,
1147,484431e7f86371b205692cffc353b42c6de40250,ike Frysinger <vapier@gentoo.org>, 2015-06-05 00:04:52 +0800, , add alias common interactive function rather using one letter command everywhere add support run quit help alias respectively make little inconsistent command one letter others full word,,
1148,66e1078e9dc6aa4139d91a8f00b7e4fe572129f4,ike Frysinger <vapier@gentoo.org>, 2015-06-04 23:59:00 +0800, , add help screen interactive mode documentation cover available functionality source accompanied doc start help command info always live date people,,
1149,4a430f64c74dc3fd96843a76c09021a1a4cdfbcf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-06-03 14:00:07 -0700,23, merge pull request vapier master move interactive function init main loop,,
1150,080e64a6a23b1ca2be9d603bc642c128d413dd7d,ike Frysinger <vapier@gentoo.org>, 2015-06-03 21:24:48 +0800, , move interactive function init main loop value change run point recreating every instruction step pull top simplify,,
1151,c1273bcbaf659f5bb54fb85e1292b21d70503bc4,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-31 18:28:53 -0700, , use single shared real time counter required disentangling instret cycle time,,
1152,1f9205c93b3541b5c2ae19d4a6250aab70977e5f,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-31 18:10:20 -0700, , execute exactly insns passed step previously value treated approximate,,
1153,56701b230823f52c252ce6ab69c18639daa02a14,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-31 16:38:24 -0700, , add rest rv32c instruction,,
1154,5235a77475ff00aecafb9db4c1b003043d2d7f20,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-31 15:47:11 -0700, , fix performance bug csr access common processor_t step returning without much work causing htif ticked far often necessary,,
1155,6025b02665744b71d442912a9895b917cff8590f,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-21 11:55:52 -0700, , fix c.slliw implementation,,
1156,bdcb5b297f9919bdd1a1b6031a3b5c469e982d14,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-21 00:21:46 -0700, , new rv64c proposal,,
1157,292fef830dad9d6d8b868ba27cf4ddd80bf9243a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-20 13:49:01 -0700, , take interrupt soon interrupt enabled previously interrupt enabled disabled quickly enough interrupt would ever taken resulting deadlock,,
1158,e7dd2737f79e6d9d65de423cb785ddc2b0e2838e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-05-14 17:35:18 -0700,20, merge pull request palmer dabbelt package various fix make riscv isa sim installable,,
1159,75207d80bd3ed11997d3df56048cc3edf09cc96a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-11 14:21:03 -0700, , fix mip encoding,,
1160,11a49d0be23d1649316fac29c40cc1a0167598f2,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2015-05-13 15:36:57 -0700, , install disasm.h something includes somewhere see reason install,,
1161,8e20c328f8cb0d28189cca7a072f9d95cbcb3474,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2015-05-13 15:36:45 -0700, , autoreconf 126beb482ff6 install pkg config file spike,,
1162,126beb482ff62c31cfde36cc1a3d06f15d13a873,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2015-05-13 14:54:24 -0700, , install pkg config file spike actual spike package consists whole bunch library installs pkg config file generated library meta pkg config file riscv spike.pc link spike library except dummy_rocc figure interesting allows package install spike use package build extension library fork spike isa extension,,
1163,40580c0409449f1a02664649e97bd397ed9eb171,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2015-05-13 14:52:19 -0700, , change behavior destdir make variable destdir common make idiom per gnu coding standard http www.gnu.org prep standard html_node destdir.html destdir variable prepended installed target file like  install_program foo destdir bindir foo install_data libfoo.a destdir libdir libfoo.a destdir variable specified user make command line absolute file name example make destdir tmp stage install destdir supported install uninstall target target useful installation step would normally install usr local bin foo usr local lib libfoo.a installation invoked example would install tmp stage usr local bin foo tmp stage usr local lib libfoo.a instead current makefile.in destdir slightly non standard behavior target install location include prefix break package manager stuff end getting installed wrong location unfortunately way think fix involves silently changing behavior destdir hopefully nobody using ... port riscv fesvr,,
1164,e294c392c63b8be738a9493754d302da7e1bb76b,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-05-09 16:12:07 -0700, , upgrade privileged architecture 1.7,,
1165,dfee432b27a5e03b91420d13e2dedae2ad0512ea,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-30 14:31:25 -0700, , fix commit log csr instruction,,
1166,870102d9ded26b0e38f9ccc238ec7ba8e3a78b13,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-25 17:51:23 -0700, , fix simulator hit count also improve performance allowing soft itlb refill,,
1167,a12b463897ff6acc536137cff8cf240b7db99f4c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2015-04-14 15:46:30 -0700,18, merge pull request wsong83 master fix cache line index offset cachesim.cc,,
1168,db428184208c7a57052d4d7cc994f1e4b3664969,ei Song <wsong83@gmail.com>, 2015-04-13 16:35:13 +0100, , fix cache line index offset cachesim.cc,,
1169,60535c23a2f8532d901e92d45a959a4d0a597dff,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-09 11:25:07 -0700, , fix autoconf rhel6,,
1170,5a3324644dfd0ab1da6f3d3dd306f31dd902a55a,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-04 15:17:13 -0700, , check extension accessing fcsr,,
1171,c4350ef6ef6259e48509e125fd2d051969dc6efa,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-03 21:53:22 -0700, , support setting isa subset isa flag default rv64imafdc thing like isa rv32 implies imafdc isa implies rv64 isa,,
1172,d9d73d80c1b738b3b30eb40d192f61cbdb0e201f,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-04-02 14:23:30 -0700, , simplify rv32 comparison need eliminate upper bit bit register rv32 instruction sign extend result bit,,
1173,c8c828b55c8e25929bdbcd00032276e04391430e,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-31 16:07:56 -0700, , allow writing mstatus.fs even fpu present allows track state dirtiness,,
1174,7f3c072750a71f2800cfb03531ec16699c20bb34,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-30 20:28:55 -0700, , implement rvc draft,,
1175,180554d8f20e6ed5d90790579b85535c890ebc68,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-26 00:28:10 -0700, , serialize counter without throwing exception ideally similar mechanism apply target machine exception,,
1176,41fa048e935d6e95d50dcb8bb463658b7a4d718e,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-24 15:29:43 -0700, , new virtual memory implementation sv39,,
1177,e5675bfcb3a8a798628317d6dccfbc9bd1ea3ebf,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-25 23:01:54 -0700, , update state.pc every instruction bug fix spike proper make possible rocc instruction access control thread,,
1178,6c965e11dc7950207f7cc0baff0ff273c33f4ecc,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-20 23:11:49 -0700, , misaligned fetch set mepc addr branch jump,,
1179,bc5b666397b9dc3abd0012d31db061181062946e,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 04:33:17 -0700, , bugfix mbadaddr writable,,
1180,0c1f8bb8b777619129f55ce4a048c3f63ecca6c0,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-17 04:32:53 -0700, , change hwacha cause follow risc cause,,
1181,1fbcb3dfe3a8776cbe742cf7c8299186d6b4bec9,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-17 01:19:40 -0700, , merge shm call ecall shm ret eret,,
1182,c0f7d3cd7760f6021a87027a2bb95039daa92c4a,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-16 02:01:26 -0700, , bugfix raising accelerator interrupt,,
1183,68d1d85208680ca335141916df0c54a4f03aace5,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-16 01:59:55 -0700, , vxcptsave vxcptevac vxcptrestore vxcpthold change necessary since impl csr gone,,
1184,5378f2942cf60cfdd0be2ca41b296f7827d17fb4,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-15 20:41:24 -0700, , delete remaining junk make clean,,
1185,93892690a3127e1a895bb95c3952cee0b0b120e8,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-14 02:05:15 -0700, , set dirty referenced bit permission,,
1186,384e03dde463d77f2e032ef6ab56e0b4b8be5e65,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-12 23:06:40 -0700, , use hcall instead mcall,,
1187,11fad84fb19699c1333a72a615bc2f6557a6eed3,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-12 20:00:09 -0700, , implement pte referenced dirty bit,,
1188,ea58df801f36605b462783a61b5266bdd9a40eb0,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-03-12 17:32:43 -0700, , update new privileged spec sorry everyone,,
1189,9af855a28e7dc4009ad31312840ca6f9396d572e,unsup Lee <yunsup@cs.berkeley.edu>, 2015-03-12 10:59:09 -0700, , correctly parse extension spike disasm,,
1190,c0e63cb0d414c06ee8aba0adeb32cefa26dc23b1,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-02-23 18:35:14 -0800, , softfloat fcvt return maxint nan,,
1191,7e4df4d518b5090eb76f88e6195d8206ae413ca7,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-02-22 19:27:37 -0800, , softfloat fcvt return maxint nan behavior consistent risc user spec,,
1192,1b15ab2ef5e2730540c42330f3f5681e6534a038,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-02-14 16:38:48 -0800, , handle makefile dependence precompiled header correctly,,
1193,27ade6f5446bdab972b6dfcee6587defb14e807b,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-02-09 17:42:19 -0800, , install config.h header,,
1194,e671e751982cfa065bb6430a0b5b33cd5f9ddfec,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-02-08 00:13:48 -0800, , use xlen xprlen refer register width,,
1195,d8022e9eda1d83211b42c523483f6d9f7da3cefa,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-01-29 12:49:30 -0800, , properly sign extend instruction spike dasm,,
1196,bf8c76bdbc924e52007d47168ef3f54d213fce8b,hristopher Celio <celio@eecs.berkeley.edu>, 2015-01-27 00:32:57 -0800, , fixed masking casting logic commit log printf,,
1197,7cbbc8fd6a57988e151b33a311f12f0fdeffdab4,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-01-26 14:01:39 -0800, , fix commit log screwed stuff recent refactoring,,
1198,b462e1f80b6839233076234347561e3d143e39ce,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-01-09 17:41:59 -0800, , look simulator cross compiling,,
1199,b029a9c67b345bb1133e8e33dee6bb5c42558478,ndrew Waterman <waterman@cs.berkeley.edu>, 2015-01-09 17:41:43 -0800, , use path_max instead name_max,,
1200,bd97b5c9fddd30cafd5e84b229e3cf4a29d427ad,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2015-01-09 15:56:28 -0800, , fix bug compiler used instead autoconf test,,
1201,49805d2f178b02c4b89b99bf662c8429eb9e86b6,ndrew Waterman <aswaterman@gmail.com>, 2015-01-04 19:40:13 -0800, , canonicalize assembler pseudo ops,,
1202,17fd25f26773c7c313c8379bf2413f74e55d7511,ndrew Waterman <aswaterman@gmail.com>, 2015-01-04 17:31:11 -0800, , rename riscv dis spike dasm better name since look string dasm xxx fix tab completion cross compiler,,
1203,f971129cb6f6f097f47b74eb3ce9b1872d6d253a,ndrew Waterman <aswaterman@gmail.com>, 2015-01-04 17:30:40 -0800, , disassemble jalr ret,,
1204,c42146fbe46827af81fde8542212dc3c6e69aa57,ndrew Waterman <aswaterman@gmail.com>, 2015-01-02 23:17:44 -0800, , require byte instruction alignment rvc reimplemented,,
1205,ec297672b0c9d58d1ee6c2ac976ccf28863bd3c2,ndrew Waterman <aswaterman@gmail.com>, 2015-01-02 17:29:05 -0800, , misaligned fetch set epc target branch,,
1206,3fd738af16ef977f1aa507e2525bb4c16fff9026,ndrew Waterman <aswaterman@gmail.com>, 2015-01-02 15:09:04 -0800, , reduce dependence auto generated code particular precompiled header ideally depend,,
1207,e104cd11f504c2de3d1fdfa2ce9193f8f878d15c,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2014-12-30 13:24:51 -0800, , merge branch netbsd autoconf contains change fix build netbsd,,
1208,abc20b65431faa0bb227c3d4058cc2cdf1c7a6b2,almer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>, 2014-12-29 13:07:13 -0800, , autoreconf,,
1209,65ba70071d11cc19b3dc85c047c5fea6d4d7bc0d,einoud Zandijk <reinoud@netbsd.org>, 2014-12-29 13:06:09 -0800, , allow spike build netbsd netbsd dlopen libc extra libs needed,,
1210,416c8be88c712a99451f3770534a7fe712cb17af,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-12-20 13:37:14 -0800, , support building within root directory,,
1211,e26e8c58799c2b179940b83e1ab4f376a132774d,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-12-20 13:26:48 -0800, , fix makefile race condition,,
1212,327a66f990e13a9fe0477e5a0a0a708681f6346f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-12-11 16:52:56 -0800,11, merge pull request arunthomas readme readme use gnu toolchain,,
1213,cee386df0d2ed17459e618f23f07ca82546f11f2,run Thomas <arun.thomas@gmail.com>, 2014-12-11 11:20:22 -0500, , readme use gnu toolchain,,
1214,dd8827e8b3d23d5a5289dfdfdb136ea2ef768e22,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-12-05 01:08:27 -0800, , zero extend 32b instruction vxcptaux,,
1215,d643e43dca834fcb2e40504f65d5043d9f2b018b,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-12-04 23:10:33 -0800, , support byte instruction complexity instruction address translation since instruction may span page boundary,,
1216,cec752d09191e96a51f5c21ed8d51e1218f804ff,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-12-04 23:08:01 -0800, , set badvaddr instruction page fault support distinguishing epc address first byte faulting instruction address page fault potentially byte later,,
1217,992205c27048709b85c2655bc5ce797dd2246f75,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-12-03 15:26:55 -0800, , update register name match new abi,,
1218,b06c8e9f268badd23c12955a9c362c7842791429,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-11-30 22:56:02 -0800, , implement timer faithfully rdcycle rdinstret single instruction granularity questionable behavior timer interrupt occurred around time compare register written fixed,,
1219,590417bec978bfc3fbf35d303760494395eb65b2,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-11-25 13:39:53 -0800, , factor dummy rocc accelerator,,
1220,c31742961bdab9094c35ef6c1b33186892aa34d1,unsup Lee <yunsup@cs.berkeley.edu>, 2014-11-22 08:58:20 -0800, , revert enable support four custom instruction reverts commit refactoring support custom instruction,,
1221,306b7359e800d06103e602464afc7e9ac8842572,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-11-19 18:08:17 -0800, , suppress harmless warning specifically unused variable auto generated code,,
1222,8e7ae9b1d6da2ad31c44ea753783057678b8987f,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-11-19 18:07:53 -0800, , add missing makefile dependence manifested spurious compile warning using make,,
1223,f3af66af20acebbb8bf81659f46b27e411aa6101,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-11-07 14:52:44 -0800,8, merge pull request arunthomas dummy_rocc_test dummy rocc test build fix,,
1224,27f16e643f25e5e48a10096de76be125f45a1358,run Thomas <arun.thomas@gmail.com>, 2014-10-30 10:20:08 -0400, , dummy rocc test build fix,,
1225,c7acf41da5b64ce083c83b0d2fe6e9a7614d576a,unsup Lee <yunsup@eecs.berkeley.edu>, 2014-10-24 09:54:28 -0700,4, merge pull request arunthomas custom_inst enable support four custom instruction,,
1226,fd18dc43f64d1938144f6c883ba4a2ca247611c6,run Thomas <arun.thomas@gmail.com>, 2014-10-23 16:49:28 -0400, , enable support four custom instruction update generated encoding.h generated riscv opcodes add empty implementation custom instruction,,
1227,2e127592a7273ab34ef4970d183dc15bbab8257b,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-09-27 11:18:15 -0700, , avoid unused variable warning ... also save space defining register name header,,
1228,baa8d8be1f1a3d83caf248533fda9abaa3b0ee70,ndrew Waterman <waterman@cs.berkeley.edu>, 2014-09-27 11:01:22 -0700, , avoid use __int128_t nonstandard gcc support bit platform resulting code mulh crappier really matter instruction dynamically infrequent,,
1229,eb27fce99c6f711a890c8647edaf077ec8d137d3,cott Beamer <sbeamer3@gmail.com>, 2014-09-21 12:20:57 -0700,2, merge pull request arunthomas build_fix update riscv.ac set cppflags fesvr include path,,
1230,d79f7b2dccbaafd84adf32db205af4b7b233106c,run Thomas <arun.thomas@gmail.com>, 2014-09-20 21:35:11 -0400, , update riscv.ac set cppflags fesvr include path need set cppflags riscv.ac addition configure,,
1231,3f9ce874eb3efbce4272abbbd7fb6d17cb258cbc,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-09-14 09:10:28 -0700, , build clang clang need different flag gcc generate use precompiled header,,
1232,4d1c63ea2620dfbf125bef422501d641220b7b11,im Lawson <ucbjrl@berkeley.edu>, 2014-08-28 15:22:05 -0700, , update configure set cppflags instead cflags fesvr include path since longer duplicating cflags ensure cppflags set correctly,,
1233,44793fde81a427dbf40e1bcc9c7744e4c7f0af76,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-08-27 21:27:30 -0700, , include flag twice,,
1234,0ac8a9b068c75aac6b28de175ecb6f729ec8b67d,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-08-25 18:23:47 -0700, , clean warning clang,,
1235,616cc32c30ac0684edfd50ed44fc78ed1bc20884,hristopher Celio <celio@eecs.berkeley.edu>, 2014-08-15 15:38:41 -0700, , added histogram option spit granularity executed count requires compile time configuration option also requires run time flag,,
1236,e2c0c3021ac2fa7cad5866e0f100c2dbf2372986,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-08-07 17:27:13 -0700, , support uarch counter degenerately,,
1237,dca8e36deec90049d1642f27490f2e8089a639a8,cott Beamer <sbeamer3@gmail.com>, 2014-08-07 10:41:12 -0700, , fix typo readme,,
1238,d91c30aefed82271cff189427510921063f5ed70,agar Karandikar <karandikarsagar@gmail.com>, 2014-08-05 16:36:29 -0700, , change readme markdown,,
1239,fcc557da9d7a49ef6f367f9d5158d03f2fae443f,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-07-24 17:05:53 -0700, , added support register convention name debug mode,,
1240,7812ee06e6e1d3ffd0195b010cb095ef36b0a4eb,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-07-16 16:50:27 -0700, , couple note debug mode,,
1241,e15f2cd699daef8ba0790f3c7d275fb64f7ebe5c,cott Beamer <sbeamer@eecs.berkeley.edu>, 2014-07-15 10:50:22 -0700, , note using debug mode,,
1242,752a7e8060714fff531493c8d4d8a710d547a8bf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-07-08 13:25:04 -0700, , disallow access fcsr disabled,,
1243,43615c60e7d493d7a9656268dab552eb2246f99f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-07-07 15:17:16 -0700, , use precompiled header speed compilation,,
1244,8a45108918b080fe8f139f000e62b4e50a5185b8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-07-07 14:03:27 -0700, , minor refactoring,,
1245,3d17e24e8d82f6e69df86fb8960b0e7b4bc5f30d,hristopher Celio <celio@eecs.berkeley.edu>, 2014-06-13 03:52:48 -0700, , commit log print interrupt enabled previous behavior print commit log user code,,
1246,1c3a5b1d1b1350f19907d4957467441263ebba0e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-06-13 02:42:54 -0700, , print commit log instruction commits,,
1247,013657ac8c0ac0c4c2582d3073f1ef180f1c5a02,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-06-12 14:16:27 -0700, , set status.u64 true boot required isa match existing,,
1248,acc42d79e283a31de4037fcf75d9e8af61073b51,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-04-24 16:01:33 -0700, , fix disassembly bnez friend,,
1249,e23899eae22505d001f94e9e0d00f7abc3191475,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-04-03 16:54:34 -0700, , merge branch,,
1250,97c0aa44d34834515ddb8c43a9e4583dc95d9808,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-04-03 16:52:48 -0700, , sync encoding opcodes,,
1251,963c0825a720fadd3de03df18d772a2f5a54a65a,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2014-04-03 16:52:34 -0700, , add ut_fclass_s hwacha unused encoding sync,,
1252,06b8f696222948cfa7cbc21b3904da22443a4e0f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-18 14:38:07 -0700, , support rv32 rdtimeh rdcycleh rdinstreth,,
1253,a0765388661018f059f74379b5497cf1607f4846,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-15 16:48:16 -0700, , speed compilation bit,,
1254,466b679dcf3a3469d7f394ffdda0ea6f326dfb3c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-11 19:07:08 -0700, , new encoding,,
1255,ab14719919d55c1be902c9c723710f1c2c93ecf6,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-03-06 18:23:38 -0800, , add fclass instruction,,
1256,e4a605049ae7066004acbdce65d6e87ced84a398,unsup Lee <yunsup@cs.berkeley.edu>, 2014-03-02 00:49:32 -0800, , add hwacha vfmsv instruction,,
1257,0a048a93ebdab87473fcb50bc647e84098693cd0,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-25 03:44:34 -0800, , add extension riscv dis better disassembly,,
1258,d47f8ca5b63274404b7d4dde68ab10390cca786e,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-14 17:31:41 -0800, , renumber uarch csrs custom csr space,,
1259,6c99f30d7848ab3b5f59a07ae5027cc4ec0c1322,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-13 18:46:42 -0800, , fix simulator making forward progress,,
1260,b227ec194fdea025724ec541c0b472708e439bbe,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-12 01:32:11 -0800, , fix commit log debug,,
1261,49818734d34b27b92faa074119d444de457023b1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-10 19:00:16 -0800, , revert old auipc definition,,
1262,e50ddde0fff514abb621d72e935d7f0970469eae,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-07 01:15:49 -0800, , clear evec lsbs kindly prevents segfault,,
1263,1ea07ef7c5e7f6cee815bb77c8be8487b6598889,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-02-06 14:03:07 -0800, , fix disassembly jal,,
1264,2cd631a29464371f100fbd67ffc0699bcdbc85df,unsup Lee <yunsup@cs.berkeley.edu>, 2014-02-06 11:24:39 -0800, , commit missing definition uarch counter,,
1265,9dbe0fac5f49771e95a5ce1e31d2c4c196716be6,uan Nguyen <quannguyen@berkeley.edu>, 2014-02-03 20:21:19 -0800, , move half precision instruction add vfmsv vfmvv,,
1266,97b1bc610f79b619126f29b35b0ca38b160988ab,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-31 17:21:37 -0800, , fix linking darwin,,
1267,0346522aa6ca2a91f2d32f824646febc6dff1fc8,hristopher Celio <celio@eecs.berkeley.edu>, 2014-01-28 17:06:27 -0800, , disasm translates xor machine generated bubble convenient pipeline trace viewing differentiate compiler nops pipeline bubble,,
1268,9a9df0230ff3b0eba855d1184079806855b70ede,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-28 03:38:28 -0800, , force extension loader linked,,
1269,2c1ddd17819e26fdb6a00a9e6de7a6cab2995855,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-26 21:50:31 -0800, , enable runtime loading dynamic library extlib,,
1270,ec30507bf507ed43263804220b550f8a1a9732ed,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-26 21:48:57 -0800, , prefer library located current directory,,
1271,fb3be246718190972e8e30688d64632cbb910329,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-26 16:26:39 -0800, , eliminate hwacha riscv circular dependence split spike executable another subproject depends rocket hwacha,,
1272,afa56de3d56a00998ce8e7a0f8a73a3996bd1f25,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-26 16:26:25 -0800, , link subproject dynamic library correctly,,
1273,017f62ac55a9514d12d47cf608f7f5ca6c1d4973,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-25 18:31:32 -0800, , merge softfloat_riscv softfloat really independent library,,
1274,287a1f87ca850b3583c27a1f178aaee28e02f2df,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 01:35:13 -0800, , require libdl dynamic linking runtime,,
1275,816893bbe79b6cdd6107ec020b5265a5253694c6,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 01:34:50 -0800, , disassemble amoxor,,
1276,471a5fe748e0b5c3070ad50cce602417f5a5aad6,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 01:23:08 -0800, , build use shared library,,
1277,4a2f98e35f30f3d2e252f068d4afc65cfe2cb0fe,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 01:09:05 -0800, , build use shared library,,
1278,127fdd1d949715e32053fca5a4212dcb09790d2d,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-24 01:08:40 -0800, , handle csr permission correctly,,
1279,2fa668a2d0a58165781ebec4f8e64e7a84fd4f6a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-21 16:20:58 -0800, , use auto generated trap cause number,,
1280,bd9a5a429dad8ab54ae28d783eea6c3d7b6905f3,uan Nguyen <quannguyen@berkeley.edu>, 2014-01-20 20:33:22 -0800, , merge branch confprec conflict hwacha hwacha.mk.in,,
1281,733dc842be471799cdbd610fd62355f651d8af96,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-16 00:09:27 -0800, , initialize tohost fromhost zero surprising got away without long,,
1282,77f281580773fe5217ae40bcf8a0f8bc05c28ded,ndrew Waterman <waterman@eecs.berkeley.edu>, 2014-01-13 16:42:02 -0800, , improve performance branchy code use heavily unrolled loop software allows host machine branch target prediction associate target unique ish host,,
1283,7f457c47b339cc7c79f56bb277ed8ed989e88ae1,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-12-17 10:18:47 -0800, , speed thing quite bit,,
1284,e85cb99c5e042ebce78f64213677a48ee7ba0491,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-12-09 15:55:52 -0800, , new rdcycle encoding,,
1285,64785705a4de6b49ee5e97169ff151e1d6d4598b,uan Nguyen <quannguyen@berkeley.edu>, 2013-11-29 20:21:36 -0800, , remove debug printf vsetprec,,
1286,05f9118e82283a6225534098487fa2011d065fd1,uan Nguyen <quannguyen@berkeley.edu>, 2013-11-29 20:10:46 -0800, , add vsetprec instruction prototype,,
1287,aedcd67ac8133ea71de7ff37b772c1533b038c93,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-11-25 04:42:03 -0800, , update new privileged isa,,
1288,af0a01988181dff9b36c560611af1d95f6add849,uan Nguyen <quannguyen@berkeley.edu>, 2013-11-24 21:59:52 -0800, , merge branch master github.com ucb bar riscv isa sim head,,
1289,ee7867e79ed0a80e23b3b1863adcb0dfd8427e1b,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-21 14:42:32 -0800, , fix slli slliw encoding bug,,
1290,15ca044738d478f427300d211fe50e9a1b1b5ac6,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-05 21:03:23 -0800, , add accelerator disabled cause,,
1291,d0a84535eb6f1fcd0edd8928ace16dcdbe0c48be,unsup Lee <yunsup@cs.berkeley.edu>, 2013-11-05 21:01:34 -0800, , correctly trap sr_ea disabled,,
1292,ad4269640525ffefba5ecaf4ccd41bc6b543877b,lbert Ou <a_ou@eecs.berkeley.edu>, 2013-11-04 23:25:00 -0800, , fix declaration half precision instruction,,
1293,c258e24c0a35632d76b7bebc10ab9c382ccd4823,lbert Ou <a_ou@eecs.berkeley.edu>, 2013-11-04 22:33:20 -0800, , add hwacha header file,,
1294,826fc1719aaabcf11651b4ede4d98109ad9dc05a,lbert Ou <a_ou@eecs.berkeley.edu>, 2013-11-04 22:31:01 -0800, , implement half baked half precision instruction subset hwacha,,
1295,05bd63e022bcec155e209f9e5de59e765786a203,lbert Ou <a_ou@eecs.berkeley.edu>, 2013-11-04 22:26:53 -0800, , merge branch master github.com ucb bar riscv isa sim confprec,,
1296,692ba09ef40c0cec66304678808db01e23e7b2ec,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-28 23:49:08 -0700, , include stdexcept,,
1297,d5204838b7a09225047ba3eaf707f1db9207cbe3,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-10-28 20:37:39 -0700, , pas target machine return code back,,
1298,6ca90a89e59946efa7620cf9898fed261309a07f,uan Nguyen <quannguyen@berkeley.edu>, 2013-10-27 23:02:23 -0700, , add missing fcvt opcodes riscv opcodes,,
1299,1bcda9195b55d23fe373b23ae38884fd7a4ecef8,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-21 18:53:02 -0700, , clarify vxcptsave vxctkill semantics,,
1300,74fe66dcecfa113b39809ca6ca66e1d1645ca1ae,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-18 22:28:23 -0700, , implement vxcptsave vxcptrestore,,
1301,e638446bd99d5051b1d5a45dd38dab654b153f6a,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-18 19:22:08 -0700, , clean sr_ea enable accelerator bit status reg,,
1302,787450f4d9b453ce89c871b3b380706d701c909a,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-18 19:19:00 -0700, , hwacha supervisor stuff,,
1303,cb6cfc5f3ad18280c6dce1f03ee4ff87e4677dad,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-18 17:34:54 -0700, , refactor disassembler add hwacha disassembler,,
1304,9543d241b320cb1c4982949aa6d012940c8f5377,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-18 12:04:46 -0700, , execute frsr fssr,,
1305,185b0d177d929c1c7616c12a14cccb54337aba94,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-18 12:02:59 -0700, , control thread exception,,
1306,3676772fd0fee2eb94a55f4d42dbf5eeabd003f4,uan Nguyen <quannguyen@berkeley.edu>, 2013-10-17 23:47:14 -0700, , add empty opcode header file half precision update riscv opcodes.h riscv opcodes repository,,
1307,1057bae0a0d272567189421d22ed6e190c5e30a6,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-17 19:44:53 -0700, , catch hwacha,,
1308,0f140bcde46a940f76d3e06857d3f572ab6966c4,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-17 19:34:26 -0700, , add hwacha exception support,,
1309,289e2118cb35c023c04085e731952edb70fc18a9,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-17 19:32:55 -0700, , fix custom rocc encoding,,
1310,1276dd07f712ff31068e0a09a52df74b36a70f81,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-16 15:10:12 -0700, , fix maxvl calc logic,,
1311,da579c14c98f72bdc210ac7dc070ae85d6ce6d1e,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-16 14:27:12 -0700, , use reset virtual method,,
1312,38c39525ac0373b459a5d7dfd4c707affaed7efe,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-16 14:26:59 -0700, , use uint32_t,,
1313,196370f186778e149c0002b73249750e530c8dc7,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-16 14:26:13 -0700, , fix missing null check extension,,
1314,2f1f9a4fbc7bc45cf277b6a0d8d7d825efdbbb33,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-16 14:11:18 -0700, , revamp hwacha run physical mode,,
1315,cabb915003e68d3db8dc058460d1936fac432956,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-10-15 00:30:46 -0700, , propogate reset call extension well add reset function extension demonstration dummy acc,,
1316,658188c92b337c85a472f6de8067518a2e95de7d,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-10-15 00:21:00 -0700, , fix bug xs2 properly respected,,
1317,61d215fc61c66aaaed3e1aaa7f3cb45bfa71b58d,unsup Lee <yunsup@cs.berkeley.edu>, 2013-10-10 12:07:30 -0700, , commit configure script new configure option enable commitlog,,
1318,b9dc340b7567404c76b6a7e042c2fa3c59787515,hristopher Celio <celio@eecs.berkeley.edu>, 2013-09-27 02:17:19 -0700, , added commit logging enable commitlog also fixed disasm bug,,
1319,c8a8c07ec296ce36dc04f2448faf48fe1c502a2d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-27 00:15:35 -0700, , use write_rd write_frd macro write register,,
1320,6554cdd3fb42bc3833a1888f87dfc67c9099500c,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-26 20:53:36 -0700, , bye,,
1321,548315acd9936fb0352281032f414639508560f3,cott Beamer <sbeamer@eecs.berkeley.edu>, 2013-09-23 15:49:23 -0700, , fix compile bug able find std logic_error,,
1322,2deb1197bc57bf732a900671e653073b37d67398,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-23 15:47:50 -0700, , fix scott deadlock scott fault mean,,
1323,0cada7f60d7897e6afb2d63fd00cf2e7703967b8,tephen Twigg <sdtwigg@eecs.berkeley.edu>, 2013-09-22 02:21:13 -0700, , adjust rocc_inst_t properly extract field due new isa encoding,,
1324,e08bef44c5aa46eee6d579bbd00b34104a094887,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-21 06:40:54 -0700, , update isa encoding auipc semantics,,
1325,620d8bc0fe8cf8e8d3425db7ea2e6aaba145c86d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-15 04:27:07 -0700, , add helper disassembly program,,
1326,df5e10921db293341827f58a816b294c3b523906,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-15 04:26:35 -0700, , isa change,,
1327,f71bf5e86d1abf0ca37b4ef1e98550f15bd0092c,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-11 04:13:27 -0700, , add amoxor,,
1328,e07148ac533c318780387b1a27d39e060753cd45,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-11 03:12:11 -0700, , implement zany immediates,,
1329,01dab8dbd6dbad38da740d963975b71bf524c39f,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-10 02:07:08 -0700, , tick htif often,,
1330,0642f4db9295a8f96354cdb27432484904ff4214,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-09-10 02:06:56 -0700, , add field jal drop,,
1331,67b8f98da7c780c36fa94950b9695ba8e81b5f76,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-18 04:14:16 -0700, , renumber pcrs,,
1332,be3414250dcdb258408b9a75187d4b0c99eb46b5,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-13 00:54:21 -0700, , add test program dummy rocc move elsewhere,,
1333,bbb0f2179c858c77918ef37dbfcd7bb5f3fd0417,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-13 00:51:07 -0700, , implement rocc add dummy rocc enable extension dummy,,
1334,04c2d491c4bbb424a59273d4ebee62ddfe3379f9,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-11 19:10:51 -0700, , instruction longer member function,,
1335,b0af18ed449fb433ae5fce1cf8eb5e1e25ae9190,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-07 20:13:33 -0700, , ignore jalr effective address lsb,,
1336,15daa31a545573b0848a5f2b9d4dee2da4050290,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-06 18:00:30 -0700, , disentangle header file,,
1337,d36c66176521639f0d30d67b9232e1995c3c3385,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-06 18:00:18 -0700, , rename mtfsr mffsr fssr frsr,,
1338,d9bef8871f9e59e7cab17f3a31c054af1bf7f047,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-08-06 17:59:48 -0700, , swap jalr encoding,,
1339,a39658bf83c03c734fef210131d649540940258a,uan Nguyen <quannguyen@berkeley.edu>, 2013-07-31 21:33:25 -0700, , fix eret set sr_s sr_ps set way around set sr_s sr_ps set,,
1340,7a05cbde1789c7cf65b9c2b03c9529ab99dc97e6,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-31 13:37:33 -0700, , fix dumb eret bug,,
1341,d148b8aac3a3296fcc403e246c26928e311ef492,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-28 19:46:18 -0700, , flush tlb ptbr writes fatc,,
1342,7a16302b4d8049d80bb56a0cd00cc226170c1ca7,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-26 20:25:18 -0700, , new supervisor mode,,
1343,b357c97b249cdb13cc08f0893d73994662b5be8d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-26 18:12:36 -0700, , remove vector stuff,,
1344,bda232b0117adbc949b87ffb71fda34e51c891bc,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-26 17:44:11 -0700, , rename mftx mxtf fmv,,
1345,be9b242d95f3ec5f044b7455fa9f32e2e8c55118,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-26 04:39:25 -0700, , rip hwacha,,
1346,5a97139eeecac32b8127393be7fcdb23a8e98ff6,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-26 04:15:57 -0700, , rip rvc,,
1347,0de1489e8ab4a527fbcb1440a8fd5b2d4c8c9260,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-26 03:34:51 -0700, , generate instruction decoder dynamically make easier accelerator add instruction,,
1348,d237ebbd5c7a68443ec94c0127e98071b59399b0,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-25 16:13:08 -0700, , remove jalr static hint,,
1349,2c87b07a1d43d19acde6c7221bb60a52113e1ea6,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-22 18:45:45 -0700, , kill spike xspike siginted,,
1350,9291e2deedfb8dede05ccafba1f6035e3c378218,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-22 14:52:51 -0700, , use stdout debugging,,
1351,a68c33c2a4c6278e7cce58f8a668cb24f636d024,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-22 14:48:54 -0700, , add xspike program,,
1352,97a9245bdd3de9b9a58a684a4e8b2fe7772a0e2a,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-19 18:12:50 -0700, , use calloc allocate target memory call mmap hood anyway ...,,
1353,9299f2f74547023d39fe0b4b8154e35730e70b96,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-12 18:42:27 -0700, , eliminate infinite loop debug mode,,
1354,790db6c910927a1d5318e55d7d5232164430616d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-12 18:23:05 -0700, , exit cleanly debug console,,
1355,b6da69bb3e38ca27b5826bb36f68fd6426f9e688,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-12 18:22:25 -0700, , favor procs.size num_cores,,
1356,6de0c1e324745f426d5ff3c30af2acbe10042ceb,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-07-12 18:20:16 -0700, , fix sr_u64 bit ignored,,
1357,34be1b9afd19f2c8a509922c8bf2fd12ebb46e4b,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-06-02 22:14:19 -0700, , make spike.o correctly depend dispatch.h,,
1358,3148ee1df5d8ee50e2b693f258431535ce6ba7f0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2013-06-02 19:01:57 -0700, , use coreutils seq instead hacky range,,
1359,a9d1c3de84f79721dda71a12ddcdf87bf3675308,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-15 12:03:00 -0700, , change riscv isa run spike documentation,,
1360,28b983b2663792cf4c0c3c8b5098e1aa5b6e2bae,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-15 12:02:42 -0700, , fix make issue,,
1361,b3f7c6045cea1d5132bd4b0d367eff315f044cc0,unsup Lee <yunsup@cs.berkeley.edu>, 2013-05-13 19:11:54 -0700, , change riscv isa run spike,,
1362,9c0fe41baa783f010481d0a08b91c0ebf978a8d4,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-05-06 16:07:15 -0700, , make makefile friendly,,
1363,b363c55cfe345764e5aa5e9be2169b546837c69a,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-25 16:36:25 -0700, , use inttypes macro print uint64_t,,
1364,14cfc50a602a38e8d428f73526d8e6bcbdf59793,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-24 21:23:54 -0700, , fix circular dependence generated header,,
1365,adb3e3df44f6a3288d957ec2a256eb2b2c02821f,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-24 21:23:39 -0700, , add range start end method makefile,,
1366,4944ab3c0296f906549d7eb3417fbaa771e476fe,unsup Lee <yunsup@cs.berkeley.edu>, 2013-04-24 01:46:16 -0700, , fix correctly simulate vector unit,,
1367,789abb77fb313b688f83bc292453b1f127188ff0,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-23 01:43:45 -0700, , make interactive mode cope canonical terminal,,
1368,60a69f08bffb55e044a698e065242bdfd5b585ab,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-23 01:00:20 -0700, , destroy htif simulator termination,,
1369,c43f02f294aa5c148b223b117a885b8fd7a7987d,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-22 02:22:47 -0700, , correctly depend dispatch.h,,
1370,6c19a775f909f517681645ddbe8cab52fe37af1e,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-19 23:33:40 -0700, , remove circular dependence makefile thanks sebastien,,
1371,24cf9ccbb53781721c66d7a531f229ad5ca9f324,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-19 23:27:35 -0700, , update abi register name,,
1372,8ec519af6858c503719f67e1a00652d7c575799f,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-04-17 04:38:17 -0700, , add auipc insn remove rdnpc insn,,
1373,b189b9b128ce619f9423009062a85ccb17b32db9,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-29 18:35:25 -0700, , add load reserved store conditional instruction,,
1374,983a062e287ebe0d69c17448e67da6223cf48080,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-29 18:26:07 -0700, , ignore writes field,,
1375,93229b56ba4d7d63523eb57f05394f8b81e0df2a,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-27 00:14:31 -0700, , opcodes.h must contain declare_insn line,,
1376,28ac3dbd81ee2f7e29944a40507c5fb9843e1e9a,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 22:50:37 -0700, , add bsd license,,
1377,41ba91339e2a40b0784f99927cd6b73690e3a725,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 22:50:18 -0700, , update ancient readme,,
1378,30a89f79b31b101b3ce4481e502e2e7d2529746c,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 22:38:32 -0700, , truncate effective address rv32 also employ efficient instruction dispatch based upon rv32 mode,,
1379,aaf96970cc4b324d8b767c871e682cd9b669eada,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 20:06:10 -0700, , expose pending interrupt status register,,
1380,7abd96d407906b47436d354a5b8b7a23923eb58e,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 20:04:54 -0700, , add missing include,,
1381,c0f8506da03014ea5cc976286b329ff57a1162f7,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 20:04:09 -0700, , ignore host writes fromhost old value,,
1382,614902fd205a1640ef9aeb7db3b75be3622d485b,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-03-25 19:57:57 -0700, , support compilation gcc 4.7,,
1383,6d68f47aec9578a9a5d7f0476f49ded6df79932b,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-15 01:24:19 -0800, , fix model acknowledging store,,
1384,290c702c0f70973d9a34f837ca9b71a5765a81c6,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-15 00:25:54 -0800, , specialize fully associative cache dumb linear search set tag array far slow,,
1385,3e4e4191f40f8eab3eae871aa01cfb97d8fcf779,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-15 00:25:01 -0800, , store host pointer soft tlb reduces performance epsilon simplifies hooking mmu,,
1386,ea3ad100c5603d0a32dba2e5561f4df2dd9493dd,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-13 14:13:51 -0800, , clean fetch execute loop bit,,
1387,b119073ab013f387000435ba5a55a3026fc8a8d9,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-13 12:59:53 -0800, , add simulator,,
1388,55cc5d40ec16ea0639046ff1487636ba618d0e09,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-12 22:59:56 -0800, , migrate,,
1389,d58ee30d172f6848edb1b3b225cc90c2143dc750,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-02-12 22:59:14 -0800, , make htif interaction deterministic fix race,,
1390,5bf08e1c5a01266503a1d0e1d4d19f949ecf1ed8,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-25 23:48:37 -0800, , remove unnecessary include,,
1391,de5b42e92377c5c8662fae095a9300162c0d95e8,ndrew Waterman <waterman@cs.berkeley.edu>, 2013-01-25 18:59:35 -0800, , change htif link libfesvr,,
1392,79603491352555ab5508565845da01826cfd9430,unsup Lee <yunsup@cs.berkeley.edu>, 2012-11-13 10:16:03 -0800, , fix vector code simulation problem turn sr_u64,,
1393,a1682c1ea29d5ca89fc1552fc02e91f93a1d2c3a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-30 17:36:30 -0700, , new tohost fromhost semantics,,
1394,b3d3f82d4e38f2712d5ccf9c69051137ec5fca76,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-08-01 22:55:02 -0700, , new tohost fromhost semantics,,
1395,07d126d57ede2d3c7e28fddd08338b2171f884bb,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-07-22 21:01:18 -0700, , correct htif reset behavior core reset signal independently toggled,,
1396,2183afefb8f8534ff43d76ea93d7ac0b0e060fc8,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-15 18:31:03 -0700, , fix htif interaction interactive mode,,
1397,546ceaee914e8d87fbbfdb04f5923fe002a9b9c7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-05-09 03:08:15 -0700, , per core tohost fromhost register update fesvr,,
1398,01db50f070d576e433d2b93ad061a0d8239e7b0c,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-24 12:54:03 -0700, , new supervisor mode,,
1399,d8a587dedc38d6c1ec7e1f1348da5a4daf0b7f1e,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-19 19:35:48 -0700, , add disasm function vector,,
1400,b282d6e8c016680e101f50e6b88ea3e505484912,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-19 23:40:38 -0700, , make nan behavior consistent hardfloat,,
1401,ccd5c7b1b19600519f45f95a669f61180116b609,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-19 19:38:26 -0700, , fix double precision nan,,
1402,30e88a7fe9e4626ee2ec4d8f1bd2366c72cf25a2,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-19 17:54:08 -0700, , abstract regfile write port,,
1403,672b0eb7de769a72ed7c4f8cd471d433843ef690,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-19 17:15:38 -0700, , abstract regfile behind object,,
1404,128c0d6d8addf3a2edcc706373838db7e9a8fbc4,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-18 20:49:31 -0700, , update vector fence,,
1405,99bdf89134458cac969ec0d804f9c3ad4778e7d3,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-18 16:29:05 -0700, , clean vector exception instruction,,
1406,47cda0cffa379c6e596357dc160c3e53ff26703e,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-13 23:41:52 -0700, , add instruction vector exception handling,,
1407,4e8cdcaeccd1c714b32b1f8874e995d77230de14,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-13 22:23:58 -0700, , add vvcfg vtcfg,,
1408,55da253e4e077e301fab5349f8d88e7ed02ed425,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-13 10:15:45 -0700, , opcodes cleanup,,
1409,5a79943f7dc00f2b637b35deec4045d0c16f94c0,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-03-12 17:40:43 -0700, , always propagate default nan bit set,,
1410,cdfb3299f022afef654155cab7c8b8f97d7e5ad9,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-10 12:52:34 -0800, , slight change vector supervisor instruction,,
1411,85c978fe9969d770c764eb831faaf3259cbf8533,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-03 15:42:54 -0800, , add place holder instruction handle vector exception,,
1412,ba7cca6fbbb4db678672f933fe2a86106d4128f2,unsup Lee <yunsup@cs.berkeley.edu>, 2012-03-03 15:10:56 -0800, , new instruction handle vector exception,,
1413,c898b63706fcb320ccbded030c671a1accd1b66f,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-19 23:19:51 -0800, , new htif protocol update fesvr,,
1414,cbaa604cda1c93357e7c08b4aeb9b36c6601c2b7,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-19 23:18:58 -0800, , fixed bug remu actually caught asm test ...,,
1415,1536af0c020ef41859ad52a79ffeda0b43514718,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-17 16:36:00 -0800, , implement lighter weight htif packet header,,
1416,e819f852c5eafb457401396d9c3de85cd5870549,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-15 19:44:24 -0800, , reimplement div rem fix bug input properly sign extended,,
1417,c12d9358ec36062a9713fd9edfd486e1e345afdf,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-02-13 01:45:32 -0800, , fix sltu disassembly,,
1418,8b84a810141a8da20183834b7f0b112fef5785de,unsup Lee <yunsup@cs.berkeley.edu>, 2012-02-08 19:49:39 -0800, , initialize tohost fromhost,,
1419,6405097bf2ff51ed844dde23fee88163f7a34f08,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-31 17:32:57 -0800, , remove debug printf,,
1420,23688da201a3b668deaa3e7cc184060b678f2058,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-31 17:31:33 -0800, , poll htif occasionally,,
1421,ace6db857d06e01e06677a4c1df6596dfe793677,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-30 16:30:02 -0800, , set badvaddr instruction access fault,,
1422,b5f4f0ef3139b103d7406c897cb67224625f4c2b,unsup Lee <yunsup@cs.berkeley.edu>, 2012-01-30 14:38:23 -0800, , fix divide zero bug,,
1423,63bf7dd26ed86a95d0c1080847d8d629a931560a,ndrew Waterman <waterman@eecs.berkeley.edu>, 2012-01-24 00:08:05 -0800, , check virtual address sign extended,,
1424,ed71703766a59469c137d3061321cd9d0f31f4eb,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-22 18:18:47 -0800, , disentangle decode.h header,,
1425,e1592aebf6e17542671b2a6d4baeeb86d5df3342,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-22 17:56:46 -0800, , work around gcc 4.4 bug,,
1426,2ddd5fb3903f01e0f3d1f21fc488ffd7d00dcc55,ndrew Waterman <waterman@s143.Millennium.Berkeley.EDU>, 2012-01-11 17:35:03 -0800, , fix compilation gcc 4.6.1,,
1427,2a6e490332f1b3c258b1e6aec190dc64761bf09a,unsup Lee <yunsup@cs.berkeley.edu>, 2011-12-10 17:40:07 -0800, , fix utidx assign bug make code execute faster,,
1428,8ce456c77b4f0159488b36c81a40c939c7d7f9e6,unsup Lee <yunsup@cs.berkeley.edu>, 2011-12-10 17:39:53 -0800, , fix fpr abi name,,
1429,e7fb0404b87efaf7610a9661d308cdc5a8db9e14,our Name <waterman@eecs.berkeley.edu>, 2011-11-11 18:03:08 -0800, , remove dependence binutils disassembler,,
1430,504a07f261f25eb884c91b7008f85d669b025cb8,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-11-11 04:36:37 -0800, , use new compiler toolchain disassembler,,
1431,0a9b4300953302d0ef44b09cd10e0fccfaa71719,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-11-11 00:29:38 -0800, , changed mftx use rs1 source,,
1432,8a5c0e51c3fe386cf2cf4f40d1cb103d3a9f95fd,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-11-11 00:02:01 -0800, , changed supervisor mode initial 0x2000 pcrs renumbered clearing ipis requires write different pcr irqs given cause,,
1433,069c07f440ac207a3bbe71f79c2834a9f0b919e5,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-11-01 15:32:49 -0700, , fixed tight coupling host target page size,,
1434,ba9e6314deefb00a13e5bb25575e4ccdb713faec,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-10-27 04:05:27 -0700, , changed page size 8kb,,
1435,fa079e1858580c22295f4a643af43a4adfc81788,unsup Lee <yunsup@cs.berkeley.edu>, 2011-10-18 17:14:44 -0700, , merge branch master github.com ucb bar riscv isa sim,,
1436,4f3f70f6b7a115ddb159953df5f5cb4261260685,unsup Lee <yunsup@cs.berkeley.edu>, 2011-10-18 17:17:18 -0700, , fix,,
1437,ed8a77d328a85affe0d5d7a5cf631f64236fe895,unsup Lee <yunsup@cs.berkeley.edu>, 2011-10-18 17:03:26 -0700, , yunsup made fix ask,,
1438,4ddd7773f8fb40ea1c9b48c8f3a61a40c3f168fb,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-08-18 13:52:09 -0700, , forget commit configure autoconf,,
1439,91edaf151d1da9762af0fb3f9864f1e5c1545e20,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-07-13 01:41:43 -0700, , added include stdlib.h get rid error building gcc 4.4 ubuntu,,
1440,582b17ecaf361870d7e6ab9f28877eccbf811752,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-07-08 10:58:40 -0700, , bugfix riscv.ac,,
1441,3bec77de69afe8249ead43f6b71fe83ecca78ee3,imas Avizienis <rimas@eecs.berkeley.edu>, 2011-07-08 10:49:30 -0700, , fix make disassembly work macos macports binutils installed,,
1442,ff8e196057df17d834e895352aba521bd4a545fb,ndrew Waterman <waterman@Andrew-Watermans-MacBook-Pro.local>, 2011-06-27 15:57:53 -0700, , build run mac 10.6.7,,
1443,4324288eb8e4dc92dd8215ffe03fc7eee8a7392b,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-19 21:47:52 -0700, , post repo split cleanup,,
1444,77452a26e7d95d29dbaa797595ae683f03a3345b,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-19 20:47:29 -0700, , temporary undoing renaming,,
1445,740f981cfd55604d46598144dccac26dd53f643c,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-12 20:27:10 -0700, , sim renamed riscv isa run,,
1446,c0ebf99d6bb3ef3cf252703b50b849bcbaa2ec59,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-12 01:36:59 -0700, , xcc minor performance tweak,,
1447,20bc10dc08b020974b135398fefefd67f58902a0,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-11 20:34:04 -0700, , xcc fixed simulator build time,,
1448,f23ae8b0bcf325de2d691ca5ab1856c5cc32f57b,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-11 18:55:09 -0700, , xcc tlb store host address,,
1449,d6fd350f0c3c0af1760748b358534feb3defcc21,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-11 16:45:01 -0700, , xcc cleaned mmu code,,
1450,e665e552b3944f4003f2cef76f650b38570cb854,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-11 16:13:59 -0700, , xcc fix configure script,,
1451,a23f18a6a6b647c7872e605662d8803b15a01e4d,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-11 16:12:48 -0700, , xcc instruction set explicitly,,
1452,3fcb2cbe7981a3838ef7d2e5934c22dabc2e2d00,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-10 19:54:02 -0700, , sim opcodes made sim decoupled opcodes,,
1453,82403eb338d1a6151239868eeb4cbc77083fec77,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-06-05 19:33:32 -0700, , sim fix writeback ipi clearing,,
1454,ca156be905c8b414424673825cfda3f6425d3998,ndrew Waterman <waterman@cs.berkeley.edu>, 2011-06-04 23:17:19 -0700, , sim add ability clear ipis,,
1455,f1bb8270a16a5bb24e674d48dfb0b86e42a6ed92,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-31 19:23:03 -0700, , sim fault failed addr translation previously bad pte would segfault simulator rather sending fault,,
1456,2641a9b24f176ca3edf83c471276fdc8f1d0ea86,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-31 14:51:38 -0700, , sim minor sim cleanup,,
1457,e8d6925f0eed5fd83f1472238fb32b475f405fad,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-29 04:11:39 -0700, , sim opcodes improved sim build run performance,,
1458,605d638068d80b4977030bfbb56fd7376a9debe5,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-28 21:59:25 -0700, , fesvr xcc sim fixed multicore sim akaros,,
1459,c42bce582a7987856f63165abddaf4cd48e3b448,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-23 02:26:05 -0700, , sim xcc add rdcycle rdtime rdinstret,,
1460,bb09521614c9cd88ce01edf0e4a5844fe1778173,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-05-19 15:27:12 -0700, , sim int fix,,
1461,996c3808ad039204f64d3a10df2a269f2c0b8dbb,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-05-19 13:23:26 -0700, , sim conversion bug fixed,,
1462,93f1d11a4f8bb6b00bbd6528684076f29afbcef1,unsup Lee <yunsup@cs.berkeley.edu>, 2011-05-19 11:45:23 -0700, , sim change default hwvl,,
1463,f8ca42bf489e9cad95a1df27fc405b5d1d8c23ec,unsup Lee <yunsup@cs.berkeley.edu>, 2011-05-19 10:10:31 -0700, , sim vlen calc reflects hardware,,
1464,6928933df6ab7f12bc7f0564661368630d9789c3,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-05-18 16:09:45 -0700, , sim fixed fcvt rounding bug,,
1465,dd1da1656719e9304fde74758c7bb8038bb82025,unsup Lee <yunsup@cs.berkeley.edu>, 2011-05-18 14:35:32 -0700, , opcodes sim add vector trap bank illegal instruction,,
1466,6e85b4332f8d5fa198b766afb73dde5506d5097f,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-16 14:34:11 -0700, , sim cleanup initial virtual memory support,,
1467,7a589027a771e00646c36bc09dde723c527a26bd,unsup Lee <yunsup@cs.berkeley.edu>, 2011-05-16 01:38:41 -0700, , sim xcc change cond mov inst format add implementation,,
1468,80b00e616e5f0c386486d1c0f902a5bb9d21c285,unsup Lee <yunsup@cs.berkeley.edu>, 2011-05-15 22:53:52 -0700, , opcodes sim xcc resolve conflict,,
1469,29d89ec1e6c771b49f6f7e3bf225fcb46990f8ed,unsup Lee <yunsup@cs.berkeley.edu>, 2011-05-15 22:33:25 -0700, , libs opcodes sim xcc add mov fmov shuffle vec insts,,
1470,eb601cb5320103c3ddcc1e71549bc9b1a8038c6f,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-13 19:19:53 -0700, , sim initial support virtual memory,,
1471,57b8698931384e769983f63eac25abd84a48f956,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-13 17:31:45 -0700, , sim stub perfctr instruction,,
1472,25123f03b9a1e3d690c489d65c33c19973abf337,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-13 14:56:57 -0700, , tweaked encoding rdcycle cousin,,
1473,ef2e75f0bdeb5eea92a62f293041f202f8ee6f46,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-05-06 15:49:34 -0700, , sim fixed building sim without cache simulator,,
1474,46f2fb1d9e33b4cf98c2cc15c2a2da14f0e3580d,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-04-30 23:44:59 -0700, , sim hacked dcache simulator,,
1475,913ee989dd50bf061fe9bb1904cd90e1f5759608,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-04-24 21:22:40 -0700, , xcc sim opcodes added c.addiw,,
1476,d5518cd4d9804498204ce8e79ac04870f383966e,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-04-24 16:35:13 -0700, , xcc sim opcodes added rvc instruction,,
1477,c0cd05e70b496598033134acd5e038502d3763f0,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-04-23 21:31:50 -0700, , sim fixed divw remw crashing simulator,,
1478,c6b549289aa0f6d975307ebdddbbd6b8b0a31e7e,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-18 22:55:28 -0700, , xcc sim rv64 instruction semantics changed longer require input canonicalized 32b value speed mixed int long code sequence,,
1479,0433532951969fc2330cd451a91c0094e9d942e0,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-18 19:28:51 -0700, , xcc sim opcodes added rvc conditional branch,,
1480,95d58037b2fece5db3ca45a2eb8a1b22967f81f9,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-16 19:44:52 -0700, , sim removed undefined behavior non canonical input,,
1481,6e2844c1b5d1b2c8bbc6b36a29726c19fd0c0593,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-16 19:44:16 -0700, , sim added str debug command print string starting specified memory address,,
1482,5c96429584484a6ce88cb5a0432582e57ee9e211,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-15 15:33:39 -0700, , sim fixed jalr immediate bug,,
1483,481c9e8fd8a89106f70b73b6bd62e08f5b1e688a,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-15 14:32:54 -0700, , sim added icache simulator disabled default,,
1484,402b4e8600281cb793bba0e493b37989a0db917f,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-12 18:27:26 -0700, , xcc sim added privileged cflush instruction,,
1485,f5f9ed0a0d40680acb24d6a1c4fdb992e0277f67,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-12 18:22:07 -0700, , xcc sim fixed field,,
1486,5fe6c52270e7d42fd99fedbd7ab3650d292f260e,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-12 01:42:55 -0700, , xcc sim rvc load store,,
1487,06062a1b5c4be28aed370ab5afef79f883acd916,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-12 01:42:20 -0700, , sim fixed minor bug trap code,,
1488,2032e6c6b71b733550d7609f066cb02943588e56,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-11 17:10:16 -0700, , sim fixed fsr exception field bug,,
1489,66eda0b75e69691b62d88ed3514ffc28b712a316,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-11 17:09:50 -0700, , xcc sim opcodes rvc instruction bug fix,,
1490,4b534147c0c49f9ea57f4c686af7c6508d114a99,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-09 20:18:04 -0700, , sim add disable option vector,,
1491,7198e5091fa9d2606a993cae45f9c90e170f3103,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-09 20:15:22 -0700, , sim set sr_ev,,
1492,68f504c52e8d6e2a89422fdce6c2e8343ec6ddef,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-09 19:45:10 -0700, , sim add vector trap vector instruction,,
1493,e9567ce7bbcdd59cc6e6bc2133a1680c1598cb04,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-09 19:35:14 -0700, , sim add stuff,,
1494,c8de0ef0fa04e6e7dfeae86e64dad1604610df62,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-09 20:03:07 -0700, , xcc sim added rvc insn c.li misc fix,,
1495,3c6275887f0cd321fec861dafd3bd405e992897a,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-09 17:50:12 -0700, , sim reorganized status register,,
1496,d31b94409cec4494f71dcd4d21e39fde85a3fd33,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-09 17:37:42 -0700, , xcc sim opcodes added first rvc instruction,,
1497,98598ca5e2b27a49292e6dd6fd444c7838824d5a,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-08 16:34:35 -0700, , sim fixed multiply high rv32,,
1498,dde934bb5bee61a730ea9407c9a086c4b0c1827a,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-04-07 15:41:00 -0700, , sim fixed parse opcodes bug causing spurious illegal instruction trap,,
1499,02166b26916d0b2d5303ed6e9b07cdffb435cfce,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-06 22:44:57 -0700, , opcodes sim xcc fix utidx add,,
1500,a174f4bfdbc30e97322d902db8a20c9b71ba0c3a,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-05 00:50:52 -0700, , opcodes sim xcc fix vector mem instruction format add vector seg mem instruction,,
1501,fed0e53ae71379f3d9cbe31998c72b20e60f332e,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-04 01:50:56 -0700, , opcodes sim xcc add leftover vector instruction etc,,
1502,9e58791c6b405ad4b2252e295b392152828cfefb,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-04 01:16:10 -0700, , opcodes sim xcc add vector mem instruction,,
1503,c17b57db55f3615cb543ad1d6082e27b27614933,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-04 00:08:18 -0700, , opcodes sim xcc add stop utidx instruction,,
1504,aab3bc1244cad2ebfe4f987e2e81b450d3eec370,unsup Lee <yunsup@cs.berkeley.edu>, 2011-04-03 23:54:56 -0700, , opcodes sim xcc add fence instruction vector unit,,
1505,eb6cb4b2ee5b179540852fe6736cfc4c0b63b999,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-03-30 03:37:32 -0700, , xcc fixed bug amo maxu minu,,
1506,99d358e589fbbfb7965f8b4c1a65141e63ecf4f3,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-03-25 19:02:37 -0700, , opcodes minor opcode change,,
1507,1598e2964e2ed4b31f1fa30e2c8ee97ed6526c45,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-03-25 17:44:06 -0700, , sim xcc opcodes removed fminmag fmaxmag,,
1508,3fb2ead6152ad506d00a21a5be3c5a61943f994d,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-03-25 16:43:38 -0700, , xcc opcodes sim updated encoding insn name,,
1509,d17ab96ab5ef4b885d64e04cdd681a73aa734e6f,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-03-17 17:19:31 -0700, , sim lwu illegal rv32,,
1510,68591c3c451dca19d4751eb62861367f2a3e58b5,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-03-01 13:12:31 -0800, , xcc sim branch relative,,
1511,2c3ff5536d792f564c5c97aff691ccda6a0b9e84,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-02-14 23:44:13 -0800, , xcc opcodes sim krste renaming spree,,
1512,f37be621fef366f9a7356f9c35b96c265931bc18,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2011-02-14 21:17:49 -0800, , xcc sim opcodes removed mtflh mffl mffh rv32 replaced load store,,
1513,75d9ab427d9d9a6039140d899d363cbf170df488,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-02-04 16:09:47 -0800, , sim added interrupt pending field cause reg,,
1514,c983d273b25d1ab54396eff8dcf6f5dda38ad052,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-02-02 01:52:36 -0800, , sim xcc opcodes added back mtflh.d,,
1515,28a6b2a350dd291e80a5e35748612697d517565e,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-02-02 01:31:07 -0800, , opcodes sim xcc synci bomb whole icache,,
1516,94dc73b7f100270d7a6dff912ea985c9204e3fc1,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-02-01 23:22:54 -0800, , xcc opcodes sim cleanup isa added 5th rounding mode removed mfcr mtcr favor mffsr mtfsr ... merged mtf.d mtflh.d operation depends rv32 rv64 mode made mffl.d mffh.d illegal rv64,,
1517,ada2fe414b30e7a4a568401663cd070cf7b60076,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-02-01 18:57:37 -0800, , sim added nearest tie max magnitude rounding mode,,
1518,dc1aa62411649b73f3e3fb2ee5ec425a2bfeb645,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-01-26 18:05:11 -0800, , sim changed divide semantics always give matter signedness,,
1519,76ee8711f8e04b9ada61e91e6ac6f1fd01a4ca1e,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-01-25 22:56:38 -0800, , sim opcodes add mulhsu instruction,,
1520,5bae2bf37228d1a67d8f4c6175a6cda768d8b3e6,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-01-25 22:51:24 -0800, , opcodes sim xcc great renumbering 2011 part deux,,
1521,f0063c2e8b2ba6ec5e0147121e5ee2d9ee3ad2a4,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-01-20 20:37:22 -0800, , sim xcc opcodes great instruction renaming 2011,,
1522,21ce327f5d60d6805b5d9328b68f7ad2c261a859,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-01-18 17:51:52 -0800, , opcodes sim xcc made insns illegal rv32 generic variant behave differently rv32 rv64,,
1523,5ddec097b858aafe783eb3aff551d00e9c8c8a37,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-01-17 01:13:50 -0800, , opcodes sim xcc removed normalized macro addi,,
1524,db6af47aa90f9ebfa4603d1b52326600c4cad960,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2011-01-11 19:02:20 -0800, , sim fix jalr bug,,
1525,1313050769af0557d63edd3cad09fdf553dcabca,unsup Lee <yunsup@cs.berkeley.edu>, 2011-01-03 19:12:24 -0800, , opcodes sim xcc flip field favor little endian,,
1526,0ea058a5a81930e038dfd3a6a318f4d32893ac5a,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-12-27 15:34:05 -0800, , sim fixed compiler warning,,
1527,53e36319bc38b17d1cc98037322391f0606e8239,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-12-27 14:28:45 -0800, , sim cleaned handling link register,,
1528,3ebbeba6d5daa236ff346f313e79a9359d1a37bd,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-11-11 15:49:21 -0800, , sim handle integer division overflow behavior gcc optimizer previously crashed,,
1529,259d20a35dde46c51878dfd3afb7b8c518ed3dcf,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-11-09 15:31:00 -0800, , opcodes sim xcc tweaked encoding,,
1530,6d443095f92d8ff5d7c9831e1e111ef605d637f0,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-11-06 17:44:56 -0700, , opcodes generate latex verilog correctly,,
1531,e59cf7ebfe869056b39fa82313bc8378b5c11e88,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-11-05 16:46:36 -0700, , various cleanup speedup,,
1532,7471eee0ba7d80c83048cbbf47d7837f586b9264,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-11-05 14:06:12 -0700, , xcc sim opcodes new instruction encoding,,
1533,3f144b12ed35f7fee4c7faf937e144807acb1e2b,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-11-02 16:00:37 -0700, , xcc sim link register,,
1534,68f81d8f487c56a71ab2f374114fb513b55dce86,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-11-02 12:19:52 -0700, , opcodes sim xcc made jump shorter relative,,
1535,63844a7558c1ed6c361081b5bc2fbdaf746bd582,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-10-26 15:04:05 -0700, , sim removed unnecessary trap mfcr instruction,,
1536,5f0b1c3e7b693e5aefd74bfedd4bf1c09f910785,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-10-26 13:46:15 -0700, , sim xcc fixed minor bug related cr29,,
1537,78bc7d988509ef8364cb39f96d29f8a615bb10f1,unsup Lee <yunsup@cs.berkeley.edu>, 2010-10-26 02:20:44 -0700, , sim xcc get rid register introduce register,,
1538,2c9a83235282c11b197278cd9c072e96c58b2429,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-10-25 19:41:39 -0700, , sim xcc opcodes static rounding mode insns either use fsr specify insn except int dynamic,,
1539,8456c1e923dc515717c92a50b696d0c6d58e4d93,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-10-15 17:51:37 -0700, , sim added fpu emulation support proxy kernel,,
1540,ab928baadbfd3316988a3ad5b5d9b84693a8636f,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-10-15 16:17:53 -0700, , sim made softfloat file instead,,
1541,d3cb781e165427412b299b6034289b8458472790,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-10-11 17:16:00 -0700, , sim added writeback tracing,,
1542,9222fb8ab846e1c155546412662cb50a9da7c265,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-10-07 00:55:14 -0700, , xcc modified opcodes better decode mapping,,
1543,9817b7be3d5a497a79bfd4bf80b6d8f4c31c28bf,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-10-05 19:21:55 -0700, , opcodes added code field back syscall break,,
1544,2d58d46c890b17d94c969e428c748e7fb367e462,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-10-05 17:35:22 -0700, , xcc removed cexc field fsr,,
1545,a359d7b81adb7f1ca371822bd2df3bac7cda99ba,ndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>, 2010-10-05 15:08:18 -0700, , xcc sim eliminated vectored trap evec register hold address trap vector cause register set trap number,,
1546,fcdd030cbe07d48cbd442d207d53dc3947aff02c,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-10-02 17:45:29 -0700, , sim xcc changed cvt trunc use gprs int args way futz storing integer recoded floating point register bad lose decoupling,,
1547,04fa9f8603fb3034ca23e9c5a15716c6f95b7dfe,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-10-02 17:19:42 -0700, , xcc sim mff rs2 data symmetric store need one decoding pipe,,
1548,68ddbd26c3643ebe13aa34e58d7dad5dbc1ddbd3,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-28 17:17:04 -0700, , opcodes sim xcc added mffl.d instruction ... used instead mff.s int move bit cpu,,
1549,ee7cb7243e6d297051e1f7bc028196b40d470cb3,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-23 13:00:01 -0700, , xcc sim eliminated zero extended immediates big commit involved rewriting gcc algorithm generating constant,,
1550,c28cb729f9d63ce793fdfb2df0d068001cc6d66c,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-22 14:02:28 -0700, , sim fixed bug shift operand reversed,,
1551,cbefaf68c7cbef82567036513c072de04585faca,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-20 19:01:40 -0700, , xcc sim changed instruction format imm12 sub rs2,,
1552,1583b7a9e256107094946fccb0d22541c9902225,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-13 18:00:08 -0700, , xcc sim replaced ble bleu bge bgeu simplify control logic since every branch logical inverse,,
1553,19b59dd9a00e6cd68e4f81a116d400289e513402,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-12 19:13:48 -0700, , sim renamed sllv sll shift,,
1554,86ab2857102aa614713b6216f8acfcc2b6a2f7c1,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-12 18:23:36 -0700, , xcc sim moved shamt field renamed shift,,
1555,ab2da3ad68de01bb862fb0af88348677ed0b4336,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-12 17:03:47 -0700, , xcc sim branch next based based,,
1556,8edc1451b26e5124e761f8715ad268c3750539b4,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-11 15:56:12 -0700, , xcc fixed broken bit abi,,
1557,9bd1c58531611e26a446abe31b6cece7e8ed5e16,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-10 21:13:55 -0700, , sim xcc added mffh.d mtflh.d fixed abi bit,,
1558,b3dac377a11188c1a18f6ddddd2af589f6f6841d,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-10 21:02:38 -0700, , sim cleaned exception vector exc flag,,
1559,5b9b36def0d5ba6a33f916cc68170234207cae6f,unsup Lee <yunsup@cs.berkeley.edu>, 2010-09-10 18:08:52 -0700, , opcodes xcc sim mffh.d mtfh.d added broken commit,,
1560,05b409f48d36dff18bb354b3f3b4974c505d3850,unsup Lee <yunsup@cs.berkeley.edu>, 2010-09-09 23:21:11 -0700, , opcodes sim xcc move opcodes source instruction,,
1561,a71855cfd61d4b98a1e88aafae3891fca32f6a36,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-09 17:50:10 -0700, , revert xcc sim added slei sleui lieu slti sltiu reverts commit found clever way efficiently implement slti sltiu despite reversed operand trick following fact  turn carry subtraction comparison,,
1562,5c88aa157be7696eac03b9fb1e36d19ccc96f5dc,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-09 15:41:59 -0700, , merge branch master project eec parlab git project riscv conflict sim riscv insns mtpcr.h sim riscv processor.cc,,
1563,64ec64876199ef94d7a8ac6eb64b68d7f9c84ee2,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-09 15:39:40 -0700, , sim added interrupt support sim added timer interrupt,,
1564,a9176ab510f8f45990a46da2d5fbe4c4fb4a217c,unsup Lee <yunsup@cs.berkeley.edu>, 2010-09-08 15:58:39 -0700, , sim add,,
1565,9beab4ff43f83bef9219f37955a27d9b415639b3,unsup Lee <yunsup@cs.berkeley.edu>, 2010-09-08 14:17:12 -0700, , sim change applink tohost fromhost forgot one file,,
1566,3af5e6b1a55efd9e5a0d21258c23575353d33719,unsup Lee <yunsup@cs.berkeley.edu>, 2010-09-08 14:16:13 -0700, , sim change applink tohost fromhost,,
1567,c82197c5930d4bf103fe80a7ac877e22b22c4842,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-07 16:04:57 -0700, , xcc sim added slei sleui lieu slti sltiu rationale since datapath straightforward also add imm imm,,
1568,0771c7b0175154df9205c40c37c375693e8a0c7b,unsup Lee <yunsup@cs.berkeley.edu>, 2010-09-07 00:30:20 -0700, , sim yet another fix stdint.h problem,,
1569,e460324b89f724913c630ed5657bbd538f42cb6f,unsup Lee <yunsup@cs.berkeley.edu>, 2010-09-07 00:28:19 -0700, , sim fix stdint.h problem,,
1570,8f2695a0500587a80b09224befd68c10a4e22686,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-07 00:19:19 -0700, , sim xcc branch byte aligned displacement facilitate bit instruction later,,
1571,6df5eaaea8551bee189047a0c35806dabdf89f84,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-06 22:48:37 -0700, , sim xcc added pcrs replace,,
1572,46697c22d4ed0194c92588373bd0af69e66bc5c4,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-06 22:22:09 -0700, , sim xcc bthread threading model exposed insn encoding cleaned,,
1573,3fb39c1739ee133f877d5ea50721d2b9db36610f,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-06 17:06:50 -0700, , sim fixed bug msub.d added ability print fprs debug mode,,
1574,4ef2c87da8e6ada5f2210acd0f47d4d602f48d4f,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-09-06 16:04:52 -0700, , sim added atomic memory operation,,
1575,2ad48949b9ef51538ea47e9b5b187b05d393b5dc,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-24 03:13:02 -0700, , xcc argc argv work 32b program patch code run soon 32b version crt1 begin running massage pointer accordingly,,
1576,f04bbaa997c5cf16d595ee452267d65cacb735fd,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-24 02:18:23 -0700, , sim privileged mode support bit operation,,
1577,3e18d4ccc0af9d72e692889533638d1c9568ea38,ndrew Waterman <waterman@ubuntu.(none)>, 2010-08-22 22:13:51 -0700, , xcc sim added fused multiply add cousin,,
1578,d81bcf723e6258361a07ef849d4017901e225bcd,ndrew Waterman <waterman@ubuntu.(none)>, 2010-08-22 21:25:59 -0700, , xcc sim eliminated slori instruction macro risc assembly efficient anymore 64b constant work 64b address .set noat worth remove ugly instruction,,
1579,bb7667a4d1ce733e9fc4b48a28d19ff686f0d2b4,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-18 18:24:55 -0700, , fesvr improved proxykernel build system modified mcppbs add host riscv configure path front end server search path riscv install somewhere path,,
1580,50ec828bafd154b5558c70ff46491193acf7f699,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-18 14:34:42 -0700, , sim integrated softfloat isa sim removed softfloat,,
1581,b46f178e5884c6744895a84937014ec73d4a10c8,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-17 17:46:52 -0700, , sim specialized softfloat riscv,,
1582,9ba7af90cc234485785350b47dd063ad8298901b,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-17 17:34:14 -0700, , sim added riscv folder softfloat,,
1583,932ec48ad574b31e964a7a5bf2e74138b334d731,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-17 17:10:28 -0700, , sim added softfloat source,,
1584,2d75bf71bb3990f5a718ddca3c99f9139c03c10b,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-09 20:51:44 -0700, , xcc sim implement using softfloat intersection hauser mips implemented,,
1585,d9170d6002c684acdfca1ba124dba2235081b578,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-09 17:04:30 -0700, , sim removed unused elf loader,,
1586,cf2bb153956a374b96edcc4d2612282a09747e08,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-09 16:59:14 -0700, , sim added softfloat,,
1587,c12327f15c903c3562821d591c68125ef59db2cc,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-05 17:59:34 -0700, , sim xcc added first hauser insns sign injection also updated fpmove test case test negation moving regs,,
1588,ae3bcd0a39ddd8538cd136dbae6ef14344405114,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-04 20:28:47 -0700, , sim bug fix shift plus new test case,,
1589,7134cf8d9e4cabcaaa12839733468576402e2eb9,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-04 18:31:04 -0700, , xcc removed ctc1 cfc1 instruction added move test case,,
1590,40998b44795970f2921819c79bdf180a19fa4613,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-04 17:04:24 -0700, , xcc sim added first part support particular load store move work,,
1591,6b5af53e2b6d77ed2e6d1b437d397852fe29eb30,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-03 21:09:14 -0700, , sim xcc removed sll32 srl32 sra32 opcodes instruction handled static shift amount 32. since bit shift amount field opcodes longer necessary,,
1592,5ff63bcd7935cad840fd25844dfb590010bd2e12,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-08-03 20:48:02 -0700, , sim xcc renamed instruction risc spec word sized arithmetic operation postfixed double word sized arithmetic operation longer prefixed mtc0 mfc0 removed replaced mfpcr mtpcr mwfpcr mwtpcr,,
1593,864c3ef8ac39c27dec64adae6a1611755dfbada7,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-07-28 22:36:04 -0700, , gcc generate code complex branch,,
1594,e8125348b3d13a2e96ae389efc2a16a1e8e34ea3,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-07-28 19:08:04 -0700, , sim xcc changed instruction format risc massive change gcc binutils support new instruction encoding simulator reflects change,,
1595,133806b398a42da859a187eebf5792eeaed9e9d1,unsup Lee <yunsup@cs.berkeley.edu>, 2010-07-22 18:38:01 -0700, , sim various fix get sim work fesvr,,
1596,ceb91dab9cada03e1bc24e17a47ac162da73cdf4,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-07-21 23:30:28 -0700, , sim removed cop0 console support,,
1597,d2c5b5c15930668588f88bd1186031dded771261,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-07-21 20:12:09 -0700, , sim first cut appserver communication link,,
1598,7a38f874326755f131afe2bd336c0a261d58d4f2,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-07-19 22:58:42 -0700, , sim added temporary exit functionality,,
1599,01c01cc36f006cfb03cd6d1c5a68f926b93f7787,ndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>, 2010-07-18 18:28:05 -0700, ,,,
