==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'conv_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.039 ; gain = 44.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.039 ; gain = 44.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 106.172 ; gain = 50.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 108.730 ; gain = 52.676
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv_accel.cpp:19) in function 'conv2d_accel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv_accel.cpp:25) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv_accel.cpp:26) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv_accel.cpp:27) in function 'conv2d_accel' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 133.297 ; gain = 77.242
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_accel.cpp:18:22) in function 'conv2d_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv_accel.cpp:17:15) in function 'conv2d_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 133.297 ; gain = 77.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_accel' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d_accel/input' to 'conv2d_accel/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2d_accel/output' to 'conv2d_accel/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', conv_accel.cpp:28) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 148.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.892 seconds; current allocated memory: 86.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 88.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv2d_accel_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv2d_accel_fmulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_faddbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_fmulcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 91.189 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 147.387 ; gain = 91.332
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_accel.
INFO: [HLS 200-112] Total elapsed time: 21.934 seconds; peak allocated memory: 91.189 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'conv_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.383 ; gain = 45.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.383 ; gain = 45.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 106.348 ; gain = 50.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 108.934 ; gain = 52.633
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv_accel.cpp:22) in function 'conv2d_accel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv_accel.cpp:28) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv_accel.cpp:29) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv_accel.cpp:33) in function 'conv2d_accel' completely.
INFO: [XFORM 203-101] Partitioning array 'kernel' (conv_accel.cpp:10) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (conv_accel.cpp:9) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel' (conv_accel.cpp:10) in dimension 4 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 132.992 ; gain = 76.691
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_accel.cpp:21:22) in function 'conv2d_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv_accel.cpp:20:15) in function 'conv2d_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 133.223 ; gain = 76.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_accel' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d_accel/output' to 'conv2d_accel/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_0_0_load_2') on array 'kernel_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 152.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.356 seconds; current allocated memory: 89.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 92.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv2d_accel_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv2d_accel_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_mux_83_32_1_1' to 'conv2d_accel_mux_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_faddbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_fmulcud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_mux_dEe': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.419 seconds; current allocated memory: 95.611 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 160.852 ; gain = 104.551
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_accel.
INFO: [HLS 200-112] Total elapsed time: 20.765 seconds; peak allocated memory: 95.611 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'conv_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.402 ; gain = 45.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.402 ; gain = 45.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.359 ; gain = 50.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 108.820 ; gain = 52.781
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv_accel.cpp:22) in function 'conv2d_accel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv_accel.cpp:28) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv_accel.cpp:29) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv_accel.cpp:30) in function 'conv2d_accel' completely.
INFO: [XFORM 203-101] Partitioning array 'input' (conv_accel.cpp:9) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel' (conv_accel.cpp:10) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel' (conv_accel.cpp:10) in dimension 4 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_accel.cpp:22:48) to (conv_accel.cpp:22:42) in function 'conv2d_accel'... converting 82 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 133.172 ; gain = 77.133
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_accel.cpp:21:22) in function 'conv2d_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv_accel.cpp:20:15) in function 'conv2d_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 134.012 ; gain = 77.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_accel' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d_accel/output' to 'conv2d_accel/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', conv_accel.cpp:32) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 152.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.424 seconds; current allocated memory: 87.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 88.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv2d_accel_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv2d_accel_fmulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_faddbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_fmulcud': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 91.699 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 149.352 ; gain = 93.312
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_accel.
INFO: [HLS 200-112] Total elapsed time: 15.618 seconds; peak allocated memory: 91.699 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'conv_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.301 ; gain = 44.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.301 ; gain = 44.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.008 ; gain = 54.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.215 ; gain = 60.402
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv_accel.cpp:25) in function 'conv2d_accel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv_accel.cpp:31) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv_accel.cpp:32) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv_accel.cpp:33) in function 'conv2d_accel' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (conv_accel.cpp:12) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V' (conv_accel.cpp:13) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V' (conv_accel.cpp:13) in dimension 4 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_accel.cpp:25:48) to (conv_accel.cpp:25:42) in function 'conv2d_accel'... converting 82 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.133 ; gain = 88.320
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_accel.cpp:24:22) in function 'conv2d_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv_accel.cpp:23:15) in function 'conv2d_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 146.984 ; gain = 90.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_V_load_2', conv_accel.cpp:35) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (11ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_4_0_0_1', conv_accel.cpp:35) (3.36 ns)
	'add' operation ('p_Val2_5_0_0_1', conv_accel.cpp:35) (3.82 ns)
	'add' operation ('p_Val2_5_0_0_2', conv_accel.cpp:35) (3.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.913 seconds; current allocated memory: 99.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 100.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/bias_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_mul_mul_16s_16s_26_1_1' to 'conv2d_accel_mul_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_mac_muladd_16s_16s_26ns_26_1_1' to 'conv2d_accel_mac_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_mac_cud': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 103.092 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 160.945 ; gain = 104.133
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_accel.
INFO: [HLS 200-112] Total elapsed time: 16.309 seconds; peak allocated memory: 103.092 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'conv_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.262 ; gain = 45.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.262 ; gain = 45.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 110.645 ; gain = 54.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 116.234 ; gain = 60.352
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv_accel.cpp:25) in function 'conv2d_accel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv_accel.cpp:31) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv_accel.cpp:32) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv_accel.cpp:35) in function 'conv2d_accel' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (conv_accel.cpp:12) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V' (conv_accel.cpp:13) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V' (conv_accel.cpp:13) in dimension 4 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv_accel.cpp:25:48) to (conv_accel.cpp:25:42) in function 'conv2d_accel'... converting 82 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_accel' (conv_accel.cpp:12)...27 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.941 ; gain = 88.059
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_accel.cpp:24:22) in function 'conv2d_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv_accel.cpp:23:15) in function 'conv2d_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 145.508 ; gain = 89.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_V_load_4', conv_accel.cpp:38) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.424 seconds; current allocated memory: 97.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 99.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_0_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/bias_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_mul_mul_16s_16s_26_1_1' to 'conv2d_accel_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_mul_bkb': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 101.420 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 159.539 ; gain = 103.656
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_accel.
INFO: [HLS 200-112] Total elapsed time: 14.419 seconds; peak allocated memory: 101.420 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'conv_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 101.406 ; gain = 44.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 101.406 ; gain = 44.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 110.898 ; gain = 54.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.184 ; gain = 60.691
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (conv_accel.cpp:33) in function 'conv2d_accel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (conv_accel.cpp:39) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (conv_accel.cpp:40) in function 'conv2d_accel' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv_accel.cpp:41) in function 'conv2d_accel' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 146.105 ; gain = 89.613
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv_accel.cpp:32:22) in function 'conv2d_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv_accel.cpp:31:15) in function 'conv2d_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 146.918 ; gain = 90.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus request on port 'gmem' (conv_accel.cpp:58) and bus request on port 'gmem' (conv_accel.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus request on port 'gmem' (conv_accel.cpp:58) and bus request on port 'gmem' (conv_accel.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus request on port 'gmem' (conv_accel.cpp:58) and bus request on port 'gmem' (conv_accel.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between bus request on port 'gmem' (conv_accel.cpp:58) and bus request on port 'gmem' (conv_accel.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between bus request on port 'gmem' (conv_accel.cpp:58) and bus request on port 'gmem' (conv_accel.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 1)
   between bus request on port 'gmem' (conv_accel.cpp:58) and bus request on port 'gmem' (conv_accel.cpp:50).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1)
   between bus request on port 'gmem' (conv_accel.cpp:58) and bus request on port 'gmem' (conv_accel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 55, Depth = 71.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.41 seconds; current allocated memory: 101.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 104.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/kernel_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_accel/output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V', 'kernel_V', 'bias_V' and 'output_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_mul_mul_16s_16s_26_1_1' to 'conv2d_accel_mul_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_accel_mac_muladd_16s_16s_26ns_26_1_1' to 'conv2d_accel_mac_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_mac_cud': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_accel_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 110.449 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 175.031 ; gain = 118.539
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_accel.
INFO: [HLS 200-112] Total elapsed time: 16.098 seconds; peak allocated memory: 110.449 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
