Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/80MHz/41-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.5
[INFO] Setting input delay to: 2.5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 99430 110150 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     605
Number of terminals:      36
Number of snets:          2
Number of nets:           454

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 145.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13941.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1724.
[INFO DRT-0033] via shape region query size = 165.
[INFO DRT-0033] met2 shape region query size = 113.
[INFO DRT-0033] via2 shape region query size = 132.
[INFO DRT-0033] met3 shape region query size = 119.
[INFO DRT-0033] via3 shape region query size = 132.
[INFO DRT-0033] met4 shape region query size = 37.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 502 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 139 unique inst patterns.
[INFO DRT-0084]   Complete 263 groups.
#scanned instances     = 605
#unique  instances     = 145
#stdCellGenAp          = 3882
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 3040
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1457
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:11, memory = 138.73 (MB), peak = 138.73 (MB)

[INFO DRT-0157] Number of guides:     2759

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1016.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 751.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 374.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 22.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1391 vertical wires in 1 frboxes and 773 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 98 vertical wires in 1 frboxes and 195 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 147.30 (MB), peak = 147.30 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.30 (MB), peak = 147.30 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 152.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 152.73 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:04, memory = 164.09 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:04, memory = 171.71 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:05, memory = 191.71 (MB).
    Completing 60% with 84 violations.
    elapsed time = 00:00:07, memory = 212.71 (MB).
[INFO DRT-0199]   Number of violations = 128.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        4     33      4      5
Recheck              0      3      4      0
Short                0     73      2      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:08, memory = 564.62 (MB), peak = 564.62 (MB)
Total wire length = 7079 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3503 um.
Total wire length on LAYER met2 = 3502 um.
Total wire length on LAYER met3 = 72 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2745.
Up-via summary (total 2745):

-----------------------
 FR_MASTERSLICE       0
            li1    1426
           met1    1297
           met2      22
           met3       0
           met4       0
-----------------------
                   2745


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 128 violations.
    elapsed time = 00:00:00, memory = 567.12 (MB).
    Completing 20% with 128 violations.
    elapsed time = 00:00:00, memory = 567.12 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:00, memory = 567.12 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:00, memory = 567.12 (MB).
    Completing 50% with 117 violations.
    elapsed time = 00:00:00, memory = 567.12 (MB).
    Completing 60% with 117 violations.
    elapsed time = 00:00:02, memory = 567.12 (MB).
    Completing 70% with 110 violations.
    elapsed time = 00:00:02, memory = 571.00 (MB).
    Completing 80% with 110 violations.
    elapsed time = 00:00:04, memory = 571.00 (MB).
    Completing 90% with 103 violations.
    elapsed time = 00:00:07, memory = 571.00 (MB).
    Completing 100% with 103 violations.
    elapsed time = 00:00:07, memory = 571.00 (MB).
[INFO DRT-0199]   Number of violations = 103.
Viol/Layer        met1   met2   met3
Metal Spacing       13      4      3
Short               83      0      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:08, memory = 574.00 (MB), peak = 574.00 (MB)
Total wire length = 7040 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3469 um.
Total wire length on LAYER met2 = 3489 um.
Total wire length on LAYER met3 = 80 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2728.
Up-via summary (total 2728):

-----------------------
 FR_MASTERSLICE       0
            li1    1425
           met1    1279
           met2      24
           met3       0
           met4       0
-----------------------
                   2728


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 103 violations.
    elapsed time = 00:00:00, memory = 574.00 (MB).
    Completing 20% with 103 violations.
    elapsed time = 00:00:00, memory = 574.00 (MB).
    Completing 30% with 103 violations.
    elapsed time = 00:00:00, memory = 574.00 (MB).
    Completing 40% with 103 violations.
    elapsed time = 00:00:00, memory = 579.87 (MB).
    Completing 50% with 111 violations.
    elapsed time = 00:00:00, memory = 579.87 (MB).
    Completing 60% with 111 violations.
    elapsed time = 00:00:01, memory = 579.87 (MB).
    Completing 70% with 104 violations.
    elapsed time = 00:00:01, memory = 579.87 (MB).
    Completing 80% with 104 violations.
    elapsed time = 00:00:03, memory = 579.87 (MB).
    Completing 90% with 100 violations.
    elapsed time = 00:00:08, memory = 579.90 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:00:08, memory = 579.90 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer        met1   met2
Metal Spacing       12      3
Short               27      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:08, memory = 579.90 (MB), peak = 607.62 (MB)
Total wire length = 7003 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3453 um.
Total wire length on LAYER met2 = 3475 um.
Total wire length on LAYER met3 = 74 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2733.
Up-via summary (total 2733):

-----------------------
 FR_MASTERSLICE       0
            li1    1425
           met1    1286
           met2      22
           met3       0
           met4       0
-----------------------
                   2733


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 579.90 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:01, memory = 594.02 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:01, memory = 602.40 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:01, memory = 602.40 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:02, memory = 602.40 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:02, memory = 602.40 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Short                4
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 602.40 (MB), peak = 607.62 (MB)
Total wire length = 7008 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3374 um.
Total wire length on LAYER met2 = 3513 um.
Total wire length on LAYER met3 = 119 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2759.
Up-via summary (total 2759):

-----------------------
 FR_MASTERSLICE       0
            li1    1425
           met1    1302
           met2      32
           met3       0
           met4       0
-----------------------
                   2759


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 602.40 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 602.40 (MB), peak = 607.62 (MB)
Total wire length = 7005 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3362 um.
Total wire length on LAYER met2 = 3514 um.
Total wire length on LAYER met3 = 128 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2764.
Up-via summary (total 2764):

-----------------------
 FR_MASTERSLICE       0
            li1    1425
           met1    1304
           met2      35
           met3       0
           met4       0
-----------------------
                   2764


[INFO DRT-0198] Complete detail routing.
Total wire length = 7005 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3362 um.
Total wire length on LAYER met2 = 3514 um.
Total wire length on LAYER met3 = 128 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2764.
Up-via summary (total 2764):

-----------------------
 FR_MASTERSLICE       0
            li1    1425
           met1    1304
           met2      35
           met3       0
           met4       0
-----------------------
                   2764


[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:29, memory = 602.40 (MB), peak = 607.62 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                64     240.23
  Tap cell                                102     127.62
  Clock buffer                              5     125.12
  Timing Repair Buffer                     62     296.53
  Inverter                                 37     138.88
  Clock inverter                            3      23.77
  Sequential cell                          32     804.52
  Multi-Input combinational cell          300    2068.23
  Total                                   605    3824.92
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/80MHz/43-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/80MHz/43-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/80MHz/43-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/80MHz/43-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/80MHz/43-openroad-detailedrouting/mult.sdc'…
