	component spi is
		port (
			clk_clk                  : in    std_logic                    := 'X';             -- clk
			reset_reset_n            : in    std_logic                    := 'X';             -- reset_n
			spislave_0_stsinkvalid   : in    std_logic                    := 'X';             -- valid
			spislave_0_stsinkdata    : in    std_logic_vector(7 downto 0) := (others => 'X'); -- data
			spislave_0_stsinkready   : out   std_logic;                                       -- ready
			spislave_0_stsourceready : in    std_logic                    := 'X';             -- ready
			spislave_0_stsourcevalid : out   std_logic;                                       -- valid
			spislave_0_stsourcedata  : out   std_logic_vector(7 downto 0);                    -- data
			spislave_0_mosi          : in    std_logic                    := 'X';             -- mosi
			spislave_0_nss           : in    std_logic                    := 'X';             -- nss
			spislave_0_miso          : inout std_logic                    := 'X';             -- miso
			spislave_0_sclk          : in    std_logic                    := 'X'              -- sclk
		);
	end component spi;

