// Seed: 2733844114
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_5 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  input id_7;
  input id_6;
  input _id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  always @* begin
    id_3 = {id_5 == id_2, id_4};
  end
  assign id_1[id_5][(1)] = id_1;
  logic id_8;
  always @(posedge 1'b0 or posedge 1 - 1) begin
    id_1 <= 1;
  end
endmodule
