<root><simulation><result_generated_time />2023-11-08 03:43:50<layer><layer_spec />{'B': 1, 'K': 24, 'C': 144, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 451584, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 24, 'OX': 24, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12), ('OX', 2)], [('C', 4), ('C', 36), ('OY', 2)], []]<I />[[('K', 2), ('K', 12), ('OX', 2), ('C', 4)], [('C', 36), ('OY', 2)], []]<O />[[('K', 2), ('K', 12), ('OX', 2), ('C', 4), ('C', 36)], [('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 2, 2, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [1.0, 144, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 27648, 27648], 'I': [64, 3612672, 3612672], 'O': [384, 602112, 602112], 'O_partial': [384, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.12, 0.14, 0.0], 'O': [0.75, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.16, 0.0], 'I': [0.12, 0.16, 0.0], 'O': [0.75, 0.16, 0.0]}<effective_mem_size_bit />{'W': [192, 27648, 27648], 'I': [16, 3612672, 3612672], 'O': [384, 301056, 602112], 'O_partial': [384, 0, 0], 'O_final': [0, 301056, 602112]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[13824, 6912], [6912, 3456], [3456, 0]]<I />[[451584, 451584], [589824, 451584], [451584, 0]]<O />[[(10762752, 10838016), (75264, 0)], [(0, 98304), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(10762752, 10838016), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 98304), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1728, 864], [108, 54], [14, 0]]<I />[[56448, 56448], [9216, 7056], [1764, 0]]<O />[[(1345344, 1354752), (9408, 0)], [(0, 1536), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([1345344, 1354752], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1536], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3317760</mac_count></basic_info><energy><total_energy />23863448.2<mem_energy_breakdown><W />[0.9, 16.4, 18.0]<I />[39.5, 1625.8, 2349.4]<O />[949.1, 266.5, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />165888.0<total />23857791.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4313<utilization_without_data_loading />0.6934<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.5634<mac_utilize_temporal_without_data_loading />0.9057</mac_array_utilization><latency><latency_cycle_with_data_loading />24537<latency_cycle_without_data_loading />15264<ideal_computing_cycle />13824<data_loading><load_cycle_total />9273<load_cycle_individual />{'W': [3, 54, 0], 'I': [128, 9216, 0]}<load_cycle_combined />{'W': 54, 'I': 9216}</data_loading><mem_stalling><mem_stall_cycle_total />1440<mem_stall_cycle_individual />{'W': [[-13823], [-12915, -13776], [-13824, -13824]], 'I': [[-13823], [-13561, -4544], [-13824, -13824]], 'O': [[-13824], [-84, 1440], [-12288, -13440]]}<mem_stall_cycle_shared />{'W': [[-13823], [-12915, 0], [0, 0]], 'I': [[-13823], [-13561, 0], [0, 0]], 'O': [[-13824], [-84, 1440], [-12288, -13440]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 27648, 27648], 'I': [64, 3612672, 3612672], 'O': [384, 602112, 602112], 'O_partial': [384, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [192, 27648, 27648], 'I': [65536, 3612672, 3612672], 'O': [393216, 602112, 602112]}<loop_cycles_each_level />{'W': [48, 13824, 13824], 'I': [192, 13824, 13824], 'O': [6912, 13824, 13824]}<top_ir_loop_size />{'W': [2, 2, 1], 'I': [1, 1, 1], 'O': [144, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [4.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.3], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 0.1], [56.9, 56.9], [56.9, 56.9]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 4.0], [4.0, 2.0]], 'I': [[8.0, 0.3], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [8192.0, 56.9], [56.9, 56.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [4.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.3], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 8.0], [8192.0, 56.9], [56.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [402.2, 8535.3], [343.3, 56.9]], 'I': [[8.0, 0.3], [402.2, 8535.3], [343.3, 56.9]], 'O': [[8.0, 8.0], [402.2, 8535.3], [343.3, 56.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 13824], [48, 48, 288], [13824, 13824, 1]], 'I': [[1, 1, 13824], [192, 192, 72], [13824, 13824, 1]], 'O': [[1, 1, 13824], [48, 6912, 2], [13824, 13824, 1]]}<trans_time_real />{'W': [[0, 1, 13824], [[3, 48, 288], [0, 48, 288]], [[54, 13824, 1], [14, 13824, 1]]], 'I': [[0, 1, 13824], [[1, 192, 72], [128, 192, 72]], [[9216, 13824, 1], [2304, 13824, 1]]], 'O': [[0, 1, 13824], [[6, 6912, 2], [768, 6912, 2]], [[1536, 13824, 1], [384, 13824, 1]]]}<single_stall_cycle />{'W': [[-1], [-45, -48], [-13770, -13810]], 'I': [[-1], [-191, -64], [-4608, -11520]], 'O': [[-1], [-42, 720], [-12288, -13440]]}<single_stall_count />{'W': [13823, 287, 0], 'I': [13823, 71, 0], 'O': [13824, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [861, 0], 'I': [9088, 0], 'O': [96, 1536]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1536, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3875, -13824], [-13728, -12288]], 1: [[-13824, -13824], [-12288, -13824]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />122.2<mem_area />121.7<mem_area_percentage />99.6 %</area></results><elapsed_time_second />7</simulation></root>