// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TrackBuilder_L1L2,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.483500,HLS_SYN_LAT=111,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2200,HLS_SYN_LUT=3253,HLS_VERSION=2020_1}" *)

module TrackBuilder_L1L2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trackWord_V_din,
        trackWord_V_full_n,
        trackWord_V_write,
        barrelStubWords_0_V_din,
        barrelStubWords_0_V_full_n,
        barrelStubWords_0_V_write,
        barrelStubWords_1_V_din,
        barrelStubWords_1_V_full_n,
        barrelStubWords_1_V_write,
        barrelStubWords_2_V_din,
        barrelStubWords_2_V_full_n,
        barrelStubWords_2_V_write,
        barrelStubWords_3_V_din,
        barrelStubWords_3_V_full_n,
        barrelStubWords_3_V_write,
        bx_V,
        trackletParameters_0_dataarray_data_V_address0,
        trackletParameters_0_dataarray_data_V_ce0,
        trackletParameters_0_dataarray_data_V_q0,
        barrelFullMatches_0_dataarray_data_V_address0,
        barrelFullMatches_0_dataarray_data_V_ce0,
        barrelFullMatches_0_dataarray_data_V_q0,
        barrelFullMatches_1_dataarray_data_V_address0,
        barrelFullMatches_1_dataarray_data_V_ce0,
        barrelFullMatches_1_dataarray_data_V_q0,
        barrelFullMatches_2_dataarray_data_V_address0,
        barrelFullMatches_2_dataarray_data_V_ce0,
        barrelFullMatches_2_dataarray_data_V_q0,
        barrelFullMatches_3_dataarray_data_V_address0,
        barrelFullMatches_3_dataarray_data_V_ce0,
        barrelFullMatches_3_dataarray_data_V_q0,
        barrelFullMatches_0_nentries_0_V,
        barrelFullMatches_0_nentries_1_V,
        barrelFullMatches_1_nentries_0_V,
        barrelFullMatches_1_nentries_1_V,
        barrelFullMatches_2_nentries_0_V,
        barrelFullMatches_2_nentries_1_V,
        barrelFullMatches_3_nentries_0_V,
        barrelFullMatches_3_nentries_1_V,
        bx_o_V,
        bx_o_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [83:0] trackWord_V_din;
input   trackWord_V_full_n;
output   trackWord_V_write;
output  [45:0] barrelStubWords_0_V_din;
input   barrelStubWords_0_V_full_n;
output   barrelStubWords_0_V_write;
output  [45:0] barrelStubWords_1_V_din;
input   barrelStubWords_1_V_full_n;
output   barrelStubWords_1_V_write;
output  [45:0] barrelStubWords_2_V_din;
input   barrelStubWords_2_V_full_n;
output   barrelStubWords_2_V_write;
output  [45:0] barrelStubWords_3_V_din;
input   barrelStubWords_3_V_full_n;
output   barrelStubWords_3_V_write;
input  [2:0] bx_V;
output  [9:0] trackletParameters_0_dataarray_data_V_address0;
output   trackletParameters_0_dataarray_data_V_ce0;
input  [69:0] trackletParameters_0_dataarray_data_V_q0;
output  [7:0] barrelFullMatches_0_dataarray_data_V_address0;
output   barrelFullMatches_0_dataarray_data_V_ce0;
input  [51:0] barrelFullMatches_0_dataarray_data_V_q0;
output  [7:0] barrelFullMatches_1_dataarray_data_V_address0;
output   barrelFullMatches_1_dataarray_data_V_ce0;
input  [51:0] barrelFullMatches_1_dataarray_data_V_q0;
output  [7:0] barrelFullMatches_2_dataarray_data_V_address0;
output   barrelFullMatches_2_dataarray_data_V_ce0;
input  [51:0] barrelFullMatches_2_dataarray_data_V_q0;
output  [7:0] barrelFullMatches_3_dataarray_data_V_address0;
output   barrelFullMatches_3_dataarray_data_V_ce0;
input  [51:0] barrelFullMatches_3_dataarray_data_V_q0;
input  [6:0] barrelFullMatches_0_nentries_0_V;
input  [6:0] barrelFullMatches_0_nentries_1_V;
input  [6:0] barrelFullMatches_1_nentries_0_V;
input  [6:0] barrelFullMatches_1_nentries_1_V;
input  [6:0] barrelFullMatches_2_nentries_0_V;
input  [6:0] barrelFullMatches_2_nentries_1_V;
input  [6:0] barrelFullMatches_3_nentries_0_V;
input  [6:0] barrelFullMatches_3_nentries_1_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg trackWord_V_write;
reg barrelStubWords_0_V_write;
reg barrelStubWords_1_V_write;
reg barrelStubWords_2_V_write;
reg barrelStubWords_3_V_write;
reg trackletParameters_0_dataarray_data_V_ce0;
reg barrelFullMatches_0_dataarray_data_V_ce0;
reg barrelFullMatches_1_dataarray_data_V_ce0;
reg barrelFullMatches_2_dataarray_data_V_ce0;
reg barrelFullMatches_3_dataarray_data_V_ce0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln87_fu_891_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg   [0:0] icmp_ln891_reg_2568;
reg    bx_o_V_1_ack_in;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_enable_reg_pp0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
reg    trackWord_V_blk_n;
wire    ap_block_pp0_stage0;
reg    barrelStubWords_0_V_blk_n;
reg    barrelStubWords_1_V_blk_n;
reg    barrelStubWords_2_V_blk_n;
reg    barrelStubWords_3_V_blk_n;
reg   [0:0] do_init_reg_575;
reg   [2:0] bx_V23_rewind_reg_591;
reg   [6:0] i8_0_i22_reg_605;
reg   [6:0] barrel_mem_index_V_0_012_reg_619;
reg   [6:0] barrel_mem_index_V_1_011_reg_634;
reg   [6:0] barrel_mem_index_V_2_010_reg_649;
reg   [6:0] barrel_mem_index_V_3_09_reg_664;
reg   [2:0] bx_V23_phi_reg_679;
reg   [2:0] bx_V23_phi_reg_679_pp0_iter1_reg;
reg   [2:0] bx_V23_phi_reg_679_pp0_iter2_reg;
reg   [0:0] barrel_read_index_V_0_08_reg_693;
reg   [0:0] barrel_read_index_V_1_07_reg_707;
reg   [0:0] barrel_read_index_V_2_06_reg_721;
reg   [0:0] barrel_read_index_V_3_05_reg_735;
reg   [0:0] barrel_write_index_V_0_04_reg_749;
reg   [0:0] barrel_write_index_V_1_03_reg_764;
reg   [0:0] barrel_write_index_V_2_02_reg_779;
reg   [0:0] barrel_write_index_V_3_01_reg_794;
reg   [6:0] p_0275_0_i21_reg_809;
wire   [0:0] empty_V_fu_823_p2;
reg   [0:0] empty_V_reg_2263;
wire   [6:0] i_fu_829_p2;
reg   [6:0] i_reg_2272;
wire   [0:0] trunc_ln209_fu_835_p1;
reg   [0:0] trunc_ln209_reg_2277;
reg   [6:0] barrelFullMatches_0_nentries_1_V_read_reg_2285;
reg   [6:0] barrelFullMatches_0_nentries_0_V_read_reg_2290;
reg   [6:0] barrelFullMatches_1_nentries_1_V_read_reg_2300;
reg   [6:0] barrelFullMatches_1_nentries_0_V_read_reg_2305;
reg   [6:0] barrelFullMatches_2_nentries_1_V_read_reg_2315;
reg   [6:0] barrelFullMatches_2_nentries_0_V_read_reg_2320;
reg   [6:0] barrelFullMatches_3_nentries_1_V_read_reg_2330;
reg   [6:0] barrelFullMatches_3_nentries_0_V_read_reg_2335;
reg   [0:0] icmp_ln87_reg_2345;
reg   [0:0] icmp_ln87_reg_2345_pp0_iter1_reg;
reg   [0:0] icmp_ln87_reg_2345_pp0_iter2_reg;
reg   [0:0] icmp_ln87_reg_2345_pp0_iter3_reg;
wire   [0:0] and_ln109_2_fu_1058_p2;
reg   [0:0] and_ln109_2_reg_2349;
reg   [0:0] and_ln109_2_reg_2349_pp0_iter2_reg;
reg   [0:0] and_ln109_2_reg_2349_pp0_iter3_reg;
wire   [0:0] and_ln109_5_fu_1132_p2;
reg   [0:0] and_ln109_5_reg_2360;
reg   [0:0] and_ln109_5_reg_2360_pp0_iter2_reg;
reg   [0:0] and_ln109_5_reg_2360_pp0_iter3_reg;
wire   [0:0] and_ln109_8_fu_1206_p2;
reg   [0:0] and_ln109_8_reg_2371;
reg   [0:0] and_ln109_8_reg_2371_pp0_iter2_reg;
reg   [0:0] and_ln109_8_reg_2371_pp0_iter3_reg;
wire   [0:0] and_ln109_11_fu_1280_p2;
reg   [0:0] and_ln109_11_reg_2382;
reg   [0:0] and_ln109_11_reg_2382_pp0_iter2_reg;
reg   [0:0] and_ln109_11_reg_2382_pp0_iter3_reg;
wire   [2:0] select_ln883_fu_1314_p3;
reg   [2:0] select_ln883_reg_2393;
reg   [2:0] select_ln883_reg_2393_pp0_iter2_reg;
reg   [2:0] select_ln883_reg_2393_pp0_iter3_reg;
wire   [6:0] select_ln147_fu_1322_p3;
reg   [6:0] select_ln147_reg_2398;
reg   [9:0] p_Result_2_reg_2403;
reg   [9:0] p_Result_2_reg_2403_pp0_iter2_reg;
reg   [9:0] p_Result_2_reg_2403_pp0_iter3_reg;
reg   [6:0] p_Result_3_reg_2408;
reg   [6:0] p_Result_3_reg_2408_pp0_iter2_reg;
reg   [6:0] p_Result_3_reg_2408_pp0_iter3_reg;
reg   [11:0] p_Result_4_reg_2413;
reg   [11:0] p_Result_4_reg_2413_pp0_iter2_reg;
reg   [11:0] p_Result_4_reg_2413_pp0_iter3_reg;
wire   [8:0] trunc_ln647_fu_1360_p1;
reg   [8:0] trunc_ln647_reg_2418;
reg   [8:0] trunc_ln647_reg_2418_pp0_iter2_reg;
reg   [8:0] trunc_ln647_reg_2418_pp0_iter3_reg;
reg   [9:0] p_Result_78_1_reg_2423;
reg   [9:0] p_Result_78_1_reg_2423_pp0_iter2_reg;
reg   [9:0] p_Result_78_1_reg_2423_pp0_iter3_reg;
reg   [6:0] p_Result_79_1_reg_2428;
reg   [6:0] p_Result_79_1_reg_2428_pp0_iter2_reg;
reg   [6:0] p_Result_79_1_reg_2428_pp0_iter3_reg;
reg   [11:0] p_Result_80_1_reg_2433;
reg   [11:0] p_Result_80_1_reg_2433_pp0_iter2_reg;
reg   [11:0] p_Result_80_1_reg_2433_pp0_iter3_reg;
wire   [8:0] trunc_ln647_1_fu_1394_p1;
reg   [8:0] trunc_ln647_1_reg_2438;
reg   [8:0] trunc_ln647_1_reg_2438_pp0_iter2_reg;
reg   [8:0] trunc_ln647_1_reg_2438_pp0_iter3_reg;
reg   [9:0] p_Result_78_2_reg_2443;
reg   [9:0] p_Result_78_2_reg_2443_pp0_iter2_reg;
reg   [9:0] p_Result_78_2_reg_2443_pp0_iter3_reg;
reg   [6:0] p_Result_79_2_reg_2448;
reg   [6:0] p_Result_79_2_reg_2448_pp0_iter2_reg;
reg   [6:0] p_Result_79_2_reg_2448_pp0_iter3_reg;
reg   [11:0] p_Result_80_2_reg_2453;
reg   [11:0] p_Result_80_2_reg_2453_pp0_iter2_reg;
reg   [11:0] p_Result_80_2_reg_2453_pp0_iter3_reg;
wire   [8:0] trunc_ln647_2_fu_1428_p1;
reg   [8:0] trunc_ln647_2_reg_2458;
reg   [8:0] trunc_ln647_2_reg_2458_pp0_iter2_reg;
reg   [8:0] trunc_ln647_2_reg_2458_pp0_iter3_reg;
reg   [9:0] p_Result_78_3_reg_2463;
reg   [9:0] p_Result_78_3_reg_2463_pp0_iter2_reg;
reg   [9:0] p_Result_78_3_reg_2463_pp0_iter3_reg;
reg   [6:0] p_Result_79_3_reg_2468;
reg   [6:0] p_Result_79_3_reg_2468_pp0_iter2_reg;
reg   [6:0] p_Result_79_3_reg_2468_pp0_iter3_reg;
reg   [11:0] p_Result_80_3_reg_2473;
reg   [11:0] p_Result_80_3_reg_2473_pp0_iter2_reg;
reg   [11:0] p_Result_80_3_reg_2473_pp0_iter3_reg;
wire   [8:0] trunc_ln647_3_fu_1462_p1;
reg   [8:0] trunc_ln647_3_reg_2478;
reg   [8:0] trunc_ln647_3_reg_2478_pp0_iter2_reg;
reg   [8:0] trunc_ln647_3_reg_2478_pp0_iter3_reg;
wire   [0:0] barrel_read_index_0_V_fu_1466_p2;
reg   [0:0] barrel_read_index_0_V_reg_2483;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] icmp_ln887_fu_1489_p2;
reg   [0:0] icmp_ln887_reg_2488;
wire   [6:0] barrel_mem_index_0_V_fu_1504_p2;
wire   [0:0] barrel_write_index_0_V_fu_1510_p2;
reg   [0:0] barrel_write_index_0_V_reg_2498;
wire   [0:0] barrel_read_index_1_V_fu_1516_p2;
reg   [0:0] barrel_read_index_1_V_reg_2503;
wire   [0:0] icmp_ln887_1_fu_1539_p2;
reg   [0:0] icmp_ln887_1_reg_2508;
wire   [6:0] barrel_mem_index_1_V_fu_1554_p2;
wire   [0:0] barrel_write_index_1_V_fu_1560_p2;
reg   [0:0] barrel_write_index_1_V_reg_2518;
wire   [0:0] barrel_read_index_2_V_fu_1566_p2;
reg   [0:0] barrel_read_index_2_V_reg_2523;
wire   [0:0] icmp_ln887_2_fu_1589_p2;
reg   [0:0] icmp_ln887_2_reg_2528;
wire   [6:0] barrel_mem_index_2_V_fu_1604_p2;
wire   [0:0] barrel_write_index_2_V_fu_1610_p2;
reg   [0:0] barrel_write_index_2_V_reg_2538;
wire   [0:0] barrel_read_index_3_V_fu_1616_p2;
reg   [0:0] barrel_read_index_3_V_reg_2543;
wire   [0:0] icmp_ln887_3_fu_1639_p2;
reg   [0:0] icmp_ln887_3_reg_2548;
wire   [6:0] barrel_mem_index_3_V_fu_1654_p2;
wire   [0:0] barrel_write_index_3_V_fu_1660_p2;
reg   [0:0] barrel_write_index_3_V_reg_2558;
wire   [0:0] icmp_ln891_fu_1962_p2;
wire   [6:0] nTracks_V_fu_2199_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_phi_mux_do_init_phi_fu_579_p6;
reg   [2:0] ap_phi_mux_bx_V23_rewind_phi_fu_595_p6;
reg   [6:0] ap_phi_mux_i8_0_i22_phi_fu_609_p6;
reg   [6:0] ap_phi_mux_barrel_mem_index_V_0_012_phi_fu_623_p6;
reg   [6:0] ap_phi_mux_barrel_mem_index_V_1_011_phi_fu_638_p6;
reg   [6:0] ap_phi_mux_barrel_mem_index_V_2_010_phi_fu_653_p6;
reg   [6:0] ap_phi_mux_barrel_mem_index_V_3_09_phi_fu_668_p6;
reg   [2:0] ap_phi_mux_bx_V23_phi_phi_fu_684_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V23_phi_reg_679;
reg   [0:0] ap_phi_mux_barrel_read_index_V_0_08_phi_fu_697_p6;
reg   [0:0] ap_phi_mux_barrel_read_index_V_1_07_phi_fu_711_p6;
reg   [0:0] ap_phi_mux_barrel_read_index_V_2_06_phi_fu_725_p6;
reg   [0:0] ap_phi_mux_barrel_read_index_V_3_05_phi_fu_739_p6;
reg   [0:0] ap_phi_mux_barrel_write_index_V_0_04_phi_fu_753_p6;
reg   [0:0] ap_phi_mux_barrel_write_index_V_1_03_phi_fu_768_p6;
reg   [0:0] ap_phi_mux_barrel_write_index_V_2_02_phi_fu_783_p6;
reg   [0:0] ap_phi_mux_barrel_write_index_V_3_01_phi_fu_798_p6;
wire   [63:0] zext_ln57_1_fu_847_p1;
wire   [63:0] zext_ln57_2_fu_860_p1;
wire   [63:0] zext_ln57_3_fu_873_p1;
wire   [63:0] zext_ln57_4_fu_886_p1;
wire   [63:0] zext_ln57_fu_1673_p1;
reg   [51:0] barrel_fm_3_1_data_V_fu_382;
wire   [51:0] barrel_fm_3_1_data_V_5_fu_1858_p3;
reg   [51:0] ap_sig_allocacmp_barrel_fm_3_1_data_V_load;
reg   [51:0] barrel_fm_3_1_data_V_3_fu_386;
wire   [51:0] barrel_fm_3_1_data_V_6_fu_1866_p3;
reg   [51:0] ap_sig_allocacmp_barrel_fm_3_1_data_V_3_load;
reg   [51:0] barrel_fm_2_1_data_V_fu_390;
wire   [51:0] barrel_fm_2_1_data_V_5_fu_1815_p3;
reg   [51:0] ap_sig_allocacmp_barrel_fm_2_1_data_V_load;
reg   [51:0] barrel_fm_2_1_data_V_3_fu_394;
wire   [51:0] barrel_fm_2_1_data_V_6_fu_1823_p3;
reg   [51:0] ap_sig_allocacmp_barrel_fm_2_1_data_V_3_load;
reg   [51:0] barrel_fm_1_1_data_V_fu_398;
wire   [51:0] barrel_fm_1_1_data_V_5_fu_1772_p3;
reg   [51:0] ap_sig_allocacmp_barrel_fm_1_1_data_V_load;
reg   [51:0] barrel_fm_1_1_data_V_3_fu_402;
wire   [51:0] barrel_fm_1_1_data_V_6_fu_1780_p3;
reg   [51:0] ap_sig_allocacmp_barrel_fm_1_1_data_V_3_load;
reg   [51:0] barrel_fm_0_1_data_V_fu_406;
wire   [51:0] barrel_fm_0_1_data_V_5_fu_1729_p3;
reg   [51:0] ap_sig_allocacmp_barrel_fm_0_1_data_V_load;
reg   [51:0] barrel_fm_0_1_data_V_3_fu_410;
wire   [51:0] barrel_fm_0_1_data_V_6_fu_1737_p3;
reg   [51:0] ap_sig_allocacmp_barrel_fm_0_1_data_V_3_load;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_4_fu_839_p3;
wire   [7:0] tmp_5_fu_852_p3;
wire   [7:0] tmp_6_fu_865_p3;
wire   [7:0] tmp_7_fu_878_p3;
wire   [51:0] select_ln647_fu_921_p3;
wire   [13:0] p_Result_1_fu_929_p4;
wire   [51:0] select_ln647_1_fu_950_p3;
wire   [13:0] p_Result_68_0_1_fu_958_p4;
wire   [0:0] icmp_ln899_fu_968_p2;
wire   [51:0] select_ln647_2_fu_980_p3;
wire   [13:0] p_Result_68_0_2_fu_988_p4;
wire   [0:0] icmp_ln899_1_fu_998_p2;
wire   [51:0] select_ln647_3_fu_1010_p3;
wire   [13:0] p_Result_68_0_3_fu_1018_p4;
wire   [0:0] icmp_ln899_2_fu_1028_p2;
wire   [0:0] xor_ln899_fu_974_p2;
wire   [0:0] xor_ln899_1_fu_1004_p2;
wire   [0:0] icmp_ln883_1_fu_939_p2;
wire   [0:0] xor_ln899_2_fu_1034_p2;
wire   [0:0] and_ln109_1_fu_1046_p2;
wire   [0:0] xor_ln103_fu_945_p2;
wire   [0:0] and_ln109_3_fu_1052_p2;
wire   [0:0] and_ln109_fu_1040_p2;
wire   [0:0] icmp_ln899_3_fu_1078_p2;
wire   [0:0] icmp_ln899_4_fu_1090_p2;
wire   [0:0] icmp_ln899_5_fu_1102_p2;
wire   [0:0] xor_ln899_3_fu_1084_p2;
wire   [0:0] xor_ln899_4_fu_1096_p2;
wire   [0:0] icmp_ln883_2_fu_1072_p2;
wire   [0:0] xor_ln899_5_fu_1108_p2;
wire   [0:0] and_ln109_6_fu_1120_p2;
wire   [0:0] and_ln109_7_fu_1126_p2;
wire   [0:0] and_ln109_4_fu_1114_p2;
wire   [13:0] select_ln118_fu_1064_p3;
wire   [0:0] icmp_ln899_6_fu_1152_p2;
wire   [0:0] icmp_ln899_7_fu_1164_p2;
wire   [0:0] icmp_ln899_8_fu_1176_p2;
wire   [0:0] xor_ln899_6_fu_1158_p2;
wire   [0:0] xor_ln899_7_fu_1170_p2;
wire   [0:0] icmp_ln883_3_fu_1146_p2;
wire   [0:0] xor_ln899_8_fu_1182_p2;
wire   [0:0] and_ln109_10_fu_1194_p2;
wire   [0:0] and_ln109_12_fu_1200_p2;
wire   [0:0] and_ln109_9_fu_1188_p2;
wire   [13:0] select_ln118_1_fu_1138_p3;
wire   [0:0] icmp_ln899_9_fu_1226_p2;
wire   [0:0] icmp_ln899_10_fu_1238_p2;
wire   [0:0] icmp_ln899_11_fu_1250_p2;
wire   [0:0] xor_ln899_9_fu_1232_p2;
wire   [0:0] xor_ln899_10_fu_1244_p2;
wire   [0:0] icmp_ln883_4_fu_1220_p2;
wire   [0:0] xor_ln899_11_fu_1256_p2;
wire   [0:0] and_ln109_14_fu_1268_p2;
wire   [0:0] and_ln109_15_fu_1274_p2;
wire   [0:0] and_ln109_13_fu_1262_p2;
wire   [13:0] select_ln118_2_fu_1212_p3;
wire   [13:0] lhs_V_fu_1286_p3;
wire   [0:0] icmp_ln883_fu_1298_p2;
wire   [2:0] trunc_ln1_fu_1304_p4;
wire   [6:0] trunc_ln147_fu_1294_p1;
wire   [0:0] xor_ln883_fu_1472_p2;
wire   [6:0] select_ln209_fu_1484_p3;
wire   [0:0] xor_ln883_1_fu_1478_p2;
wire   [0:0] or_ln335_fu_1495_p2;
wire   [6:0] zext_ln700_5_fu_1500_p1;
wire   [0:0] xor_ln883_2_fu_1522_p2;
wire   [6:0] select_ln209_1_fu_1534_p3;
wire   [0:0] xor_ln883_3_fu_1528_p2;
wire   [0:0] or_ln335_1_fu_1545_p2;
wire   [6:0] zext_ln700_6_fu_1550_p1;
wire   [0:0] xor_ln883_4_fu_1572_p2;
wire   [6:0] select_ln209_2_fu_1584_p3;
wire   [0:0] xor_ln883_5_fu_1578_p2;
wire   [0:0] or_ln335_2_fu_1595_p2;
wire   [6:0] zext_ln700_7_fu_1600_p1;
wire   [0:0] xor_ln883_6_fu_1622_p2;
wire   [6:0] select_ln209_3_fu_1634_p3;
wire   [0:0] xor_ln883_7_fu_1628_p2;
wire   [0:0] or_ln335_3_fu_1645_p2;
wire   [6:0] zext_ln700_8_fu_1650_p1;
wire   [9:0] tmp_2_fu_1666_p3;
wire   [51:0] select_ln414_fu_1702_p3;
wire   [51:0] p_Result_7_fu_1710_p5;
wire   [51:0] barrel_fm_0_0_data_V_fu_1722_p3;
wire   [51:0] select_ln414_3_fu_1745_p3;
wire   [51:0] p_Result_10_1_fu_1753_p5;
wire   [51:0] barrel_fm_1_0_data_V_fu_1765_p3;
wire   [51:0] select_ln414_6_fu_1788_p3;
wire   [51:0] p_Result_10_2_fu_1796_p5;
wire   [51:0] barrel_fm_2_0_data_V_fu_1808_p3;
wire   [51:0] select_ln414_9_fu_1831_p3;
wire   [51:0] p_Result_10_3_fu_1839_p5;
wire   [51:0] barrel_fm_3_0_data_V_fu_1851_p3;
wire   [1:0] zext_ln647_1_fu_1917_p1;
wire   [1:0] zext_ln647_fu_1914_p1;
wire   [1:0] add_ln700_fu_1926_p2;
wire   [1:0] zext_ln647_2_fu_1920_p1;
wire   [1:0] zext_ln700_9_fu_1923_p1;
wire   [1:0] add_ln700_1_fu_1936_p2;
wire   [2:0] zext_ln700_11_fu_1942_p1;
wire   [2:0] zext_ln700_10_fu_1932_p1;
wire   [2:0] add_ln700_2_fu_1946_p2;
wire   [1:0] tmp_1_fu_1952_p4;
wire   [55:0] trunc_ln414_fu_1968_p1;
wire   [2:0] zext_ln700_fu_1972_p1;
wire   [2:0] zext_ln700_2_fu_1999_p1;
wire   [2:0] zext_ln700_4_fu_2026_p1;
wire   [2:0] zext_ln700_3_fu_2053_p1;
wire   [9:0] select_ln109_fu_1975_p3;
wire   [6:0] select_ln109_1_fu_1981_p3;
wire   [11:0] select_ln109_2_fu_1987_p3;
wire   [8:0] select_ln109_3_fu_1993_p3;
wire   [45:0] p_Result_6_fu_2100_p7;
wire   [9:0] select_ln109_4_fu_2002_p3;
wire   [6:0] select_ln109_5_fu_2008_p3;
wire   [11:0] select_ln109_6_fu_2014_p3;
wire   [8:0] select_ln109_7_fu_2020_p3;
wire   [45:0] p_Result_144_1_fu_2124_p7;
wire   [9:0] select_ln109_8_fu_2029_p3;
wire   [6:0] select_ln109_9_fu_2035_p3;
wire   [11:0] select_ln109_10_fu_2041_p3;
wire   [8:0] select_ln109_11_fu_2047_p3;
wire   [45:0] p_Result_146_2_fu_2148_p7;
wire   [9:0] select_ln109_12_fu_2056_p3;
wire   [6:0] select_ln109_13_fu_2062_p3;
wire   [11:0] select_ln109_14_fu_2068_p3;
wire   [8:0] select_ln109_15_fu_2074_p3;
wire   [45:0] p_Result_148_3_fu_2172_p7;
wire   [6:0] zext_ln700_1_fu_2196_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_410;
reg    ap_condition_85;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        barrel_mem_index_V_0_012_reg_619 <= barrel_mem_index_0_V_fu_1504_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_mem_index_V_0_012_reg_619 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        barrel_mem_index_V_1_011_reg_634 <= barrel_mem_index_1_V_fu_1554_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_mem_index_V_1_011_reg_634 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        barrel_mem_index_V_2_010_reg_649 <= barrel_mem_index_2_V_fu_1604_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_mem_index_V_2_010_reg_649 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        barrel_mem_index_V_3_09_reg_664 <= barrel_mem_index_3_V_fu_1654_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_mem_index_V_3_09_reg_664 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_read_index_V_0_08_reg_693 <= barrel_read_index_0_V_reg_2483;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_read_index_V_0_08_reg_693 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_read_index_V_1_07_reg_707 <= barrel_read_index_1_V_reg_2503;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_read_index_V_1_07_reg_707 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_read_index_V_2_06_reg_721 <= barrel_read_index_2_V_reg_2523;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_read_index_V_2_06_reg_721 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_read_index_V_3_05_reg_735 <= barrel_read_index_3_V_reg_2543;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_read_index_V_3_05_reg_735 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_write_index_V_0_04_reg_749 <= barrel_write_index_0_V_reg_2498;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_write_index_V_0_04_reg_749 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_write_index_V_1_03_reg_764 <= barrel_write_index_1_V_reg_2518;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_write_index_V_1_03_reg_764 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_write_index_V_2_02_reg_779 <= barrel_write_index_2_V_reg_2538;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_write_index_V_2_02_reg_779 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_write_index_V_3_01_reg_794 <= barrel_write_index_3_V_reg_2558;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        barrel_write_index_V_3_01_reg_794 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_85)) begin
        if ((ap_phi_mux_do_init_phi_fu_579_p6 == 1'd0)) begin
            bx_V23_phi_reg_679 <= ap_phi_mux_bx_V23_rewind_phi_fu_595_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_579_p6 == 1'd1)) begin
            bx_V23_phi_reg_679 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V23_phi_reg_679 <= ap_phi_reg_pp0_iter0_bx_V23_phi_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_575 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_575 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i8_0_i22_reg_605 <= i_reg_2272;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        i8_0_i22_reg_605 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_0275_0_i21_reg_809 <= nTracks_V_fu_2199_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_0275_0_i21_reg_809 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln109_11_reg_2382 <= and_ln109_11_fu_1280_p2;
        and_ln109_2_reg_2349 <= and_ln109_2_fu_1058_p2;
        and_ln109_5_reg_2360 <= and_ln109_5_fu_1132_p2;
        and_ln109_8_reg_2371 <= and_ln109_8_fu_1206_p2;
        barrelFullMatches_0_nentries_0_V_read_reg_2290 <= barrelFullMatches_0_nentries_0_V;
        barrelFullMatches_0_nentries_1_V_read_reg_2285 <= barrelFullMatches_0_nentries_1_V;
        barrelFullMatches_1_nentries_0_V_read_reg_2305 <= barrelFullMatches_1_nentries_0_V;
        barrelFullMatches_1_nentries_1_V_read_reg_2300 <= barrelFullMatches_1_nentries_1_V;
        barrelFullMatches_2_nentries_0_V_read_reg_2320 <= barrelFullMatches_2_nentries_0_V;
        barrelFullMatches_2_nentries_1_V_read_reg_2315 <= barrelFullMatches_2_nentries_1_V;
        barrelFullMatches_3_nentries_0_V_read_reg_2335 <= barrelFullMatches_3_nentries_0_V;
        barrelFullMatches_3_nentries_1_V_read_reg_2330 <= barrelFullMatches_3_nentries_1_V;
        bx_V23_phi_reg_679_pp0_iter1_reg <= bx_V23_phi_reg_679;
        empty_V_reg_2263 <= empty_V_fu_823_p2;
        icmp_ln87_reg_2345 <= icmp_ln87_fu_891_p2;
        icmp_ln87_reg_2345_pp0_iter1_reg <= icmp_ln87_reg_2345;
        icmp_ln887_1_reg_2508 <= icmp_ln887_1_fu_1539_p2;
        icmp_ln887_2_reg_2528 <= icmp_ln887_2_fu_1589_p2;
        icmp_ln887_3_reg_2548 <= icmp_ln887_3_fu_1639_p2;
        icmp_ln887_reg_2488 <= icmp_ln887_fu_1489_p2;
        p_Result_2_reg_2403 <= {{select_ln647_fu_921_p3[37:28]}};
        p_Result_3_reg_2408 <= {{select_ln647_fu_921_p3[27:21]}};
        p_Result_4_reg_2413 <= {{select_ln647_fu_921_p3[20:9]}};
        p_Result_78_1_reg_2423 <= {{select_ln647_1_fu_950_p3[37:28]}};
        p_Result_78_2_reg_2443 <= {{select_ln647_2_fu_980_p3[37:28]}};
        p_Result_78_3_reg_2463 <= {{select_ln647_3_fu_1010_p3[37:28]}};
        p_Result_79_1_reg_2428 <= {{select_ln647_1_fu_950_p3[27:21]}};
        p_Result_79_2_reg_2448 <= {{select_ln647_2_fu_980_p3[27:21]}};
        p_Result_79_3_reg_2468 <= {{select_ln647_3_fu_1010_p3[27:21]}};
        p_Result_80_1_reg_2433 <= {{select_ln647_1_fu_950_p3[20:9]}};
        p_Result_80_2_reg_2453 <= {{select_ln647_2_fu_980_p3[20:9]}};
        p_Result_80_3_reg_2473 <= {{select_ln647_3_fu_1010_p3[20:9]}};
        select_ln147_reg_2398 <= select_ln147_fu_1322_p3;
        select_ln883_reg_2393 <= select_ln883_fu_1314_p3;
        trunc_ln209_reg_2277 <= trunc_ln209_fu_835_p1;
        trunc_ln647_1_reg_2438 <= trunc_ln647_1_fu_1394_p1;
        trunc_ln647_2_reg_2458 <= trunc_ln647_2_fu_1428_p1;
        trunc_ln647_3_reg_2478 <= trunc_ln647_3_fu_1462_p1;
        trunc_ln647_reg_2418 <= trunc_ln647_fu_1360_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln109_11_reg_2382_pp0_iter2_reg <= and_ln109_11_reg_2382;
        and_ln109_11_reg_2382_pp0_iter3_reg <= and_ln109_11_reg_2382_pp0_iter2_reg;
        and_ln109_2_reg_2349_pp0_iter2_reg <= and_ln109_2_reg_2349;
        and_ln109_2_reg_2349_pp0_iter3_reg <= and_ln109_2_reg_2349_pp0_iter2_reg;
        and_ln109_5_reg_2360_pp0_iter2_reg <= and_ln109_5_reg_2360;
        and_ln109_5_reg_2360_pp0_iter3_reg <= and_ln109_5_reg_2360_pp0_iter2_reg;
        and_ln109_8_reg_2371_pp0_iter2_reg <= and_ln109_8_reg_2371;
        and_ln109_8_reg_2371_pp0_iter3_reg <= and_ln109_8_reg_2371_pp0_iter2_reg;
        bx_V23_phi_reg_679_pp0_iter2_reg <= bx_V23_phi_reg_679_pp0_iter1_reg;
        icmp_ln87_reg_2345_pp0_iter2_reg <= icmp_ln87_reg_2345_pp0_iter1_reg;
        icmp_ln87_reg_2345_pp0_iter3_reg <= icmp_ln87_reg_2345_pp0_iter2_reg;
        icmp_ln891_reg_2568 <= icmp_ln891_fu_1962_p2;
        p_Result_2_reg_2403_pp0_iter2_reg <= p_Result_2_reg_2403;
        p_Result_2_reg_2403_pp0_iter3_reg <= p_Result_2_reg_2403_pp0_iter2_reg;
        p_Result_3_reg_2408_pp0_iter2_reg <= p_Result_3_reg_2408;
        p_Result_3_reg_2408_pp0_iter3_reg <= p_Result_3_reg_2408_pp0_iter2_reg;
        p_Result_4_reg_2413_pp0_iter2_reg <= p_Result_4_reg_2413;
        p_Result_4_reg_2413_pp0_iter3_reg <= p_Result_4_reg_2413_pp0_iter2_reg;
        p_Result_78_1_reg_2423_pp0_iter2_reg <= p_Result_78_1_reg_2423;
        p_Result_78_1_reg_2423_pp0_iter3_reg <= p_Result_78_1_reg_2423_pp0_iter2_reg;
        p_Result_78_2_reg_2443_pp0_iter2_reg <= p_Result_78_2_reg_2443;
        p_Result_78_2_reg_2443_pp0_iter3_reg <= p_Result_78_2_reg_2443_pp0_iter2_reg;
        p_Result_78_3_reg_2463_pp0_iter2_reg <= p_Result_78_3_reg_2463;
        p_Result_78_3_reg_2463_pp0_iter3_reg <= p_Result_78_3_reg_2463_pp0_iter2_reg;
        p_Result_79_1_reg_2428_pp0_iter2_reg <= p_Result_79_1_reg_2428;
        p_Result_79_1_reg_2428_pp0_iter3_reg <= p_Result_79_1_reg_2428_pp0_iter2_reg;
        p_Result_79_2_reg_2448_pp0_iter2_reg <= p_Result_79_2_reg_2448;
        p_Result_79_2_reg_2448_pp0_iter3_reg <= p_Result_79_2_reg_2448_pp0_iter2_reg;
        p_Result_79_3_reg_2468_pp0_iter2_reg <= p_Result_79_3_reg_2468;
        p_Result_79_3_reg_2468_pp0_iter3_reg <= p_Result_79_3_reg_2468_pp0_iter2_reg;
        p_Result_80_1_reg_2433_pp0_iter2_reg <= p_Result_80_1_reg_2433;
        p_Result_80_1_reg_2433_pp0_iter3_reg <= p_Result_80_1_reg_2433_pp0_iter2_reg;
        p_Result_80_2_reg_2453_pp0_iter2_reg <= p_Result_80_2_reg_2453;
        p_Result_80_2_reg_2453_pp0_iter3_reg <= p_Result_80_2_reg_2453_pp0_iter2_reg;
        p_Result_80_3_reg_2473_pp0_iter2_reg <= p_Result_80_3_reg_2473;
        p_Result_80_3_reg_2473_pp0_iter3_reg <= p_Result_80_3_reg_2473_pp0_iter2_reg;
        select_ln883_reg_2393_pp0_iter2_reg <= select_ln883_reg_2393;
        select_ln883_reg_2393_pp0_iter3_reg <= select_ln883_reg_2393_pp0_iter2_reg;
        trunc_ln647_1_reg_2438_pp0_iter2_reg <= trunc_ln647_1_reg_2438;
        trunc_ln647_1_reg_2438_pp0_iter3_reg <= trunc_ln647_1_reg_2438_pp0_iter2_reg;
        trunc_ln647_2_reg_2458_pp0_iter2_reg <= trunc_ln647_2_reg_2458;
        trunc_ln647_2_reg_2458_pp0_iter3_reg <= trunc_ln647_2_reg_2458_pp0_iter2_reg;
        trunc_ln647_3_reg_2478_pp0_iter2_reg <= trunc_ln647_3_reg_2478;
        trunc_ln647_3_reg_2478_pp0_iter3_reg <= trunc_ln647_3_reg_2478_pp0_iter2_reg;
        trunc_ln647_reg_2418_pp0_iter2_reg <= trunc_ln647_reg_2418;
        trunc_ln647_reg_2418_pp0_iter3_reg <= trunc_ln647_reg_2418_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        barrel_fm_0_1_data_V_3_fu_410 <= barrel_fm_0_1_data_V_6_fu_1737_p3;
        barrel_fm_0_1_data_V_fu_406 <= barrel_fm_0_1_data_V_5_fu_1729_p3;
        barrel_fm_1_1_data_V_3_fu_402 <= barrel_fm_1_1_data_V_6_fu_1780_p3;
        barrel_fm_1_1_data_V_fu_398 <= barrel_fm_1_1_data_V_5_fu_1772_p3;
        barrel_fm_2_1_data_V_3_fu_394 <= barrel_fm_2_1_data_V_6_fu_1823_p3;
        barrel_fm_2_1_data_V_fu_390 <= barrel_fm_2_1_data_V_5_fu_1815_p3;
        barrel_fm_3_1_data_V_3_fu_386 <= barrel_fm_3_1_data_V_6_fu_1866_p3;
        barrel_fm_3_1_data_V_fu_382 <= barrel_fm_3_1_data_V_5_fu_1858_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        barrel_read_index_0_V_reg_2483 <= barrel_read_index_0_V_fu_1466_p2;
        barrel_read_index_1_V_reg_2503 <= barrel_read_index_1_V_fu_1516_p2;
        barrel_read_index_2_V_reg_2523 <= barrel_read_index_2_V_fu_1566_p2;
        barrel_read_index_3_V_reg_2543 <= barrel_read_index_3_V_fu_1616_p2;
        barrel_write_index_0_V_reg_2498 <= barrel_write_index_0_V_fu_1510_p2;
        barrel_write_index_1_V_reg_2518 <= barrel_write_index_1_V_fu_1560_p2;
        barrel_write_index_2_V_reg_2538 <= barrel_write_index_2_V_fu_1610_p2;
        barrel_write_index_3_V_reg_2558 <= barrel_write_index_3_V_fu_1660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V23_rewind_reg_591 <= bx_V23_phi_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V23_phi_reg_679_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_2272 <= i_fu_829_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_410)) begin
        if ((icmp_ln87_reg_2345 == 1'd1)) begin
            ap_phi_mux_barrel_mem_index_V_0_012_phi_fu_623_p6 = 7'd0;
        end else if ((icmp_ln87_reg_2345 == 1'd0)) begin
            ap_phi_mux_barrel_mem_index_V_0_012_phi_fu_623_p6 = barrel_mem_index_0_V_fu_1504_p2;
        end else begin
            ap_phi_mux_barrel_mem_index_V_0_012_phi_fu_623_p6 = barrel_mem_index_V_0_012_reg_619;
        end
    end else begin
        ap_phi_mux_barrel_mem_index_V_0_012_phi_fu_623_p6 = barrel_mem_index_V_0_012_reg_619;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_410)) begin
        if ((icmp_ln87_reg_2345 == 1'd1)) begin
            ap_phi_mux_barrel_mem_index_V_1_011_phi_fu_638_p6 = 7'd0;
        end else if ((icmp_ln87_reg_2345 == 1'd0)) begin
            ap_phi_mux_barrel_mem_index_V_1_011_phi_fu_638_p6 = barrel_mem_index_1_V_fu_1554_p2;
        end else begin
            ap_phi_mux_barrel_mem_index_V_1_011_phi_fu_638_p6 = barrel_mem_index_V_1_011_reg_634;
        end
    end else begin
        ap_phi_mux_barrel_mem_index_V_1_011_phi_fu_638_p6 = barrel_mem_index_V_1_011_reg_634;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_410)) begin
        if ((icmp_ln87_reg_2345 == 1'd1)) begin
            ap_phi_mux_barrel_mem_index_V_2_010_phi_fu_653_p6 = 7'd0;
        end else if ((icmp_ln87_reg_2345 == 1'd0)) begin
            ap_phi_mux_barrel_mem_index_V_2_010_phi_fu_653_p6 = barrel_mem_index_2_V_fu_1604_p2;
        end else begin
            ap_phi_mux_barrel_mem_index_V_2_010_phi_fu_653_p6 = barrel_mem_index_V_2_010_reg_649;
        end
    end else begin
        ap_phi_mux_barrel_mem_index_V_2_010_phi_fu_653_p6 = barrel_mem_index_V_2_010_reg_649;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_410)) begin
        if ((icmp_ln87_reg_2345 == 1'd1)) begin
            ap_phi_mux_barrel_mem_index_V_3_09_phi_fu_668_p6 = 7'd0;
        end else if ((icmp_ln87_reg_2345 == 1'd0)) begin
            ap_phi_mux_barrel_mem_index_V_3_09_phi_fu_668_p6 = barrel_mem_index_3_V_fu_1654_p2;
        end else begin
            ap_phi_mux_barrel_mem_index_V_3_09_phi_fu_668_p6 = barrel_mem_index_V_3_09_reg_664;
        end
    end else begin
        ap_phi_mux_barrel_mem_index_V_3_09_phi_fu_668_p6 = barrel_mem_index_V_3_09_reg_664;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_barrel_read_index_V_0_08_phi_fu_697_p6 = 1'd0;
        end else if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_barrel_read_index_V_0_08_phi_fu_697_p6 = barrel_read_index_0_V_reg_2483;
        end else begin
            ap_phi_mux_barrel_read_index_V_0_08_phi_fu_697_p6 = barrel_read_index_V_0_08_reg_693;
        end
    end else begin
        ap_phi_mux_barrel_read_index_V_0_08_phi_fu_697_p6 = barrel_read_index_V_0_08_reg_693;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_barrel_read_index_V_1_07_phi_fu_711_p6 = 1'd0;
        end else if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_barrel_read_index_V_1_07_phi_fu_711_p6 = barrel_read_index_1_V_reg_2503;
        end else begin
            ap_phi_mux_barrel_read_index_V_1_07_phi_fu_711_p6 = barrel_read_index_V_1_07_reg_707;
        end
    end else begin
        ap_phi_mux_barrel_read_index_V_1_07_phi_fu_711_p6 = barrel_read_index_V_1_07_reg_707;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_barrel_read_index_V_2_06_phi_fu_725_p6 = 1'd0;
        end else if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_barrel_read_index_V_2_06_phi_fu_725_p6 = barrel_read_index_2_V_reg_2523;
        end else begin
            ap_phi_mux_barrel_read_index_V_2_06_phi_fu_725_p6 = barrel_read_index_V_2_06_reg_721;
        end
    end else begin
        ap_phi_mux_barrel_read_index_V_2_06_phi_fu_725_p6 = barrel_read_index_V_2_06_reg_721;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_barrel_read_index_V_3_05_phi_fu_739_p6 = 1'd0;
        end else if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_barrel_read_index_V_3_05_phi_fu_739_p6 = barrel_read_index_3_V_reg_2543;
        end else begin
            ap_phi_mux_barrel_read_index_V_3_05_phi_fu_739_p6 = barrel_read_index_V_3_05_reg_735;
        end
    end else begin
        ap_phi_mux_barrel_read_index_V_3_05_phi_fu_739_p6 = barrel_read_index_V_3_05_reg_735;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_barrel_write_index_V_0_04_phi_fu_753_p6 = 1'd0;
        end else if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_barrel_write_index_V_0_04_phi_fu_753_p6 = barrel_write_index_0_V_reg_2498;
        end else begin
            ap_phi_mux_barrel_write_index_V_0_04_phi_fu_753_p6 = barrel_write_index_V_0_04_reg_749;
        end
    end else begin
        ap_phi_mux_barrel_write_index_V_0_04_phi_fu_753_p6 = barrel_write_index_V_0_04_reg_749;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_barrel_write_index_V_1_03_phi_fu_768_p6 = 1'd0;
        end else if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_barrel_write_index_V_1_03_phi_fu_768_p6 = barrel_write_index_1_V_reg_2518;
        end else begin
            ap_phi_mux_barrel_write_index_V_1_03_phi_fu_768_p6 = barrel_write_index_V_1_03_reg_764;
        end
    end else begin
        ap_phi_mux_barrel_write_index_V_1_03_phi_fu_768_p6 = barrel_write_index_V_1_03_reg_764;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_barrel_write_index_V_2_02_phi_fu_783_p6 = 1'd0;
        end else if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_barrel_write_index_V_2_02_phi_fu_783_p6 = barrel_write_index_2_V_reg_2538;
        end else begin
            ap_phi_mux_barrel_write_index_V_2_02_phi_fu_783_p6 = barrel_write_index_V_2_02_reg_779;
        end
    end else begin
        ap_phi_mux_barrel_write_index_V_2_02_phi_fu_783_p6 = barrel_write_index_V_2_02_reg_779;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_barrel_write_index_V_3_01_phi_fu_798_p6 = 1'd0;
        end else if ((icmp_ln87_reg_2345_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_barrel_write_index_V_3_01_phi_fu_798_p6 = barrel_write_index_3_V_reg_2558;
        end else begin
            ap_phi_mux_barrel_write_index_V_3_01_phi_fu_798_p6 = barrel_write_index_V_3_01_reg_794;
        end
    end else begin
        ap_phi_mux_barrel_write_index_V_3_01_phi_fu_798_p6 = barrel_write_index_V_3_01_reg_794;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_579_p6 == 1'd0)) begin
        ap_phi_mux_bx_V23_phi_phi_fu_684_p4 = ap_phi_mux_bx_V23_rewind_phi_fu_595_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_579_p6 == 1'd1)) begin
        ap_phi_mux_bx_V23_phi_phi_fu_684_p4 = bx_V;
    end else begin
        ap_phi_mux_bx_V23_phi_phi_fu_684_p4 = ap_phi_reg_pp0_iter0_bx_V23_phi_reg_679;
    end
end

always @ (*) begin
    if (((icmp_ln87_reg_2345 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_bx_V23_rewind_phi_fu_595_p6 = bx_V23_phi_reg_679;
    end else begin
        ap_phi_mux_bx_V23_rewind_phi_fu_595_p6 = bx_V23_rewind_reg_591;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_410)) begin
        if ((icmp_ln87_reg_2345 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_579_p6 = 1'd1;
        end else if ((icmp_ln87_reg_2345 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_579_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_579_p6 = do_init_reg_575;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_579_p6 = do_init_reg_575;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_410)) begin
        if ((icmp_ln87_reg_2345 == 1'd1)) begin
            ap_phi_mux_i8_0_i22_phi_fu_609_p6 = 7'd0;
        end else if ((icmp_ln87_reg_2345 == 1'd0)) begin
            ap_phi_mux_i8_0_i22_phi_fu_609_p6 = i_reg_2272;
        end else begin
            ap_phi_mux_i8_0_i22_phi_fu_609_p6 = i8_0_i22_reg_605;
        end
    end else begin
        ap_phi_mux_i8_0_i22_phi_fu_609_p6 = i8_0_i22_reg_605;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_fu_891_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_barrel_fm_0_1_data_V_3_load = barrel_fm_0_1_data_V_6_fu_1737_p3;
    end else begin
        ap_sig_allocacmp_barrel_fm_0_1_data_V_3_load = barrel_fm_0_1_data_V_3_fu_410;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_barrel_fm_0_1_data_V_load = barrel_fm_0_1_data_V_5_fu_1729_p3;
    end else begin
        ap_sig_allocacmp_barrel_fm_0_1_data_V_load = barrel_fm_0_1_data_V_fu_406;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_barrel_fm_1_1_data_V_3_load = barrel_fm_1_1_data_V_6_fu_1780_p3;
    end else begin
        ap_sig_allocacmp_barrel_fm_1_1_data_V_3_load = barrel_fm_1_1_data_V_3_fu_402;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_barrel_fm_1_1_data_V_load = barrel_fm_1_1_data_V_5_fu_1772_p3;
    end else begin
        ap_sig_allocacmp_barrel_fm_1_1_data_V_load = barrel_fm_1_1_data_V_fu_398;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_barrel_fm_2_1_data_V_3_load = barrel_fm_2_1_data_V_6_fu_1823_p3;
    end else begin
        ap_sig_allocacmp_barrel_fm_2_1_data_V_3_load = barrel_fm_2_1_data_V_3_fu_394;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_barrel_fm_2_1_data_V_load = barrel_fm_2_1_data_V_5_fu_1815_p3;
    end else begin
        ap_sig_allocacmp_barrel_fm_2_1_data_V_load = barrel_fm_2_1_data_V_fu_390;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_barrel_fm_3_1_data_V_3_load = barrel_fm_3_1_data_V_6_fu_1866_p3;
    end else begin
        ap_sig_allocacmp_barrel_fm_3_1_data_V_3_load = barrel_fm_3_1_data_V_3_fu_386;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_barrel_fm_3_1_data_V_load = barrel_fm_3_1_data_V_5_fu_1858_p3;
    end else begin
        ap_sig_allocacmp_barrel_fm_3_1_data_V_load = barrel_fm_3_1_data_V_fu_382;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        barrelFullMatches_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        barrelFullMatches_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        barrelFullMatches_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        barrelFullMatches_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        barrelFullMatches_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        barrelFullMatches_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        barrelFullMatches_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        barrelFullMatches_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        barrelStubWords_0_V_blk_n = barrelStubWords_0_V_full_n;
    end else begin
        barrelStubWords_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        barrelStubWords_0_V_write = 1'b1;
    end else begin
        barrelStubWords_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        barrelStubWords_1_V_blk_n = barrelStubWords_1_V_full_n;
    end else begin
        barrelStubWords_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        barrelStubWords_1_V_write = 1'b1;
    end else begin
        barrelStubWords_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        barrelStubWords_2_V_blk_n = barrelStubWords_2_V_full_n;
    end else begin
        barrelStubWords_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        barrelStubWords_2_V_write = 1'b1;
    end else begin
        barrelStubWords_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        barrelStubWords_3_V_blk_n = barrelStubWords_3_V_full_n;
    end else begin
        barrelStubWords_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        barrelStubWords_3_V_write = 1'b1;
    end else begin
        barrelStubWords_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2345_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        trackWord_V_blk_n = trackWord_V_full_n;
    end else begin
        trackWord_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_2568 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        trackWord_V_write = 1'b1;
    end else begin
        trackWord_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        trackletParameters_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        trackletParameters_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_1936_p2 = (zext_ln647_2_fu_1920_p1 + zext_ln700_9_fu_1923_p1);

assign add_ln700_2_fu_1946_p2 = (zext_ln700_11_fu_1942_p1 + zext_ln700_10_fu_1932_p1);

assign add_ln700_fu_1926_p2 = (zext_ln647_1_fu_1917_p1 + zext_ln647_fu_1914_p1);

assign and_ln109_10_fu_1194_p2 = (xor_ln899_8_fu_1182_p2 & icmp_ln883_3_fu_1146_p2);

assign and_ln109_11_fu_1280_p2 = (and_ln109_15_fu_1274_p2 & and_ln109_13_fu_1262_p2);

assign and_ln109_12_fu_1200_p2 = (xor_ln103_fu_945_p2 & and_ln109_10_fu_1194_p2);

assign and_ln109_13_fu_1262_p2 = (xor_ln899_9_fu_1232_p2 & xor_ln899_10_fu_1244_p2);

assign and_ln109_14_fu_1268_p2 = (xor_ln899_11_fu_1256_p2 & icmp_ln883_4_fu_1220_p2);

assign and_ln109_15_fu_1274_p2 = (xor_ln103_fu_945_p2 & and_ln109_14_fu_1268_p2);

assign and_ln109_1_fu_1046_p2 = (xor_ln899_2_fu_1034_p2 & icmp_ln883_1_fu_939_p2);

assign and_ln109_2_fu_1058_p2 = (and_ln109_fu_1040_p2 & and_ln109_3_fu_1052_p2);

assign and_ln109_3_fu_1052_p2 = (xor_ln103_fu_945_p2 & and_ln109_1_fu_1046_p2);

assign and_ln109_4_fu_1114_p2 = (xor_ln899_4_fu_1096_p2 & xor_ln899_3_fu_1084_p2);

assign and_ln109_5_fu_1132_p2 = (and_ln109_7_fu_1126_p2 & and_ln109_4_fu_1114_p2);

assign and_ln109_6_fu_1120_p2 = (xor_ln899_5_fu_1108_p2 & icmp_ln883_2_fu_1072_p2);

assign and_ln109_7_fu_1126_p2 = (xor_ln103_fu_945_p2 & and_ln109_6_fu_1120_p2);

assign and_ln109_8_fu_1206_p2 = (and_ln109_9_fu_1188_p2 & and_ln109_12_fu_1200_p2);

assign and_ln109_9_fu_1188_p2 = (xor_ln899_7_fu_1170_p2 & xor_ln899_6_fu_1158_p2);

assign and_ln109_fu_1040_p2 = (xor_ln899_fu_974_p2 & xor_ln899_1_fu_1004_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & ((bx_o_V_1_ack_in == 1'b0) | ((barrelStubWords_3_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_2_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_1_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_0_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((trackWord_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & ((bx_o_V_1_ack_in == 1'b0) | ((barrelStubWords_3_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_2_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_1_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_0_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((trackWord_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & ((bx_o_V_1_ack_in == 1'b0) | ((barrelStubWords_3_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_2_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_1_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_0_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((trackWord_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((bx_o_V_1_ack_in == 1'b0) | ((barrelStubWords_3_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_2_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_1_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((barrelStubWords_0_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)) | ((trackWord_V_full_n == 1'b0) & (icmp_ln891_reg_2568 == 1'd1)));
end

always @ (*) begin
    ap_condition_410 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_85 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V23_phi_reg_679 = 'bx;

assign barrelFullMatches_0_dataarray_data_V_address0 = zext_ln57_1_fu_847_p1;

assign barrelFullMatches_1_dataarray_data_V_address0 = zext_ln57_2_fu_860_p1;

assign barrelFullMatches_2_dataarray_data_V_address0 = zext_ln57_3_fu_873_p1;

assign barrelFullMatches_3_dataarray_data_V_address0 = zext_ln57_4_fu_886_p1;

assign barrelStubWords_0_V_din = ((and_ln109_2_reg_2349_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_6_fu_2100_p7 : 46'd0);

assign barrelStubWords_1_V_din = ((and_ln109_5_reg_2360_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_144_1_fu_2124_p7 : 46'd0);

assign barrelStubWords_2_V_din = ((and_ln109_8_reg_2371_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_146_2_fu_2148_p7 : 46'd0);

assign barrelStubWords_3_V_din = ((and_ln109_11_reg_2382_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_148_3_fu_2172_p7 : 46'd0);

assign barrel_fm_0_0_data_V_fu_1722_p3 = ((icmp_ln887_reg_2488[0:0] === 1'b1) ? barrelFullMatches_0_dataarray_data_V_q0 : p_Result_7_fu_1710_p5);

assign barrel_fm_0_1_data_V_5_fu_1729_p3 = ((barrel_write_index_V_0_04_reg_749[0:0] === 1'b1) ? barrel_fm_0_0_data_V_fu_1722_p3 : barrel_fm_0_1_data_V_fu_406);

assign barrel_fm_0_1_data_V_6_fu_1737_p3 = ((barrel_write_index_V_0_04_reg_749[0:0] === 1'b1) ? barrel_fm_0_1_data_V_3_fu_410 : barrel_fm_0_0_data_V_fu_1722_p3);

assign barrel_fm_1_0_data_V_fu_1765_p3 = ((icmp_ln887_1_reg_2508[0:0] === 1'b1) ? barrelFullMatches_1_dataarray_data_V_q0 : p_Result_10_1_fu_1753_p5);

assign barrel_fm_1_1_data_V_5_fu_1772_p3 = ((barrel_write_index_V_1_03_reg_764[0:0] === 1'b1) ? barrel_fm_1_0_data_V_fu_1765_p3 : barrel_fm_1_1_data_V_fu_398);

assign barrel_fm_1_1_data_V_6_fu_1780_p3 = ((barrel_write_index_V_1_03_reg_764[0:0] === 1'b1) ? barrel_fm_1_1_data_V_3_fu_402 : barrel_fm_1_0_data_V_fu_1765_p3);

assign barrel_fm_2_0_data_V_fu_1808_p3 = ((icmp_ln887_2_reg_2528[0:0] === 1'b1) ? barrelFullMatches_2_dataarray_data_V_q0 : p_Result_10_2_fu_1796_p5);

assign barrel_fm_2_1_data_V_5_fu_1815_p3 = ((barrel_write_index_V_2_02_reg_779[0:0] === 1'b1) ? barrel_fm_2_0_data_V_fu_1808_p3 : barrel_fm_2_1_data_V_fu_390);

assign barrel_fm_2_1_data_V_6_fu_1823_p3 = ((barrel_write_index_V_2_02_reg_779[0:0] === 1'b1) ? barrel_fm_2_1_data_V_3_fu_394 : barrel_fm_2_0_data_V_fu_1808_p3);

assign barrel_fm_3_0_data_V_fu_1851_p3 = ((icmp_ln887_3_reg_2548[0:0] === 1'b1) ? barrelFullMatches_3_dataarray_data_V_q0 : p_Result_10_3_fu_1839_p5);

assign barrel_fm_3_1_data_V_5_fu_1858_p3 = ((barrel_write_index_V_3_01_reg_794[0:0] === 1'b1) ? barrel_fm_3_0_data_V_fu_1851_p3 : barrel_fm_3_1_data_V_fu_382);

assign barrel_fm_3_1_data_V_6_fu_1866_p3 = ((barrel_write_index_V_3_01_reg_794[0:0] === 1'b1) ? barrel_fm_3_1_data_V_3_fu_386 : barrel_fm_3_0_data_V_fu_1851_p3);

assign barrel_mem_index_0_V_fu_1504_p2 = (zext_ln700_5_fu_1500_p1 + barrel_mem_index_V_0_012_reg_619);

assign barrel_mem_index_1_V_fu_1554_p2 = (zext_ln700_6_fu_1550_p1 + barrel_mem_index_V_1_011_reg_634);

assign barrel_mem_index_2_V_fu_1604_p2 = (zext_ln700_7_fu_1600_p1 + barrel_mem_index_V_2_010_reg_649);

assign barrel_mem_index_3_V_fu_1654_p2 = (zext_ln700_8_fu_1650_p1 + barrel_mem_index_V_3_09_reg_664);

assign barrel_read_index_0_V_fu_1466_p2 = (ap_phi_mux_barrel_read_index_V_0_08_phi_fu_697_p6 ^ and_ln109_2_fu_1058_p2);

assign barrel_read_index_1_V_fu_1516_p2 = (ap_phi_mux_barrel_read_index_V_1_07_phi_fu_711_p6 ^ and_ln109_5_fu_1132_p2);

assign barrel_read_index_2_V_fu_1566_p2 = (ap_phi_mux_barrel_read_index_V_2_06_phi_fu_725_p6 ^ and_ln109_8_fu_1206_p2);

assign barrel_read_index_3_V_fu_1616_p2 = (ap_phi_mux_barrel_read_index_V_3_05_phi_fu_739_p6 ^ and_ln109_11_fu_1280_p2);

assign barrel_write_index_0_V_fu_1510_p2 = (or_ln335_fu_1495_p2 ^ ap_phi_mux_barrel_write_index_V_0_04_phi_fu_753_p6);

assign barrel_write_index_1_V_fu_1560_p2 = (or_ln335_1_fu_1545_p2 ^ ap_phi_mux_barrel_write_index_V_1_03_phi_fu_768_p6);

assign barrel_write_index_2_V_fu_1610_p2 = (or_ln335_2_fu_1595_p2 ^ ap_phi_mux_barrel_write_index_V_2_02_phi_fu_783_p6);

assign barrel_write_index_3_V_fu_1660_p2 = (or_ln335_3_fu_1645_p2 ^ ap_phi_mux_barrel_write_index_V_3_01_phi_fu_798_p6);

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign empty_V_fu_823_p2 = ((ap_phi_mux_i8_0_i22_phi_fu_609_p6 == 7'd0) ? 1'b1 : 1'b0);

assign i_fu_829_p2 = (7'd1 + ap_phi_mux_i8_0_i22_phi_fu_609_p6);

assign icmp_ln87_fu_891_p2 = ((ap_phi_mux_i8_0_i22_phi_fu_609_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln883_1_fu_939_p2 = ((p_Result_1_fu_929_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln883_2_fu_1072_p2 = ((p_Result_68_0_1_fu_958_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln883_3_fu_1146_p2 = ((p_Result_68_0_2_fu_988_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln883_4_fu_1220_p2 = ((p_Result_68_0_3_fu_1018_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_1298_p2 = ((lhs_V_fu_1286_p3 == 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_1539_p2 = ((barrel_mem_index_V_1_011_reg_634 < select_ln209_1_fu_1534_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_1589_p2 = ((barrel_mem_index_V_2_010_reg_649 < select_ln209_2_fu_1584_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_1639_p2 = ((barrel_mem_index_V_3_09_reg_664 < select_ln209_3_fu_1634_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1489_p2 = ((barrel_mem_index_V_0_012_reg_619 < select_ln209_fu_1484_p3) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1962_p2 = ((tmp_1_fu_1952_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_1238_p2 = ((p_Result_68_0_1_fu_958_p4 < p_Result_68_0_3_fu_1018_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_1250_p2 = ((p_Result_68_0_2_fu_988_p4 < p_Result_68_0_3_fu_1018_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_998_p2 = ((p_Result_68_0_2_fu_988_p4 < p_Result_1_fu_929_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_1028_p2 = ((p_Result_68_0_3_fu_1018_p4 < p_Result_1_fu_929_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_1078_p2 = ((p_Result_1_fu_929_p4 < p_Result_68_0_1_fu_958_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_1090_p2 = ((p_Result_68_0_2_fu_988_p4 < p_Result_68_0_1_fu_958_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_1102_p2 = ((p_Result_68_0_3_fu_1018_p4 < p_Result_68_0_1_fu_958_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_1152_p2 = ((p_Result_1_fu_929_p4 < p_Result_68_0_2_fu_988_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_1164_p2 = ((p_Result_68_0_1_fu_958_p4 < p_Result_68_0_2_fu_988_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_1176_p2 = ((p_Result_68_0_3_fu_1018_p4 < p_Result_68_0_2_fu_988_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_1226_p2 = ((p_Result_1_fu_929_p4 < p_Result_68_0_3_fu_1018_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_968_p2 = ((p_Result_68_0_1_fu_958_p4 < p_Result_1_fu_929_p4) ? 1'b1 : 1'b0);

assign lhs_V_fu_1286_p3 = ((and_ln109_11_fu_1280_p2[0:0] === 1'b1) ? p_Result_68_0_3_fu_1018_p4 : select_ln118_2_fu_1212_p3);

assign nTracks_V_fu_2199_p2 = (zext_ln700_1_fu_2196_p1 + p_0275_0_i21_reg_809);

assign or_ln335_1_fu_1545_p2 = (xor_ln883_3_fu_1528_p2 | empty_V_reg_2263);

assign or_ln335_2_fu_1595_p2 = (xor_ln883_5_fu_1578_p2 | empty_V_reg_2263);

assign or_ln335_3_fu_1645_p2 = (xor_ln883_7_fu_1628_p2 | empty_V_reg_2263);

assign or_ln335_fu_1495_p2 = (xor_ln883_1_fu_1478_p2 | empty_V_reg_2263);

assign p_Result_10_1_fu_1753_p5 = {{14'd16383}, {select_ln414_3_fu_1745_p3[37:0]}};

assign p_Result_10_2_fu_1796_p5 = {{14'd16383}, {select_ln414_6_fu_1788_p3[37:0]}};

assign p_Result_10_3_fu_1839_p5 = {{14'd16383}, {select_ln414_9_fu_1831_p3[37:0]}};

assign p_Result_144_1_fu_2124_p7 = {{{{{{{{{{1'd1}, {p_0275_0_i21_reg_809}}}, {select_ln109_4_fu_2002_p3}}}, {select_ln109_5_fu_2008_p3}}}, {select_ln109_6_fu_2014_p3}}}, {select_ln109_7_fu_2020_p3}};

assign p_Result_146_2_fu_2148_p7 = {{{{{{{{{{1'd1}, {p_0275_0_i21_reg_809}}}, {select_ln109_8_fu_2029_p3}}}, {select_ln109_9_fu_2035_p3}}}, {select_ln109_10_fu_2041_p3}}}, {select_ln109_11_fu_2047_p3}};

assign p_Result_148_3_fu_2172_p7 = {{{{{{{{{{1'd1}, {p_0275_0_i21_reg_809}}}, {select_ln109_12_fu_2056_p3}}}, {select_ln109_13_fu_2062_p3}}}, {select_ln109_14_fu_2068_p3}}}, {select_ln109_15_fu_2074_p3}};

assign p_Result_1_fu_929_p4 = {{select_ln647_fu_921_p3[51:38]}};

assign p_Result_68_0_1_fu_958_p4 = {{select_ln647_1_fu_950_p3[51:38]}};

assign p_Result_68_0_2_fu_988_p4 = {{select_ln647_2_fu_980_p3[51:38]}};

assign p_Result_68_0_3_fu_1018_p4 = {{select_ln647_3_fu_1010_p3[51:38]}};

assign p_Result_6_fu_2100_p7 = {{{{{{{{{{1'd1}, {p_0275_0_i21_reg_809}}}, {select_ln109_fu_1975_p3}}}, {select_ln109_1_fu_1981_p3}}}, {select_ln109_2_fu_1987_p3}}}, {select_ln109_3_fu_1993_p3}};

assign p_Result_7_fu_1710_p5 = {{14'd16383}, {select_ln414_fu_1702_p3[37:0]}};

assign select_ln109_10_fu_2041_p3 = ((and_ln109_8_reg_2371_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_80_2_reg_2453_pp0_iter3_reg : 12'd0);

assign select_ln109_11_fu_2047_p3 = ((and_ln109_8_reg_2371_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln647_2_reg_2458_pp0_iter3_reg : 9'd0);

assign select_ln109_12_fu_2056_p3 = ((and_ln109_11_reg_2382_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_78_3_reg_2463_pp0_iter3_reg : 10'd0);

assign select_ln109_13_fu_2062_p3 = ((and_ln109_11_reg_2382_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_79_3_reg_2468_pp0_iter3_reg : 7'd0);

assign select_ln109_14_fu_2068_p3 = ((and_ln109_11_reg_2382_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_80_3_reg_2473_pp0_iter3_reg : 12'd0);

assign select_ln109_15_fu_2074_p3 = ((and_ln109_11_reg_2382_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln647_3_reg_2478_pp0_iter3_reg : 9'd0);

assign select_ln109_1_fu_1981_p3 = ((and_ln109_2_reg_2349_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_3_reg_2408_pp0_iter3_reg : 7'd0);

assign select_ln109_2_fu_1987_p3 = ((and_ln109_2_reg_2349_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_4_reg_2413_pp0_iter3_reg : 12'd0);

assign select_ln109_3_fu_1993_p3 = ((and_ln109_2_reg_2349_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln647_reg_2418_pp0_iter3_reg : 9'd0);

assign select_ln109_4_fu_2002_p3 = ((and_ln109_5_reg_2360_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_78_1_reg_2423_pp0_iter3_reg : 10'd0);

assign select_ln109_5_fu_2008_p3 = ((and_ln109_5_reg_2360_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_79_1_reg_2428_pp0_iter3_reg : 7'd0);

assign select_ln109_6_fu_2014_p3 = ((and_ln109_5_reg_2360_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_80_1_reg_2433_pp0_iter3_reg : 12'd0);

assign select_ln109_7_fu_2020_p3 = ((and_ln109_5_reg_2360_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln647_1_reg_2438_pp0_iter3_reg : 9'd0);

assign select_ln109_8_fu_2029_p3 = ((and_ln109_8_reg_2371_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_78_2_reg_2443_pp0_iter3_reg : 10'd0);

assign select_ln109_9_fu_2035_p3 = ((and_ln109_8_reg_2371_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_79_2_reg_2448_pp0_iter3_reg : 7'd0);

assign select_ln109_fu_1975_p3 = ((and_ln109_2_reg_2349_pp0_iter3_reg[0:0] === 1'b1) ? p_Result_2_reg_2403_pp0_iter3_reg : 10'd0);

assign select_ln118_1_fu_1138_p3 = ((and_ln109_5_fu_1132_p2[0:0] === 1'b1) ? p_Result_68_0_1_fu_958_p4 : select_ln118_fu_1064_p3);

assign select_ln118_2_fu_1212_p3 = ((and_ln109_8_fu_1206_p2[0:0] === 1'b1) ? p_Result_68_0_2_fu_988_p4 : select_ln118_1_fu_1138_p3);

assign select_ln118_fu_1064_p3 = ((and_ln109_2_fu_1058_p2[0:0] === 1'b1) ? p_Result_1_fu_929_p4 : 14'd16383);

assign select_ln147_fu_1322_p3 = ((icmp_ln883_fu_1298_p2[0:0] === 1'b1) ? 7'd0 : trunc_ln147_fu_1294_p1);

assign select_ln209_1_fu_1534_p3 = ((trunc_ln209_reg_2277[0:0] === 1'b1) ? barrelFullMatches_1_nentries_1_V_read_reg_2300 : barrelFullMatches_1_nentries_0_V_read_reg_2305);

assign select_ln209_2_fu_1584_p3 = ((trunc_ln209_reg_2277[0:0] === 1'b1) ? barrelFullMatches_2_nentries_1_V_read_reg_2315 : barrelFullMatches_2_nentries_0_V_read_reg_2320);

assign select_ln209_3_fu_1634_p3 = ((trunc_ln209_reg_2277[0:0] === 1'b1) ? barrelFullMatches_3_nentries_1_V_read_reg_2330 : barrelFullMatches_3_nentries_0_V_read_reg_2335);

assign select_ln209_fu_1484_p3 = ((trunc_ln209_reg_2277[0:0] === 1'b1) ? barrelFullMatches_0_nentries_1_V_read_reg_2285 : barrelFullMatches_0_nentries_0_V_read_reg_2290);

assign select_ln414_3_fu_1745_p3 = ((barrel_write_index_V_1_03_reg_764[0:0] === 1'b1) ? barrel_fm_1_1_data_V_fu_398 : barrel_fm_1_1_data_V_3_fu_402);

assign select_ln414_6_fu_1788_p3 = ((barrel_write_index_V_2_02_reg_779[0:0] === 1'b1) ? barrel_fm_2_1_data_V_fu_390 : barrel_fm_2_1_data_V_3_fu_394);

assign select_ln414_9_fu_1831_p3 = ((barrel_write_index_V_3_01_reg_794[0:0] === 1'b1) ? barrel_fm_3_1_data_V_fu_382 : barrel_fm_3_1_data_V_3_fu_386);

assign select_ln414_fu_1702_p3 = ((barrel_write_index_V_0_04_reg_749[0:0] === 1'b1) ? barrel_fm_0_1_data_V_fu_406 : barrel_fm_0_1_data_V_3_fu_410);

assign select_ln647_1_fu_950_p3 = ((ap_phi_mux_barrel_read_index_V_1_07_phi_fu_711_p6[0:0] === 1'b1) ? ap_sig_allocacmp_barrel_fm_1_1_data_V_load : ap_sig_allocacmp_barrel_fm_1_1_data_V_3_load);

assign select_ln647_2_fu_980_p3 = ((ap_phi_mux_barrel_read_index_V_2_06_phi_fu_725_p6[0:0] === 1'b1) ? ap_sig_allocacmp_barrel_fm_2_1_data_V_load : ap_sig_allocacmp_barrel_fm_2_1_data_V_3_load);

assign select_ln647_3_fu_1010_p3 = ((ap_phi_mux_barrel_read_index_V_3_05_phi_fu_739_p6[0:0] === 1'b1) ? ap_sig_allocacmp_barrel_fm_3_1_data_V_load : ap_sig_allocacmp_barrel_fm_3_1_data_V_3_load);

assign select_ln647_fu_921_p3 = ((ap_phi_mux_barrel_read_index_V_0_08_phi_fu_697_p6[0:0] === 1'b1) ? ap_sig_allocacmp_barrel_fm_0_1_data_V_load : ap_sig_allocacmp_barrel_fm_0_1_data_V_3_load);

assign select_ln883_fu_1314_p3 = ((icmp_ln883_fu_1298_p2[0:0] === 1'b1) ? 3'd0 : trunc_ln1_fu_1304_p4);

assign tmp_1_fu_1952_p4 = {{add_ln700_2_fu_1946_p2[2:1]}};

assign tmp_2_fu_1666_p3 = {{bx_V23_phi_reg_679_pp0_iter1_reg}, {select_ln147_reg_2398}};

assign tmp_4_fu_839_p3 = {{trunc_ln209_fu_835_p1}, {ap_phi_mux_barrel_mem_index_V_0_012_phi_fu_623_p6}};

assign tmp_5_fu_852_p3 = {{trunc_ln209_fu_835_p1}, {ap_phi_mux_barrel_mem_index_V_1_011_phi_fu_638_p6}};

assign tmp_6_fu_865_p3 = {{trunc_ln209_fu_835_p1}, {ap_phi_mux_barrel_mem_index_V_2_010_phi_fu_653_p6}};

assign tmp_7_fu_878_p3 = {{trunc_ln209_fu_835_p1}, {ap_phi_mux_barrel_mem_index_V_3_09_phi_fu_668_p6}};

assign trackWord_V_din = {{{{{{{{{{{{{{1'd1}, {select_ln883_reg_2393_pp0_iter3_reg}}}, {trunc_ln414_fu_1968_p1}}}, {zext_ln700_fu_1972_p1}}}, {zext_ln700_2_fu_1999_p1}}}, {zext_ln700_4_fu_2026_p1}}}, {zext_ln700_3_fu_2053_p1}}}, {12'd0}};

assign trackletParameters_0_dataarray_data_V_address0 = zext_ln57_fu_1673_p1;

assign trunc_ln147_fu_1294_p1 = lhs_V_fu_1286_p3[6:0];

assign trunc_ln1_fu_1304_p4 = {{lhs_V_fu_1286_p3[13:11]}};

assign trunc_ln209_fu_835_p1 = ap_phi_mux_bx_V23_phi_phi_fu_684_p4[0:0];

assign trunc_ln414_fu_1968_p1 = trackletParameters_0_dataarray_data_V_q0[55:0];

assign trunc_ln647_1_fu_1394_p1 = select_ln647_1_fu_950_p3[8:0];

assign trunc_ln647_2_fu_1428_p1 = select_ln647_2_fu_980_p3[8:0];

assign trunc_ln647_3_fu_1462_p1 = select_ln647_3_fu_1010_p3[8:0];

assign trunc_ln647_fu_1360_p1 = select_ln647_fu_921_p3[8:0];

assign xor_ln103_fu_945_p2 = (empty_V_reg_2263 ^ 1'd1);

assign xor_ln883_1_fu_1478_p2 = (xor_ln883_fu_1472_p2 ^ 1'd1);

assign xor_ln883_2_fu_1522_p2 = (barrel_read_index_1_V_fu_1516_p2 ^ ap_phi_mux_barrel_write_index_V_1_03_phi_fu_768_p6);

assign xor_ln883_3_fu_1528_p2 = (xor_ln883_2_fu_1522_p2 ^ 1'd1);

assign xor_ln883_4_fu_1572_p2 = (barrel_read_index_2_V_fu_1566_p2 ^ ap_phi_mux_barrel_write_index_V_2_02_phi_fu_783_p6);

assign xor_ln883_5_fu_1578_p2 = (xor_ln883_4_fu_1572_p2 ^ 1'd1);

assign xor_ln883_6_fu_1622_p2 = (barrel_read_index_3_V_fu_1616_p2 ^ ap_phi_mux_barrel_write_index_V_3_01_phi_fu_798_p6);

assign xor_ln883_7_fu_1628_p2 = (xor_ln883_6_fu_1622_p2 ^ 1'd1);

assign xor_ln883_fu_1472_p2 = (barrel_read_index_0_V_fu_1466_p2 ^ ap_phi_mux_barrel_write_index_V_0_04_phi_fu_753_p6);

assign xor_ln899_10_fu_1244_p2 = (icmp_ln899_10_fu_1238_p2 ^ 1'd1);

assign xor_ln899_11_fu_1256_p2 = (icmp_ln899_11_fu_1250_p2 ^ 1'd1);

assign xor_ln899_1_fu_1004_p2 = (icmp_ln899_1_fu_998_p2 ^ 1'd1);

assign xor_ln899_2_fu_1034_p2 = (icmp_ln899_2_fu_1028_p2 ^ 1'd1);

assign xor_ln899_3_fu_1084_p2 = (icmp_ln899_3_fu_1078_p2 ^ 1'd1);

assign xor_ln899_4_fu_1096_p2 = (icmp_ln899_4_fu_1090_p2 ^ 1'd1);

assign xor_ln899_5_fu_1108_p2 = (icmp_ln899_5_fu_1102_p2 ^ 1'd1);

assign xor_ln899_6_fu_1158_p2 = (icmp_ln899_6_fu_1152_p2 ^ 1'd1);

assign xor_ln899_7_fu_1170_p2 = (icmp_ln899_7_fu_1164_p2 ^ 1'd1);

assign xor_ln899_8_fu_1182_p2 = (icmp_ln899_8_fu_1176_p2 ^ 1'd1);

assign xor_ln899_9_fu_1232_p2 = (icmp_ln899_9_fu_1226_p2 ^ 1'd1);

assign xor_ln899_fu_974_p2 = (icmp_ln899_fu_968_p2 ^ 1'd1);

assign zext_ln57_1_fu_847_p1 = tmp_4_fu_839_p3;

assign zext_ln57_2_fu_860_p1 = tmp_5_fu_852_p3;

assign zext_ln57_3_fu_873_p1 = tmp_6_fu_865_p3;

assign zext_ln57_4_fu_886_p1 = tmp_7_fu_878_p3;

assign zext_ln57_fu_1673_p1 = tmp_2_fu_1666_p3;

assign zext_ln647_1_fu_1917_p1 = and_ln109_5_reg_2360_pp0_iter2_reg;

assign zext_ln647_2_fu_1920_p1 = and_ln109_8_reg_2371_pp0_iter2_reg;

assign zext_ln647_fu_1914_p1 = and_ln109_2_reg_2349_pp0_iter2_reg;

assign zext_ln700_10_fu_1932_p1 = add_ln700_fu_1926_p2;

assign zext_ln700_11_fu_1942_p1 = add_ln700_1_fu_1936_p2;

assign zext_ln700_1_fu_2196_p1 = icmp_ln891_reg_2568;

assign zext_ln700_2_fu_1999_p1 = and_ln109_5_reg_2360_pp0_iter3_reg;

assign zext_ln700_3_fu_2053_p1 = and_ln109_11_reg_2382_pp0_iter3_reg;

assign zext_ln700_4_fu_2026_p1 = and_ln109_8_reg_2371_pp0_iter3_reg;

assign zext_ln700_5_fu_1500_p1 = or_ln335_fu_1495_p2;

assign zext_ln700_6_fu_1550_p1 = or_ln335_1_fu_1545_p2;

assign zext_ln700_7_fu_1600_p1 = or_ln335_2_fu_1595_p2;

assign zext_ln700_8_fu_1650_p1 = or_ln335_3_fu_1645_p2;

assign zext_ln700_9_fu_1923_p1 = and_ln109_11_reg_2382_pp0_iter2_reg;

assign zext_ln700_fu_1972_p1 = and_ln109_2_reg_2349_pp0_iter3_reg;

endmodule //TrackBuilder_L1L2
