/** ###################################################################
**     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename  : IO_Map.H
**     Project   : galaxy2012_V0_1
**     Processor : 56F8013VFAE
**     Component : IO_Map
**     Version   : Driver 01.00
**     Compiler  : Metrowerks DSP C Compiler
**     Date/Time : 2012/6/26, 8:56
**     Abstract  :
**         IO_Map.h - implements an IO device's mapping. 
**         This module contains symbol definitions of all peripheral 
**         registers and bits. 
**     Settings  :
**
**     Contents  :
**         No public methods
**
**     Copyright : 1997 - 2009 Freescale Semiconductor, Inc. All Rights Reserved.
**     
**     http      : www.freescale.com
**     mail      : support@freescale.com
** ###################################################################*/

#ifndef __IO_Map_H
#define __IO_Map_H

/* Based on CPU DB 56F8013VFAE, version 2.87.095 (RegistersPrg V2.28) */
/* DataSheet :  MC56F8300UM/D - Rev. 1.0 */

#include "PE_Types.h"

/******************************************
*** Peripheral TMR0
*******************************************/
typedef volatile struct {
  /*** TMR0_CMP1 - Timer Channel 0 Compare Register #1; 0x0000F000 ***/
  union {
    word Word;
  } TMR0_CMP1_STR;
  
  #define TMR0_CMP1                     (*((volatile word *)0x0000F000))


  /*** TMR0_CMP2 - Timer Channel 0 Compare Register #2; 0x0000F001 ***/
  union {
    word Word;
  } TMR0_CMP2_STR;
  
  #define TMR0_CMP2                     (*((volatile word *)0x0000F001))


  /*** TMR0_CAP - Timer Channel 0 Capture Register; 0x0000F002 ***/
  union {
    word Word;
  } TMR0_CAP_STR;
  
  #define TMR0_CAP                      (*((volatile word *)0x0000F002))


  /*** TMR0_LOAD - Timer Channel 0 Load Register; 0x0000F003 ***/
  union {
    word Word;
  } TMR0_LOAD_STR;
  
  #define TMR0_LOAD_LOAD0_MASK          1U
  #define TMR0_LOAD_LOAD1_MASK          2U
  #define TMR0_LOAD_LOAD2_MASK          4U
  #define TMR0_LOAD_LOAD3_MASK          8U
  #define TMR0_LOAD_LOAD4_MASK          16U
  #define TMR0_LOAD_LOAD5_MASK          32U
  #define TMR0_LOAD_LOAD6_MASK          64U
  #define TMR0_LOAD_LOAD7_MASK          128U
  #define TMR0_LOAD_LOAD8_MASK          256U
  #define TMR0_LOAD_LOAD9_MASK          512U
  #define TMR0_LOAD_LOAD10_MASK         1024U
  #define TMR0_LOAD_LOAD11_MASK         2048U
  #define TMR0_LOAD_LOAD12_MASK         4096U
  #define TMR0_LOAD_LOAD13_MASK         8192U
  #define TMR0_LOAD_LOAD14_MASK         16384U
  #define TMR0_LOAD_LOAD15_MASK         32768U
  #define TMR0_LOAD                     (*((volatile word *)0x0000F003))


  /*** TMR0_HOLD - Timer Channel 0 Hold Register; 0x0000F004 ***/
  union {
    word Word;
  } TMR0_HOLD_STR;
  
  #define TMR0_HOLD_HOLD0_MASK          1U
  #define TMR0_HOLD_HOLD1_MASK          2U
  #define TMR0_HOLD_HOLD2_MASK          4U
  #define TMR0_HOLD_HOLD3_MASK          8U
  #define TMR0_HOLD_HOLD4_MASK          16U
  #define TMR0_HOLD_HOLD5_MASK          32U
  #define TMR0_HOLD_HOLD6_MASK          64U
  #define TMR0_HOLD_HOLD7_MASK          128U
  #define TMR0_HOLD_HOLD8_MASK          256U
  #define TMR0_HOLD_HOLD9_MASK          512U
  #define TMR0_HOLD_HOLD10_MASK         1024U
  #define TMR0_HOLD_HOLD11_MASK         2048U
  #define TMR0_HOLD_HOLD12_MASK         4096U
  #define TMR0_HOLD_HOLD13_MASK         8192U
  #define TMR0_HOLD_HOLD14_MASK         16384U
  #define TMR0_HOLD_HOLD15_MASK         32768U
  #define TMR0_HOLD                     (*((volatile word *)0x0000F004))


  /*** TMR0_CNTR - Timer Channel 0 Counter Register; 0x0000F005 ***/
  union {
    word Word;
  } TMR0_CNTR_STR;
  
  #define TMR0_CNTR                     (*((volatile word *)0x0000F005))


  /*** TMR0_CTRL - Timer Channel 0 Control Register; 0x0000F006 ***/
  union {
    word Word;
  } TMR0_CTRL_STR;
  
  #define TMR0_CTRL_OM0_MASK            1U
  #define TMR0_CTRL_OM1_MASK            2U
  #define TMR0_CTRL_OM2_MASK            4U
  #define TMR0_CTRL_Co_INIT_MASK        8U
  #define TMR0_CTRL_DIR_MASK            16U
  #define TMR0_CTRL_LENGTH_MASK         32U
  #define TMR0_CTRL_ONCE_MASK           64U
  #define TMR0_CTRL_SCS0_MASK           128U
  #define TMR0_CTRL_SCS1_MASK           256U
  #define TMR0_CTRL_PCS0_MASK           512U
  #define TMR0_CTRL_PCS1_MASK           1024U
  #define TMR0_CTRL_PCS2_MASK           2048U
  #define TMR0_CTRL_PCS3_MASK           4096U
  #define TMR0_CTRL_CM0_MASK            8192U
  #define TMR0_CTRL_CM1_MASK            16384U
  #define TMR0_CTRL_CM2_MASK            32768U
  #define TMR0_CTRL_OM_MASK             7U
  #define TMR0_CTRL_OM_BITNUM           0U
  #define TMR0_CTRL_SCS_MASK            384U
  #define TMR0_CTRL_SCS_BITNUM          7U
  #define TMR0_CTRL_PCS_MASK            7680U
  #define TMR0_CTRL_PCS_BITNUM          9U
  #define TMR0_CTRL_CM_MASK             57344U
  #define TMR0_CTRL_CM_BITNUM           13U
  #define TMR0_CTRL                     (*((volatile word *)0x0000F006))


  /*** TMR0_SCR - Timer Channel 0 Status and Control Register; 0x0000F007 ***/
  union {
    word Word;
  } TMR0_SCR_STR;
  
  #define TMR0_SCR_OEN_MASK             1U
  #define TMR0_SCR_OPS_MASK             2U
  #define TMR0_SCR_FORCE_MASK           4U
  #define TMR0_SCR_VAL_MASK             8U
  #define TMR0_SCR_EEOF_MASK            16U
  #define TMR0_SCR_MSTR_MASK            32U
  #define TMR0_SCR_Capture_Mode0_MASK   64U
  #define TMR0_SCR_Capture_Mode1_MASK   128U
  #define TMR0_SCR_INPUT_MASK           256U
  #define TMR0_SCR_IPS_MASK             512U
  #define TMR0_SCR_IEFIE_MASK           1024U
  #define TMR0_SCR_IEF_MASK             2048U
  #define TMR0_SCR_TOFIE_MASK           4096U
  #define TMR0_SCR_TOF_MASK             8192U
  #define TMR0_SCR_TCFIE_MASK           16384U
  #define TMR0_SCR_TCF_MASK             32768U
  #define TMR0_SCR_Capture_Mode_MASK    192U
  #define TMR0_SCR_Capture_Mode_BITNUM  6U
  #define TMR0_SCR                      (*((volatile word *)0x0000F007))


  /*** TMR0_CMPLD1 - Timer Channel 0 Comparator Load Register 1; 0x0000F008 ***/
  union {
    word Word;
  } TMR0_CMPLD1_STR;
  
  #define TMR0_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMR0_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMR0_CMPLD1                   (*((volatile word *)0x0000F008))


  /*** TMR0_CMPLD2 - Timer Channel 0 Comparator Load Register 2; 0x0000F009 ***/
  union {
    word Word;
  } TMR0_CMPLD2_STR;
  
  #define TMR0_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMR0_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMR0_CMPLD2                   (*((volatile word *)0x0000F009))


  /*** TMR0_COMSCR - Timer Channel 0 Comparator Status and Control Register; 0x0000F00A ***/
  union {
    word Word;
  } TMR0_COMSCR_STR;
  
  #define TMR0_COMSCR_CL10_MASK         1U
  #define TMR0_COMSCR_CL11_MASK         2U
  #define TMR0_COMSCR_CL20_MASK         4U
  #define TMR0_COMSCR_CL21_MASK         8U
  #define TMR0_COMSCR_TCF1_MASK         16U
  #define TMR0_COMSCR_TCF2_MASK         32U
  #define TMR0_COMSCR_TCF1EN_MASK       64U
  #define TMR0_COMSCR_TCF2EN_MASK       128U
  #define TMR0_COMSCR_DBG_EN0_MASK      16384U
  #define TMR0_COMSCR_DBG_EN1_MASK      32768U
  #define TMR0_COMSCR_CL1_MASK          3U
  #define TMR0_COMSCR_CL1_BITNUM        0U
  #define TMR0_COMSCR_CL2_MASK          12U
  #define TMR0_COMSCR_CL2_BITNUM        2U
  #define TMR0_COMSCR_TCF_1_MASK        48U
  #define TMR0_COMSCR_TCF_1_BITNUM      4U
  #define TMR0_COMSCR_DBG_EN_MASK       49152U
  #define TMR0_COMSCR_DBG_EN_BITNUM     14U
  #define TMR0_COMSCR                   (*((volatile word *)0x0000F00A))


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMR0_PRPH;

/******************************************
*** Peripheral TMR1
*******************************************/
typedef volatile struct {
  /*** TMR1_CMP1 - Timer Channel 1 Compare Register #1; 0x0000F010 ***/
  union {
    word Word;
  } TMR1_CMP1_STR;
  
  #define TMR1_CMP1                     (*((volatile word *)0x0000F010))


  /*** TMR1_CMP2 - Timer Channel 1 Compare Register #2; 0x0000F011 ***/
  union {
    word Word;
  } TMR1_CMP2_STR;
  
  #define TMR1_CMP2                     (*((volatile word *)0x0000F011))


  /*** TMR1_CAP - Timer Channel 1 Capture Register; 0x0000F012 ***/
  union {
    word Word;
  } TMR1_CAP_STR;
  
  #define TMR1_CAP                      (*((volatile word *)0x0000F012))


  /*** TMR1_LOAD - Timer Channel 1 Load Register; 0x0000F013 ***/
  union {
    word Word;
  } TMR1_LOAD_STR;
  
  #define TMR1_LOAD_LOAD0_MASK          1U
  #define TMR1_LOAD_LOAD1_MASK          2U
  #define TMR1_LOAD_LOAD2_MASK          4U
  #define TMR1_LOAD_LOAD3_MASK          8U
  #define TMR1_LOAD_LOAD4_MASK          16U
  #define TMR1_LOAD_LOAD5_MASK          32U
  #define TMR1_LOAD_LOAD6_MASK          64U
  #define TMR1_LOAD_LOAD7_MASK          128U
  #define TMR1_LOAD_LOAD8_MASK          256U
  #define TMR1_LOAD_LOAD9_MASK          512U
  #define TMR1_LOAD_LOAD10_MASK         1024U
  #define TMR1_LOAD_LOAD11_MASK         2048U
  #define TMR1_LOAD_LOAD12_MASK         4096U
  #define TMR1_LOAD_LOAD13_MASK         8192U
  #define TMR1_LOAD_LOAD14_MASK         16384U
  #define TMR1_LOAD_LOAD15_MASK         32768U
  #define TMR1_LOAD                     (*((volatile word *)0x0000F013))


  /*** TMR1_HOLD - Timer Channel 1 Hold Register; 0x0000F014 ***/
  union {
    word Word;
  } TMR1_HOLD_STR;
  
  #define TMR1_HOLD_HOLD0_MASK          1U
  #define TMR1_HOLD_HOLD1_MASK          2U
  #define TMR1_HOLD_HOLD2_MASK          4U
  #define TMR1_HOLD_HOLD3_MASK          8U
  #define TMR1_HOLD_HOLD4_MASK          16U
  #define TMR1_HOLD_HOLD5_MASK          32U
  #define TMR1_HOLD_HOLD6_MASK          64U
  #define TMR1_HOLD_HOLD7_MASK          128U
  #define TMR1_HOLD_HOLD8_MASK          256U
  #define TMR1_HOLD_HOLD9_MASK          512U
  #define TMR1_HOLD_HOLD10_MASK         1024U
  #define TMR1_HOLD_HOLD11_MASK         2048U
  #define TMR1_HOLD_HOLD12_MASK         4096U
  #define TMR1_HOLD_HOLD13_MASK         8192U
  #define TMR1_HOLD_HOLD14_MASK         16384U
  #define TMR1_HOLD_HOLD15_MASK         32768U
  #define TMR1_HOLD                     (*((volatile word *)0x0000F014))


  /*** TMR1_CNTR - Timer Channel 1 Counter Register; 0x0000F015 ***/
  union {
    word Word;
  } TMR1_CNTR_STR;
  
  #define TMR1_CNTR                     (*((volatile word *)0x0000F015))


  /*** TMR1_CTRL - Timer Channel 1 Control Register; 0x0000F016 ***/
  union {
    word Word;
  } TMR1_CTRL_STR;
  
  #define TMR1_CTRL_OM0_MASK            1U
  #define TMR1_CTRL_OM1_MASK            2U
  #define TMR1_CTRL_OM2_MASK            4U
  #define TMR1_CTRL_Co_INIT_MASK        8U
  #define TMR1_CTRL_DIR_MASK            16U
  #define TMR1_CTRL_LENGTH_MASK         32U
  #define TMR1_CTRL_ONCE_MASK           64U
  #define TMR1_CTRL_SCS0_MASK           128U
  #define TMR1_CTRL_SCS1_MASK           256U
  #define TMR1_CTRL_PCS0_MASK           512U
  #define TMR1_CTRL_PCS1_MASK           1024U
  #define TMR1_CTRL_PCS2_MASK           2048U
  #define TMR1_CTRL_PCS3_MASK           4096U
  #define TMR1_CTRL_CM0_MASK            8192U
  #define TMR1_CTRL_CM1_MASK            16384U
  #define TMR1_CTRL_CM2_MASK            32768U
  #define TMR1_CTRL_OM_MASK             7U
  #define TMR1_CTRL_OM_BITNUM           0U
  #define TMR1_CTRL_SCS_MASK            384U
  #define TMR1_CTRL_SCS_BITNUM          7U
  #define TMR1_CTRL_PCS_MASK            7680U
  #define TMR1_CTRL_PCS_BITNUM          9U
  #define TMR1_CTRL_CM_MASK             57344U
  #define TMR1_CTRL_CM_BITNUM           13U
  #define TMR1_CTRL                     (*((volatile word *)0x0000F016))


  /*** TMR1_SCR - Timer Channel 1 Status and Control Register; 0x0000F017 ***/
  union {
    word Word;
  } TMR1_SCR_STR;
  
  #define TMR1_SCR_OEN_MASK             1U
  #define TMR1_SCR_OPS_MASK             2U
  #define TMR1_SCR_FORCE_MASK           4U
  #define TMR1_SCR_VAL_MASK             8U
  #define TMR1_SCR_EEOF_MASK            16U
  #define TMR1_SCR_MSTR_MASK            32U
  #define TMR1_SCR_Capture_Mode0_MASK   64U
  #define TMR1_SCR_Capture_Mode1_MASK   128U
  #define TMR1_SCR_INPUT_MASK           256U
  #define TMR1_SCR_IPS_MASK             512U
  #define TMR1_SCR_IEFIE_MASK           1024U
  #define TMR1_SCR_IEF_MASK             2048U
  #define TMR1_SCR_TOFIE_MASK           4096U
  #define TMR1_SCR_TOF_MASK             8192U
  #define TMR1_SCR_TCFIE_MASK           16384U
  #define TMR1_SCR_TCF_MASK             32768U
  #define TMR1_SCR_Capture_Mode_MASK    192U
  #define TMR1_SCR_Capture_Mode_BITNUM  6U
  #define TMR1_SCR                      (*((volatile word *)0x0000F017))


  /*** TMR1_CMPLD1 - Timer Channel 1 Comparator Load Register 1; 0x0000F018 ***/
  union {
    word Word;
  } TMR1_CMPLD1_STR;
  
  #define TMR1_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMR1_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMR1_CMPLD1                   (*((volatile word *)0x0000F018))


  /*** TMR1_CMPLD2 - Timer Channel 1 Comparator Load Register 2; 0x0000F019 ***/
  union {
    word Word;
  } TMR1_CMPLD2_STR;
  
  #define TMR1_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMR1_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMR1_CMPLD2                   (*((volatile word *)0x0000F019))


  /*** TMR1_COMSCR - Timer Channel 1 Comparator Status and Control Register; 0x0000F01A ***/
  union {
    word Word;
  } TMR1_COMSCR_STR;
  
  #define TMR1_COMSCR_CL10_MASK         1U
  #define TMR1_COMSCR_CL11_MASK         2U
  #define TMR1_COMSCR_CL20_MASK         4U
  #define TMR1_COMSCR_CL21_MASK         8U
  #define TMR1_COMSCR_TCF1_MASK         16U
  #define TMR1_COMSCR_TCF2_MASK         32U
  #define TMR1_COMSCR_TCF1EN_MASK       64U
  #define TMR1_COMSCR_TCF2EN_MASK       128U
  #define TMR1_COMSCR_DBG_EN0_MASK      16384U
  #define TMR1_COMSCR_DBG_EN1_MASK      32768U
  #define TMR1_COMSCR_CL1_MASK          3U
  #define TMR1_COMSCR_CL1_BITNUM        0U
  #define TMR1_COMSCR_CL2_MASK          12U
  #define TMR1_COMSCR_CL2_BITNUM        2U
  #define TMR1_COMSCR_TCF_1_MASK        48U
  #define TMR1_COMSCR_TCF_1_BITNUM      4U
  #define TMR1_COMSCR_DBG_EN_MASK       49152U
  #define TMR1_COMSCR_DBG_EN_BITNUM     14U
  #define TMR1_COMSCR                   (*((volatile word *)0x0000F01A))


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMR1_PRPH;

/******************************************
*** Peripheral TMR2
*******************************************/
typedef volatile struct {
  /*** TMR2_CMP1 - Timer Channel 2 Compare Register #1; 0x0000F020 ***/
  union {
    word Word;
  } TMR2_CMP1_STR;
  
  #define TMR2_CMP1                     (*((volatile word *)0x0000F020))


  /*** TMR2_CMP2 - Timer Channel 2 Compare Register #2; 0x0000F021 ***/
  union {
    word Word;
  } TMR2_CMP2_STR;
  
  #define TMR2_CMP2                     (*((volatile word *)0x0000F021))


  /*** TMR2_CAP - Timer Channel 2 Capture Register; 0x0000F022 ***/
  union {
    word Word;
  } TMR2_CAP_STR;
  
  #define TMR2_CAP                      (*((volatile word *)0x0000F022))


  /*** TMR2_LOAD - Timer Channel 2 Load Register; 0x0000F023 ***/
  union {
    word Word;
  } TMR2_LOAD_STR;
  
  #define TMR2_LOAD_LOAD0_MASK          1U
  #define TMR2_LOAD_LOAD1_MASK          2U
  #define TMR2_LOAD_LOAD2_MASK          4U
  #define TMR2_LOAD_LOAD3_MASK          8U
  #define TMR2_LOAD_LOAD4_MASK          16U
  #define TMR2_LOAD_LOAD5_MASK          32U
  #define TMR2_LOAD_LOAD6_MASK          64U
  #define TMR2_LOAD_LOAD7_MASK          128U
  #define TMR2_LOAD_LOAD8_MASK          256U
  #define TMR2_LOAD_LOAD9_MASK          512U
  #define TMR2_LOAD_LOAD10_MASK         1024U
  #define TMR2_LOAD_LOAD11_MASK         2048U
  #define TMR2_LOAD_LOAD12_MASK         4096U
  #define TMR2_LOAD_LOAD13_MASK         8192U
  #define TMR2_LOAD_LOAD14_MASK         16384U
  #define TMR2_LOAD_LOAD15_MASK         32768U
  #define TMR2_LOAD                     (*((volatile word *)0x0000F023))


  /*** TMR2_HOLD - Timer Channel 2 Hold Register; 0x0000F024 ***/
  union {
    word Word;
  } TMR2_HOLD_STR;
  
  #define TMR2_HOLD_HOLD0_MASK          1U
  #define TMR2_HOLD_HOLD1_MASK          2U
  #define TMR2_HOLD_HOLD2_MASK          4U
  #define TMR2_HOLD_HOLD3_MASK          8U
  #define TMR2_HOLD_HOLD4_MASK          16U
  #define TMR2_HOLD_HOLD5_MASK          32U
  #define TMR2_HOLD_HOLD6_MASK          64U
  #define TMR2_HOLD_HOLD7_MASK          128U
  #define TMR2_HOLD_HOLD8_MASK          256U
  #define TMR2_HOLD_HOLD9_MASK          512U
  #define TMR2_HOLD_HOLD10_MASK         1024U
  #define TMR2_HOLD_HOLD11_MASK         2048U
  #define TMR2_HOLD_HOLD12_MASK         4096U
  #define TMR2_HOLD_HOLD13_MASK         8192U
  #define TMR2_HOLD_HOLD14_MASK         16384U
  #define TMR2_HOLD_HOLD15_MASK         32768U
  #define TMR2_HOLD                     (*((volatile word *)0x0000F024))


  /*** TMR2_CNTR - Timer Channel 2 Counter Register; 0x0000F025 ***/
  union {
    word Word;
  } TMR2_CNTR_STR;
  
  #define TMR2_CNTR                     (*((volatile word *)0x0000F025))


  /*** TMR2_CTRL - Timer Channel 2 Control Register; 0x0000F026 ***/
  union {
    word Word;
  } TMR2_CTRL_STR;
  
  #define TMR2_CTRL_OM0_MASK            1U
  #define TMR2_CTRL_OM1_MASK            2U
  #define TMR2_CTRL_OM2_MASK            4U
  #define TMR2_CTRL_Co_INIT_MASK        8U
  #define TMR2_CTRL_DIR_MASK            16U
  #define TMR2_CTRL_LENGTH_MASK         32U
  #define TMR2_CTRL_ONCE_MASK           64U
  #define TMR2_CTRL_SCS0_MASK           128U
  #define TMR2_CTRL_SCS1_MASK           256U
  #define TMR2_CTRL_PCS0_MASK           512U
  #define TMR2_CTRL_PCS1_MASK           1024U
  #define TMR2_CTRL_PCS2_MASK           2048U
  #define TMR2_CTRL_PCS3_MASK           4096U
  #define TMR2_CTRL_CM0_MASK            8192U
  #define TMR2_CTRL_CM1_MASK            16384U
  #define TMR2_CTRL_CM2_MASK            32768U
  #define TMR2_CTRL_OM_MASK             7U
  #define TMR2_CTRL_OM_BITNUM           0U
  #define TMR2_CTRL_SCS_MASK            384U
  #define TMR2_CTRL_SCS_BITNUM          7U
  #define TMR2_CTRL_PCS_MASK            7680U
  #define TMR2_CTRL_PCS_BITNUM          9U
  #define TMR2_CTRL_CM_MASK             57344U
  #define TMR2_CTRL_CM_BITNUM           13U
  #define TMR2_CTRL                     (*((volatile word *)0x0000F026))


  /*** TMR2_SCR - Timer Channel 2 Status and Control Register; 0x0000F027 ***/
  union {
    word Word;
  } TMR2_SCR_STR;
  
  #define TMR2_SCR_OEN_MASK             1U
  #define TMR2_SCR_OPS_MASK             2U
  #define TMR2_SCR_FORCE_MASK           4U
  #define TMR2_SCR_VAL_MASK             8U
  #define TMR2_SCR_EEOF_MASK            16U
  #define TMR2_SCR_MSTR_MASK            32U
  #define TMR2_SCR_Capture_Mode0_MASK   64U
  #define TMR2_SCR_Capture_Mode1_MASK   128U
  #define TMR2_SCR_INPUT_MASK           256U
  #define TMR2_SCR_IPS_MASK             512U
  #define TMR2_SCR_IEFIE_MASK           1024U
  #define TMR2_SCR_IEF_MASK             2048U
  #define TMR2_SCR_TOFIE_MASK           4096U
  #define TMR2_SCR_TOF_MASK             8192U
  #define TMR2_SCR_TCFIE_MASK           16384U
  #define TMR2_SCR_TCF_MASK             32768U
  #define TMR2_SCR_Capture_Mode_MASK    192U
  #define TMR2_SCR_Capture_Mode_BITNUM  6U
  #define TMR2_SCR                      (*((volatile word *)0x0000F027))


  /*** TMR2_CMPLD1 - Timer Channel 2 Comparator Load Register 1; 0x0000F028 ***/
  union {
    word Word;
  } TMR2_CMPLD1_STR;
  
  #define TMR2_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMR2_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMR2_CMPLD1                   (*((volatile word *)0x0000F028))


  /*** TMR2_CMPLD2 - Timer Channel 2 Comparator Load Register 2; 0x0000F029 ***/
  union {
    word Word;
  } TMR2_CMPLD2_STR;
  
  #define TMR2_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMR2_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMR2_CMPLD2                   (*((volatile word *)0x0000F029))


  /*** TMR2_COMSCR - Timer Channel 2 Comparator Status and Control Register; 0x0000F02A ***/
  union {
    word Word;
  } TMR2_COMSCR_STR;
  
  #define TMR2_COMSCR_CL10_MASK         1U
  #define TMR2_COMSCR_CL11_MASK         2U
  #define TMR2_COMSCR_CL20_MASK         4U
  #define TMR2_COMSCR_CL21_MASK         8U
  #define TMR2_COMSCR_TCF1_MASK         16U
  #define TMR2_COMSCR_TCF2_MASK         32U
  #define TMR2_COMSCR_TCF1EN_MASK       64U
  #define TMR2_COMSCR_TCF2EN_MASK       128U
  #define TMR2_COMSCR_DBG_EN0_MASK      16384U
  #define TMR2_COMSCR_DBG_EN1_MASK      32768U
  #define TMR2_COMSCR_CL1_MASK          3U
  #define TMR2_COMSCR_CL1_BITNUM        0U
  #define TMR2_COMSCR_CL2_MASK          12U
  #define TMR2_COMSCR_CL2_BITNUM        2U
  #define TMR2_COMSCR_TCF_1_MASK        48U
  #define TMR2_COMSCR_TCF_1_BITNUM      4U
  #define TMR2_COMSCR_DBG_EN_MASK       49152U
  #define TMR2_COMSCR_DBG_EN_BITNUM     14U
  #define TMR2_COMSCR                   (*((volatile word *)0x0000F02A))


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMR2_PRPH;

/******************************************
*** Peripheral TMR3
*******************************************/
typedef volatile struct {
  /*** TMR3_CMP1 - Timer Channel 3 Compare Register #1; 0x0000F030 ***/
  union {
    word Word;
  } TMR3_CMP1_STR;
  
  #define TMR3_CMP1                     (*((volatile word *)0x0000F030))


  /*** TMR3_CMP2 - Timer Channel 3 Compare Register #2; 0x0000F031 ***/
  union {
    word Word;
  } TMR3_CMP2_STR;
  
  #define TMR3_CMP2                     (*((volatile word *)0x0000F031))


  /*** TMR3_CAP - Timer Channel 3 Capture Register; 0x0000F032 ***/
  union {
    word Word;
  } TMR3_CAP_STR;
  
  #define TMR3_CAP                      (*((volatile word *)0x0000F032))


  /*** TMR3_LOAD - Timer Channel 3 Load Register; 0x0000F033 ***/
  union {
    word Word;
  } TMR3_LOAD_STR;
  
  #define TMR3_LOAD_LOAD0_MASK          1U
  #define TMR3_LOAD_LOAD1_MASK          2U
  #define TMR3_LOAD_LOAD2_MASK          4U
  #define TMR3_LOAD_LOAD3_MASK          8U
  #define TMR3_LOAD_LOAD4_MASK          16U
  #define TMR3_LOAD_LOAD5_MASK          32U
  #define TMR3_LOAD_LOAD6_MASK          64U
  #define TMR3_LOAD_LOAD7_MASK          128U
  #define TMR3_LOAD_LOAD8_MASK          256U
  #define TMR3_LOAD_LOAD9_MASK          512U
  #define TMR3_LOAD_LOAD10_MASK         1024U
  #define TMR3_LOAD_LOAD11_MASK         2048U
  #define TMR3_LOAD_LOAD12_MASK         4096U
  #define TMR3_LOAD_LOAD13_MASK         8192U
  #define TMR3_LOAD_LOAD14_MASK         16384U
  #define TMR3_LOAD_LOAD15_MASK         32768U
  #define TMR3_LOAD                     (*((volatile word *)0x0000F033))


  /*** TMR3_HOLD - Timer Channel 3 Hold Register; 0x0000F034 ***/
  union {
    word Word;
  } TMR3_HOLD_STR;
  
  #define TMR3_HOLD_HOLD0_MASK          1U
  #define TMR3_HOLD_HOLD1_MASK          2U
  #define TMR3_HOLD_HOLD2_MASK          4U
  #define TMR3_HOLD_HOLD3_MASK          8U
  #define TMR3_HOLD_HOLD4_MASK          16U
  #define TMR3_HOLD_HOLD5_MASK          32U
  #define TMR3_HOLD_HOLD6_MASK          64U
  #define TMR3_HOLD_HOLD7_MASK          128U
  #define TMR3_HOLD_HOLD8_MASK          256U
  #define TMR3_HOLD_HOLD9_MASK          512U
  #define TMR3_HOLD_HOLD10_MASK         1024U
  #define TMR3_HOLD_HOLD11_MASK         2048U
  #define TMR3_HOLD_HOLD12_MASK         4096U
  #define TMR3_HOLD_HOLD13_MASK         8192U
  #define TMR3_HOLD_HOLD14_MASK         16384U
  #define TMR3_HOLD_HOLD15_MASK         32768U
  #define TMR3_HOLD                     (*((volatile word *)0x0000F034))


  /*** TMR3_CNTR - Timer Channel 3 Counter Register; 0x0000F035 ***/
  union {
    word Word;
  } TMR3_CNTR_STR;
  
  #define TMR3_CNTR                     (*((volatile word *)0x0000F035))


  /*** TMR3_CTRL - Timer Channel 3 Control Register; 0x0000F036 ***/
  union {
    word Word;
  } TMR3_CTRL_STR;
  
  #define TMR3_CTRL_OM0_MASK            1U
  #define TMR3_CTRL_OM1_MASK            2U
  #define TMR3_CTRL_OM2_MASK            4U
  #define TMR3_CTRL_Co_INIT_MASK        8U
  #define TMR3_CTRL_DIR_MASK            16U
  #define TMR3_CTRL_LENGTH_MASK         32U
  #define TMR3_CTRL_ONCE_MASK           64U
  #define TMR3_CTRL_SCS0_MASK           128U
  #define TMR3_CTRL_SCS1_MASK           256U
  #define TMR3_CTRL_PCS0_MASK           512U
  #define TMR3_CTRL_PCS1_MASK           1024U
  #define TMR3_CTRL_PCS2_MASK           2048U
  #define TMR3_CTRL_PCS3_MASK           4096U
  #define TMR3_CTRL_CM0_MASK            8192U
  #define TMR3_CTRL_CM1_MASK            16384U
  #define TMR3_CTRL_CM2_MASK            32768U
  #define TMR3_CTRL_OM_MASK             7U
  #define TMR3_CTRL_OM_BITNUM           0U
  #define TMR3_CTRL_SCS_MASK            384U
  #define TMR3_CTRL_SCS_BITNUM          7U
  #define TMR3_CTRL_PCS_MASK            7680U
  #define TMR3_CTRL_PCS_BITNUM          9U
  #define TMR3_CTRL_CM_MASK             57344U
  #define TMR3_CTRL_CM_BITNUM           13U
  #define TMR3_CTRL                     (*((volatile word *)0x0000F036))


  /*** TMR3_SCR - Timer Channel 3 Status and Control Register; 0x0000F037 ***/
  union {
    word Word;
  } TMR3_SCR_STR;
  
  #define TMR3_SCR_OEN_MASK             1U
  #define TMR3_SCR_OPS_MASK             2U
  #define TMR3_SCR_FORCE_MASK           4U
  #define TMR3_SCR_VAL_MASK             8U
  #define TMR3_SCR_EEOF_MASK            16U
  #define TMR3_SCR_MSTR_MASK            32U
  #define TMR3_SCR_Capture_Mode0_MASK   64U
  #define TMR3_SCR_Capture_Mode1_MASK   128U
  #define TMR3_SCR_INPUT_MASK           256U
  #define TMR3_SCR_IPS_MASK             512U
  #define TMR3_SCR_IEFIE_MASK           1024U
  #define TMR3_SCR_IEF_MASK             2048U
  #define TMR3_SCR_TOFIE_MASK           4096U
  #define TMR3_SCR_TOF_MASK             8192U
  #define TMR3_SCR_TCFIE_MASK           16384U
  #define TMR3_SCR_TCF_MASK             32768U
  #define TMR3_SCR_Capture_Mode_MASK    192U
  #define TMR3_SCR_Capture_Mode_BITNUM  6U
  #define TMR3_SCR                      (*((volatile word *)0x0000F037))


  /*** TMR3_CMPLD1 - Timer Channel 3 Comparator Load Register 1; 0x0000F038 ***/
  union {
    word Word;
  } TMR3_CMPLD1_STR;
  
  #define TMR3_CMPLD1_COMPARATOR_LOAD_10_MASK 1U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_11_MASK 2U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_12_MASK 4U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_13_MASK 8U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_14_MASK 16U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_15_MASK 32U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_16_MASK 64U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_17_MASK 128U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_18_MASK 256U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_19_MASK 512U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_110_MASK 1024U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_111_MASK 2048U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_112_MASK 4096U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_113_MASK 8192U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_114_MASK 16384U
  #define TMR3_CMPLD1_COMPARATOR_LOAD_115_MASK 32768U
  #define TMR3_CMPLD1                   (*((volatile word *)0x0000F038))


  /*** TMR3_CMPLD2 - Timer Channel 3 Comparator Load Register 2; 0x0000F039 ***/
  union {
    word Word;
  } TMR3_CMPLD2_STR;
  
  #define TMR3_CMPLD2_COMPARATOR_LOAD_20_MASK 1U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_21_MASK 2U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_22_MASK 4U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_23_MASK 8U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_24_MASK 16U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_25_MASK 32U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_26_MASK 64U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_27_MASK 128U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_28_MASK 256U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_29_MASK 512U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_210_MASK 1024U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_211_MASK 2048U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_212_MASK 4096U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_213_MASK 8192U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_214_MASK 16384U
  #define TMR3_CMPLD2_COMPARATOR_LOAD_215_MASK 32768U
  #define TMR3_CMPLD2                   (*((volatile word *)0x0000F039))


  /*** TMR3_COMSCR - Timer Channel 3 Comparator Status and Control Register; 0x0000F03A ***/
  union {
    word Word;
  } TMR3_COMSCR_STR;
  
  #define TMR3_COMSCR_CL10_MASK         1U
  #define TMR3_COMSCR_CL11_MASK         2U
  #define TMR3_COMSCR_CL20_MASK         4U
  #define TMR3_COMSCR_CL21_MASK         8U
  #define TMR3_COMSCR_TCF1_MASK         16U
  #define TMR3_COMSCR_TCF2_MASK         32U
  #define TMR3_COMSCR_TCF1EN_MASK       64U
  #define TMR3_COMSCR_TCF2EN_MASK       128U
  #define TMR3_COMSCR_DBG_EN0_MASK      16384U
  #define TMR3_COMSCR_DBG_EN1_MASK      32768U
  #define TMR3_COMSCR_CL1_MASK          3U
  #define TMR3_COMSCR_CL1_BITNUM        0U
  #define TMR3_COMSCR_CL2_MASK          12U
  #define TMR3_COMSCR_CL2_BITNUM        2U
  #define TMR3_COMSCR_TCF_1_MASK        48U
  #define TMR3_COMSCR_TCF_1_BITNUM      4U
  #define TMR3_COMSCR_DBG_EN_MASK       49152U
  #define TMR3_COMSCR_DBG_EN_BITNUM     14U
  #define TMR3_COMSCR                   (*((volatile word *)0x0000F03A))


  word Reserved0[5];                   /* Reserved (unused) registers */

} TMR3_PRPH;

/******************************************
*** Peripheral PWM
*******************************************/
typedef volatile struct {
  /*** PWM_PMCTL - PWM control register; 0x0000F040 ***/
  union {
    word Word;
  } PWM_PMCTL_STR;
  
  #define PWM_PMCTL_PWMEN_MASK          1U
  #define PWM_PMCTL_LDOK_MASK           2U
  #define PWM_PMCTL_PWMF_MASK           16U
  #define PWM_PMCTL_PWMRIE_MASK         32U
  #define PWM_PMCTL_PRSC0_MASK          64U
  #define PWM_PMCTL_PRSC1_MASK          128U
  #define PWM_PMCTL_IPOL0_MASK          256U
  #define PWM_PMCTL_IPOL1_MASK          512U
  #define PWM_PMCTL_IPOL2_MASK          1024U
  #define PWM_PMCTL_HALF_MASK           2048U
  #define PWM_PMCTL_LDFQ0_MASK          4096U
  #define PWM_PMCTL_LDFQ1_MASK          8192U
  #define PWM_PMCTL_LDFQ2_MASK          16384U
  #define PWM_PMCTL_LDFQ3_MASK          32768U
  #define PWM_PMCTL_PRSC_MASK           192U
  #define PWM_PMCTL_PRSC_BITNUM         6U
  #define PWM_PMCTL_IPOL_MASK           1792U
  #define PWM_PMCTL_IPOL_BITNUM         8U
  #define PWM_PMCTL_LDFQ_MASK           61440U
  #define PWM_PMCTL_LDFQ_BITNUM         12U
  #define PWM_PMCTL                     (*((volatile word *)0x0000F040))


  /*** PWM_PMFCTL - PWM fault control register; 0x0000F041 ***/
  union {
    word Word;
  } PWM_PMFCTL_STR;
  
  #define PWM_PMFCTL_FMODE0_MASK        1U
  #define PWM_PMFCTL_FIE0_MASK          2U
  #define PWM_PMFCTL_FMODE1_MASK        4U
  #define PWM_PMFCTL_FIE1_MASK          8U
  #define PWM_PMFCTL_FMODE2_MASK        16U
  #define PWM_PMFCTL_FIE2_MASK          32U
  #define PWM_PMFCTL_FMODE3_MASK        64U
  #define PWM_PMFCTL_FIE3_MASK          128U
  #define PWM_PMFCTL                    (*((volatile word *)0x0000F041))


  /*** PWM_PMFSA - PWM fault status acknowledge; 0x0000F042 ***/
  union {
    word Word;
  } PWM_PMFSA_STR;
  
  #define PWM_PMFSA_DT0_FTACK0_MASK     1U
  #define PWM_PMFSA_DT1_MASK            2U
  #define PWM_PMFSA_DT2_FTACK1_MASK     4U
  #define PWM_PMFSA_DT3_MASK            8U
  #define PWM_PMFSA_DT4_FTACK2_MASK     16U
  #define PWM_PMFSA_DT5_MASK            32U
  #define PWM_PMFSA_FTACK3_MASK         64U
  #define PWM_PMFSA_FFLAG0_MASK         256U
  #define PWM_PMFSA_FPIN0_MASK          512U
  #define PWM_PMFSA_FFLAG1_MASK         1024U
  #define PWM_PMFSA_FPIN1_MASK          2048U
  #define PWM_PMFSA_FFLAG2_MASK         4096U
  #define PWM_PMFSA_FPIN2_MASK          8192U
  #define PWM_PMFSA_FFLAG3_MASK         16384U
  #define PWM_PMFSA_FPIN3_MASK          32768U
  #define PWM_PMFSA                     (*((volatile word *)0x0000F042))


  /*** PWM_PMOUT - PWM output control register; 0x0000F043 ***/
  union {
    word Word;
  } PWM_PMOUT_STR;
  
  #define PWM_PMOUT_OUT0_MASK           1U
  #define PWM_PMOUT_OUT1_MASK           2U
  #define PWM_PMOUT_OUT2_MASK           4U
  #define PWM_PMOUT_OUT3_MASK           8U
  #define PWM_PMOUT_OUT4_MASK           16U
  #define PWM_PMOUT_OUT5_MASK           32U
  #define PWM_PMOUT_OUTCTL0_MASK        256U
  #define PWM_PMOUT_OUTCTL1_MASK        512U
  #define PWM_PMOUT_OUTCTL2_MASK        1024U
  #define PWM_PMOUT_OUTCTL3_MASK        2048U
  #define PWM_PMOUT_OUTCTL4_MASK        4096U
  #define PWM_PMOUT_OUTCTL5_MASK        8192U
  #define PWM_PMOUT_PAD_EN_MASK         32768U
  #define PWM_PMOUT_OUT_MASK            63U
  #define PWM_PMOUT_OUT_BITNUM          0U
  #define PWM_PMOUT_OUTCTL_MASK         16128U
  #define PWM_PMOUT_OUTCTL_BITNUM       8U
  #define PWM_PMOUT                     (*((volatile word *)0x0000F043))


  /*** PWM_PMCNT - PWM counter register; 0x0000F044 ***/
  union {
    word Word;
  } PWM_PMCNT_STR;
  
  #define PWM_PMCNT_CNT0_MASK           1U
  #define PWM_PMCNT_CNT1_MASK           2U
  #define PWM_PMCNT_CNT2_MASK           4U
  #define PWM_PMCNT_CNT3_MASK           8U
  #define PWM_PMCNT_CNT4_MASK           16U
  #define PWM_PMCNT_CNT5_MASK           32U
  #define PWM_PMCNT_CNT6_MASK           64U
  #define PWM_PMCNT_CNT7_MASK           128U
  #define PWM_PMCNT_CNT8_MASK           256U
  #define PWM_PMCNT_CNT9_MASK           512U
  #define PWM_PMCNT_CNT10_MASK          1024U
  #define PWM_PMCNT_CNT11_MASK          2048U
  #define PWM_PMCNT_CNT12_MASK          4096U
  #define PWM_PMCNT_CNT13_MASK          8192U
  #define PWM_PMCNT_CNT14_MASK          16384U
  #define PWM_PMCNT_CNT_MASK            32767U
  #define PWM_PMCNT_CNT_BITNUM          0U
  #define PWM_PMCNT                     (*((volatile word *)0x0000F044))


  /*** PWM_PWMCM - PWM counter modulo register; 0x0000F045 ***/
  union {
    word Word;
  } PWM_PWMCM_STR;
  
  #define PWM_PWMCM_CM0_MASK            1U
  #define PWM_PWMCM_CM1_MASK            2U
  #define PWM_PWMCM_CM2_MASK            4U
  #define PWM_PWMCM_CM3_MASK            8U
  #define PWM_PWMCM_CM4_MASK            16U
  #define PWM_PWMCM_CM5_MASK            32U
  #define PWM_PWMCM_CM6_MASK            64U
  #define PWM_PWMCM_CM7_MASK            128U
  #define PWM_PWMCM_CM8_MASK            256U
  #define PWM_PWMCM_CM9_MASK            512U
  #define PWM_PWMCM_CM10_MASK           1024U
  #define PWM_PWMCM_CM11_MASK           2048U
  #define PWM_PWMCM_CM12_MASK           4096U
  #define PWM_PWMCM_CM13_MASK           8192U
  #define PWM_PWMCM_CM14_MASK           16384U
  #define PWM_PWMCM_CM_MASK             32767U
  #define PWM_PWMCM_CM_BITNUM           0U
  #define PWM_PWMCM                     (*((volatile word *)0x0000F045))


  /*** PWM_PWMVAL0 - PWM value register 0; 0x0000F046 ***/
  union {
    word Word;
  } PWM_PWMVAL0_STR;
  
  #define PWM_PWMVAL0                   (*((volatile word *)0x0000F046))


  /*** PWM_PWMVAL1 - PWM value register 1; 0x0000F047 ***/
  union {
    word Word;
  } PWM_PWMVAL1_STR;
  
  #define PWM_PWMVAL1                   (*((volatile word *)0x0000F047))


  /*** PWM_PWMVAL2 - PWM value register 2; 0x0000F048 ***/
  union {
    word Word;
  } PWM_PWMVAL2_STR;
  
  #define PWM_PWMVAL2                   (*((volatile word *)0x0000F048))


  /*** PWM_PWMVAL3 - PWM value register 3; 0x0000F049 ***/
  union {
    word Word;
  } PWM_PWMVAL3_STR;
  
  #define PWM_PWMVAL3                   (*((volatile word *)0x0000F049))


  /*** PWM_PWMVAL4 - PWM value register 4; 0x0000F04A ***/
  union {
    word Word;
  } PWM_PWMVAL4_STR;
  
  #define PWM_PWMVAL4                   (*((volatile word *)0x0000F04A))


  /*** PWM_PWMVAL5 - PWM value register 5; 0x0000F04B ***/
  union {
    word Word;
  } PWM_PWMVAL5_STR;
  
  #define PWM_PWMVAL5                   (*((volatile word *)0x0000F04B))


  /*** PWM_PMDEADTM0 - PWM deadtime register 0; 0x0000F04C ***/
  union {
    word Word;
  } PWM_PMDEADTM0_STR;
  
  #define PWM_PMDEADTM0_PWMDT00_MASK    1U
  #define PWM_PMDEADTM0_PWMDT01_MASK    2U
  #define PWM_PMDEADTM0_PWMDT02_MASK    4U
  #define PWM_PMDEADTM0_PWMDT03_MASK    8U
  #define PWM_PMDEADTM0_PWMDT04_MASK    16U
  #define PWM_PMDEADTM0_PWMDT05_MASK    32U
  #define PWM_PMDEADTM0_PWMDT06_MASK    64U
  #define PWM_PMDEADTM0_PWMDT07_MASK    128U
  #define PWM_PMDEADTM0_PWMDT08_MASK    256U
  #define PWM_PMDEADTM0_PWMDT09_MASK    512U
  #define PWM_PMDEADTM0_PWMDT010_MASK   1024U
  #define PWM_PMDEADTM0_PWMDT011_MASK   2048U
  #define PWM_PMDEADTM0_PWMDT0_MASK     4095U
  #define PWM_PMDEADTM0_PWMDT0_BITNUM   0U
  #define PWM_PMDEADTM0                 (*((volatile word *)0x0000F04C))


  /*** PWM_PMDEADTM1 - PWM deadtime register 1; 0x0000F04D ***/
  union {
    word Word;
  } PWM_PMDEADTM1_STR;
  
  #define PWM_PMDEADTM1_PWMDT10_MASK    1U
  #define PWM_PMDEADTM1_PWMDT11_MASK    2U
  #define PWM_PMDEADTM1_PWMDT12_MASK    4U
  #define PWM_PMDEADTM1_PWMDT13_MASK    8U
  #define PWM_PMDEADTM1_PWMDT14_MASK    16U
  #define PWM_PMDEADTM1_PWMDT15_MASK    32U
  #define PWM_PMDEADTM1_PWMDT16_MASK    64U
  #define PWM_PMDEADTM1_PWMDT17_MASK    128U
  #define PWM_PMDEADTM1_PWMDT18_MASK    256U
  #define PWM_PMDEADTM1_PWMDT19_MASK    512U
  #define PWM_PMDEADTM1_PWMDT110_MASK   1024U
  #define PWM_PMDEADTM1_PWMDT111_MASK   2048U
  #define PWM_PMDEADTM1_PWMDT1_MASK     4095U
  #define PWM_PMDEADTM1_PWMDT1_BITNUM   0U
  #define PWM_PMDEADTM1                 (*((volatile word *)0x0000F04D))


  /*** PWM_PMDISMAP1 - PWM disable mapping register one; 0x0000F04E ***/
  union {
    word Word;
  } PWM_PMDISMAP1_STR;
  
  #define PWM_PMDISMAP1_DISMAP0_MASK    1U
  #define PWM_PMDISMAP1_DISMAP1_MASK    2U
  #define PWM_PMDISMAP1_DISMAP2_MASK    4U
  #define PWM_PMDISMAP1_DISMAP3_MASK    8U
  #define PWM_PMDISMAP1_DISMAP4_MASK    16U
  #define PWM_PMDISMAP1_DISMAP5_MASK    32U
  #define PWM_PMDISMAP1_DISMAP6_MASK    64U
  #define PWM_PMDISMAP1_DISMAP7_MASK    128U
  #define PWM_PMDISMAP1_DISMAP8_MASK    256U
  #define PWM_PMDISMAP1_DISMAP9_MASK    512U
  #define PWM_PMDISMAP1_DISMAP10_MASK   1024U
  #define PWM_PMDISMAP1_DISMAP11_MASK   2048U
  #define PWM_PMDISMAP1_DISMAP12_MASK   4096U
  #define PWM_PMDISMAP1_DISMAP13_MASK   8192U
  #define PWM_PMDISMAP1_DISMAP14_MASK   16384U
  #define PWM_PMDISMAP1_DISMAP15_MASK   32768U
  #define PWM_PMDISMAP1                 (*((volatile word *)0x0000F04E))


  /*** PWM_PMDISMAP2 - PWM disable mapping register two; 0x0000F04F ***/
  union {
    word Word;
  } PWM_PMDISMAP2_STR;
  
  #define PWM_PMDISMAP2_DISMAP0_MASK    1U
  #define PWM_PMDISMAP2_DISMAP1_MASK    2U
  #define PWM_PMDISMAP2_DISMAP2_MASK    4U
  #define PWM_PMDISMAP2_DISMAP3_MASK    8U
  #define PWM_PMDISMAP2_DISMAP4_MASK    16U
  #define PWM_PMDISMAP2_DISMAP5_MASK    32U
  #define PWM_PMDISMAP2_DISMAP6_MASK    64U
  #define PWM_PMDISMAP2_DISMAP7_MASK    128U
  #define PWM_PMDISMAP2_DISMAP_MASK     255U
  #define PWM_PMDISMAP2_DISMAP_BITNUM   0U
  #define PWM_PMDISMAP2                 (*((volatile word *)0x0000F04F))


  /*** PWM_PMCFG - PWM config register; 0x0000F050 ***/
  union {
    word Word;
  } PWM_PMCFG_STR;
  
  #define PWM_PMCFG_WP_MASK             1U
  #define PWM_PMCFG_INDEP01_MASK        2U
  #define PWM_PMCFG_INDEP23_MASK        4U
  #define PWM_PMCFG_INDEP45_MASK        8U
  #define PWM_PMCFG_BOTNEG01_MASK       16U
  #define PWM_PMCFG_BOTNEG23_MASK       32U
  #define PWM_PMCFG_BOTNEG45_MASK       64U
  #define PWM_PMCFG_TOPNEG01_MASK       256U
  #define PWM_PMCFG_TOPNEG23_MASK       512U
  #define PWM_PMCFG_TOPNEG45_MASK       1024U
  #define PWM_PMCFG_EDG_MASK            4096U
  #define PWM_PMCFG_WAIT_EN_MASK        8192U
  #define PWM_PMCFG_DBG_EN_MASK         16384U
  #define PWM_PMCFG                     (*((volatile word *)0x0000F050))


  /*** PWM_PMCCR - PWM channel control register; 0x0000F051 ***/
  union {
    word Word;
  } PWM_PMCCR_STR;
  
  #define PWM_PMCCR_SWP01_MASK          1U
  #define PWM_PMCCR_SWP23_MASK          2U
  #define PWM_PMCCR_SWP45_MASK          4U
  #define PWM_PMCCR_VLMODE0_MASK        16U
  #define PWM_PMCCR_VLMODE1_MASK        32U
  #define PWM_PMCCR_MSK0_MASK           256U
  #define PWM_PMCCR_MSK1_MASK           512U
  #define PWM_PMCCR_MSK2_MASK           1024U
  #define PWM_PMCCR_MSK3_MASK           2048U
  #define PWM_PMCCR_MSK4_MASK           4096U
  #define PWM_PMCCR_MSK5_MASK           8192U
  #define PWM_PMCCR_nBX_MASK            16384U
  #define PWM_PMCCR_ENHA_MASK           32768U
  #define PWM_PMCCR_VLMODE_MASK         48U
  #define PWM_PMCCR_VLMODE_BITNUM       4U
  #define PWM_PMCCR_MSK_MASK            16128U
  #define PWM_PMCCR_MSK_BITNUM          8U
  #define PWM_PMCCR                     (*((volatile word *)0x0000F051))


  /*** PWM_PMPORT - PWM port register; 0x0000F052 ***/
  union {
    word Word;
  } PWM_PMPORT_STR;
  
  #define PWM_PMPORT_PORT0_MASK         1U
  #define PWM_PMPORT_PORT1_MASK         2U
  #define PWM_PMPORT_PORT2_MASK         4U
  #define PWM_PMPORT_PORT3_MASK         8U
  #define PWM_PMPORT_PORT_MASK          15U
  #define PWM_PMPORT_PORT_BITNUM        0U
  #define PWM_PMPORT                    (*((volatile word *)0x0000F052))


  /*** PWM_PMICCR - PWM Internal Correction Control Register; 0x0000F053 ***/
  union {
    word Word;
  } PWM_PMICCR_STR;
  
  #define PWM_PMICCR_ICC0_MASK          1U
  #define PWM_PMICCR_ICC1_MASK          2U
  #define PWM_PMICCR_ICC2_MASK          4U
  #define PWM_PMICCR_ICC_MASK           7U
  #define PWM_PMICCR_ICC_BITNUM         0U
  #define PWM_PMICCR                    (*((volatile word *)0x0000F053))


  /*** PWM_PMSRC - PWM Source Control Register; 0x0000F054 ***/
  union {
    word Word;
  } PWM_PMSRC_STR;
  
  #define PWM_PMSRC_SRC00_MASK          1U
  #define PWM_PMSRC_SRC01_MASK          2U
  #define PWM_PMSRC_SRC10_MASK          4U
  #define PWM_PMSRC_SRC11_MASK          8U
  #define PWM_PMSRC_SRC12_MASK          16U
  #define PWM_PMSRC_SRC20_MASK          32U
  #define PWM_PMSRC_SRC21_MASK          64U
  #define PWM_PMSRC_SRC22_MASK          128U
  #define PWM_PMSRC_CINV0_MASK          256U
  #define PWM_PMSRC_CINV1_MASK          512U
  #define PWM_PMSRC_CINV2_MASK          1024U
  #define PWM_PMSRC_CINV3_MASK          2048U
  #define PWM_PMSRC_CINV4_MASK          4096U
  #define PWM_PMSRC_CINV5_MASK          8192U
  #define PWM_PMSRC_SRC0_MASK           3U
  #define PWM_PMSRC_SRC0_BITNUM         0U
  #define PWM_PMSRC_SRC1_MASK           28U
  #define PWM_PMSRC_SRC1_BITNUM         2U
  #define PWM_PMSRC_SRC2_MASK           224U
  #define PWM_PMSRC_SRC2_BITNUM         5U
  #define PWM_PMSRC_CINV_MASK           16128U
  #define PWM_PMSRC_CINV_BITNUM         8U
  #define PWM_PMSRC                     (*((volatile word *)0x0000F054))


  word Reserved0[11];                  /* Reserved (unused) registers */

} PWM_PRPH;

/******************************************
*** Peripheral INTC
*******************************************/
typedef volatile struct {
  /*** INTC_IPR0 - Interrupt Priority Register 0; 0x0000F060 ***/
  union {
    word Word;
  } INTC_IPR0_STR;
  
  #define INTC_IPR0_STPCNT_IPL0_MASK    1U
  #define INTC_IPR0_STPCNT_IPL1_MASK    2U
  #define INTC_IPR0_BKPT_U0_IPL0_MASK   4U
  #define INTC_IPR0_BKPT_U0_IPL1_MASK   8U
  #define INTC_IPR0_TRBUF_IPL0_MASK     16U
  #define INTC_IPR0_TRBUF_IPL1_MASK     32U
  #define INTC_IPR0_TX_REG_IPL0_MASK    64U
  #define INTC_IPR0_TX_REG_IPL1_MASK    128U
  #define INTC_IPR0_RX_REG_IPL0_MASK    256U
  #define INTC_IPR0_RX_REG_IPL1_MASK    512U
  #define INTC_IPR0_LVI_IPL0_MASK       16384U
  #define INTC_IPR0_LVI_IPL1_MASK       32768U
  #define INTC_IPR0_STPCNT_IPL_MASK     3U
  #define INTC_IPR0_STPCNT_IPL_BITNUM   0U
  #define INTC_IPR0_BKPT_U0_IPL_MASK    12U
  #define INTC_IPR0_BKPT_U0_IPL_BITNUM  2U
  #define INTC_IPR0_TRBUF_IPL_MASK      48U
  #define INTC_IPR0_TRBUF_IPL_BITNUM    4U
  #define INTC_IPR0_TX_REG_IPL_MASK     192U
  #define INTC_IPR0_TX_REG_IPL_BITNUM   6U
  #define INTC_IPR0_RX_REG_IPL_MASK     768U
  #define INTC_IPR0_RX_REG_IPL_BITNUM   8U
  #define INTC_IPR0_LVI_IPL_MASK        49152U
  #define INTC_IPR0_LVI_IPL_BITNUM      14U
  #define INTC_IPR0                     (*((volatile word *)0x0000F060))


  /*** INTC_IPR1 - Interrupt Priority Register 1; 0x0000F061 ***/
  union {
    word Word;
  } INTC_IPR1_STR;
  
  #define INTC_IPR1_PLL_IPL0_MASK       1U
  #define INTC_IPR1_PLL_IPL1_MASK       2U
  #define INTC_IPR1_HFM_ERR_IPL0_MASK   4U
  #define INTC_IPR1_HFM_ERR_IPL1_MASK   8U
  #define INTC_IPR1_HFM_CC_IPL0_MASK    16U
  #define INTC_IPR1_HFM_CC_IPL1_MASK    32U
  #define INTC_IPR1_HFM_CBE_IPL0_MASK   64U
  #define INTC_IPR1_HFM_CBE_IPL1_MASK   128U
  #define INTC_IPR1_GPIO_D_IPL0_MASK    1024U
  #define INTC_IPR1_GPIO_D_IPL1_MASK    2048U
  #define INTC_IPR1_GPIO_C_IPL0_MASK    4096U
  #define INTC_IPR1_GPIO_C_IPL1_MASK    8192U
  #define INTC_IPR1_GPIO_B_IPL0_MASK    16384U
  #define INTC_IPR1_GPIO_B_IPL1_MASK    32768U
  #define INTC_IPR1_PLL_IPL_MASK        3U
  #define INTC_IPR1_PLL_IPL_BITNUM      0U
  #define INTC_IPR1_HFM_ERR_IPL_MASK    12U
  #define INTC_IPR1_HFM_ERR_IPL_BITNUM  2U
  #define INTC_IPR1_HFM_CC_IPL_MASK     48U
  #define INTC_IPR1_HFM_CC_IPL_BITNUM   4U
  #define INTC_IPR1_HFM_CBE_IPL_MASK    192U
  #define INTC_IPR1_HFM_CBE_IPL_BITNUM  6U
  #define INTC_IPR1_GPIO_D_IPL_MASK     3072U
  #define INTC_IPR1_GPIO_D_IPL_BITNUM   10U
  #define INTC_IPR1_GPIO_C_IPL_MASK     12288U
  #define INTC_IPR1_GPIO_C_IPL_BITNUM   12U
  #define INTC_IPR1_GPIO_B_IPL_MASK     49152U
  #define INTC_IPR1_GPIO_B_IPL_BITNUM   14U
  #define INTC_IPR1                     (*((volatile word *)0x0000F061))


  /*** INTC_IPR2 - Interrupt Priority Register 2; 0x0000F062 ***/
  union {
    word Word;
  } INTC_IPR2_STR;
  
  #define INTC_IPR2_GPIO_A_IPL0_MASK    1U
  #define INTC_IPR2_GPIO_A_IPL1_MASK    2U
  #define INTC_IPR2_SPI_RCV_IPL0_MASK   4U
  #define INTC_IPR2_SPI_RCV_IPL1_MASK   8U
  #define INTC_IPR2_SPI_XMIT_IPL0_MASK  16U
  #define INTC_IPR2_SPI_XMIT_IPL1_MASK  32U
  #define INTC_IPR2_SCI_XMIT_IPL0_MASK  64U
  #define INTC_IPR2_SCI_XMIT_IPL1_MASK  128U
  #define INTC_IPR2_SCI_TIDL_IPL0_MASK  256U
  #define INTC_IPR2_SCI_TIDL_IPL1_MASK  512U
  #define INTC_IPR2_SCI_RERR_IPL0_MASK  4096U
  #define INTC_IPR2_SCI_RERR_IPL1_MASK  8192U
  #define INTC_IPR2_SCI_RCV_IPL0_MASK   16384U
  #define INTC_IPR2_SCI_RCV_IPL1_MASK   32768U
  #define INTC_IPR2_GPIO_A_IPL_MASK     3U
  #define INTC_IPR2_GPIO_A_IPL_BITNUM   0U
  #define INTC_IPR2_SPI_RCV_IPL_MASK    12U
  #define INTC_IPR2_SPI_RCV_IPL_BITNUM  2U
  #define INTC_IPR2_SPI_XMIT_IPL_MASK   48U
  #define INTC_IPR2_SPI_XMIT_IPL_BITNUM 4U
  #define INTC_IPR2_SCI_XMIT_IPL_MASK   192U
  #define INTC_IPR2_SCI_XMIT_IPL_BITNUM 6U
  #define INTC_IPR2_SCI_TIDL_IPL_MASK   768U
  #define INTC_IPR2_SCI_TIDL_IPL_BITNUM 8U
  #define INTC_IPR2_SCI_RERR_IPL_MASK   12288U
  #define INTC_IPR2_SCI_RERR_IPL_BITNUM 12U
  #define INTC_IPR2_SCI_RCV_IPL_MASK    49152U
  #define INTC_IPR2_SCI_RCV_IPL_BITNUM  14U
  #define INTC_IPR2                     (*((volatile word *)0x0000F062))


  /*** INTC_IPR3 - Interrupt Priority Register 3; 0x0000F063 ***/
  union {
    word Word;
  } INTC_IPR3_STR;
  
  #define INTC_IPR3_I2C_ADDR_IPL0_MASK  16U
  #define INTC_IPR3_I2C_ADDR_IPL1_MASK  32U
  #define INTC_IPR3_TMR_0_IPL0_MASK     64U
  #define INTC_IPR3_TMR_0_IPL1_MASK     128U
  #define INTC_IPR3_TMR_1_IPL0_MASK     256U
  #define INTC_IPR3_TMR_1_IPL1_MASK     512U
  #define INTC_IPR3_TMR_2_IPL0_MASK     1024U
  #define INTC_IPR3_TMR_2_IPL1_MASK     2048U
  #define INTC_IPR3_TMR_3_IPL0_MASK     4096U
  #define INTC_IPR3_TMR_3_IPL1_MASK     8192U
  #define INTC_IPR3_ADCA_CC_IPL0_MASK   16384U
  #define INTC_IPR3_ADCA_CC_IPL1_MASK   32768U
  #define INTC_IPR3_I2C_ADDR_IPL_MASK   48U
  #define INTC_IPR3_I2C_ADDR_IPL_BITNUM 4U
  #define INTC_IPR3_TMR_0_IPL_MASK      192U
  #define INTC_IPR3_TMR_0_IPL_BITNUM    6U
  #define INTC_IPR3_TMR_1_IPL_MASK      768U
  #define INTC_IPR3_TMR_1_IPL_BITNUM    8U
  #define INTC_IPR3_TMR_2_IPL_MASK      3072U
  #define INTC_IPR3_TMR_2_IPL_BITNUM    10U
  #define INTC_IPR3_TMR_3_IPL_MASK      12288U
  #define INTC_IPR3_TMR_3_IPL_BITNUM    12U
  #define INTC_IPR3_ADCA_CC_IPL_MASK    49152U
  #define INTC_IPR3_ADCA_CC_IPL_BITNUM  14U
  #define INTC_IPR3                     (*((volatile word *)0x0000F063))


  /*** INTC_IPR4 - Interrupt Priority Register 4; 0x0000F064 ***/
  union {
    word Word;
  } INTC_IPR4_STR;
  
  #define INTC_IPR4_ADCB_CC_IPL0_MASK   1U
  #define INTC_IPR4_ADCB_CC_IPL1_MASK   2U
  #define INTC_IPR4_ADC_ZC_IPL0_MASK    4U
  #define INTC_IPR4_ADC_ZC_IPL1_MASK    8U
  #define INTC_IPR4_PWM_RL_IPL0_MASK    16U
  #define INTC_IPR4_PWM_RL_IPL1_MASK    32U
  #define INTC_IPR4_PWM_F_IPL0_MASK     64U
  #define INTC_IPR4_PWM_F_IPL1_MASK     128U
  #define INTC_IPR4_ADCB_CC_IPL_MASK    3U
  #define INTC_IPR4_ADCB_CC_IPL_BITNUM  0U
  #define INTC_IPR4_ADC_ZC_IPL_MASK     12U
  #define INTC_IPR4_ADC_ZC_IPL_BITNUM   2U
  #define INTC_IPR4_PWM_RL_IPL_MASK     48U
  #define INTC_IPR4_PWM_RL_IPL_BITNUM   4U
  #define INTC_IPR4_PWM_F_IPL_MASK      192U
  #define INTC_IPR4_PWM_F_IPL_BITNUM    6U
  #define INTC_IPR4                     (*((volatile word *)0x0000F064))


  /*** INTC_VBA - Vector Base Address Register; 0x0000F065 ***/
  union {
    word Word;
  } INTC_VBA_STR;
  
  #define INTC_VBA_VECTOR_BASE_ADDRESS0_MASK 1U
  #define INTC_VBA_VECTOR_BASE_ADDRESS1_MASK 2U
  #define INTC_VBA_VECTOR_BASE_ADDRESS2_MASK 4U
  #define INTC_VBA_VECTOR_BASE_ADDRESS3_MASK 8U
  #define INTC_VBA_VECTOR_BASE_ADDRESS4_MASK 16U
  #define INTC_VBA_VECTOR_BASE_ADDRESS5_MASK 32U
  #define INTC_VBA_VECTOR_BASE_ADDRESS6_MASK 64U
  #define INTC_VBA_VECTOR_BASE_ADDRESS7_MASK 128U
  #define INTC_VBA_VECTOR_BASE_ADDRESS8_MASK 256U
  #define INTC_VBA_VECTOR_BASE_ADDRESS9_MASK 512U
  #define INTC_VBA_VECTOR_BASE_ADDRESS10_MASK 1024U
  #define INTC_VBA_VECTOR_BASE_ADDRESS11_MASK 2048U
  #define INTC_VBA_VECTOR_BASE_ADDRESS12_MASK 4096U
  #define INTC_VBA_VECTOR_BASE_ADDRESS13_MASK 8192U
  #define INTC_VBA_VECTOR_BASE_ADDRESS_MASK 16383U
  #define INTC_VBA_VECTOR_BASE_ADDRESS_BITNUM 0U
  #define INTC_VBA                      (*((volatile word *)0x0000F065))


  /*** INTC_FIM0 - Fast Interrupt 0 Match Register; 0x0000F066 ***/
  union {
    word Word;
  } INTC_FIM0_STR;
  
  #define INTC_FIM0_FAST_INTERRUPT_00_MASK 1U
  #define INTC_FIM0_FAST_INTERRUPT_01_MASK 2U
  #define INTC_FIM0_FAST_INTERRUPT_02_MASK 4U
  #define INTC_FIM0_FAST_INTERRUPT_03_MASK 8U
  #define INTC_FIM0_FAST_INTERRUPT_04_MASK 16U
  #define INTC_FIM0_FAST_INTERRUPT_05_MASK 32U
  #define INTC_FIM0_FAST_INTERRUPT_06_MASK 64U
  #define INTC_FIM0_FAST_INTERRUPT_0_MASK 127U
  #define INTC_FIM0_FAST_INTERRUPT_0_BITNUM 0U
  #define INTC_FIM0                     (*((volatile word *)0x0000F066))


  /*** INTC_FIVAL0 - Fast Interrupt 0 Vector Address Low Register; 0x0000F067 ***/
  union {
    word Word;
  } INTC_FIVAL0_STR;
  
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW0_MASK 1U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW1_MASK 2U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW2_MASK 4U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW3_MASK 8U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW4_MASK 16U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW5_MASK 32U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW6_MASK 64U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW7_MASK 128U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW8_MASK 256U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW9_MASK 512U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW10_MASK 1024U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW11_MASK 2048U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW12_MASK 4096U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW13_MASK 8192U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW14_MASK 16384U
  #define INTC_FIVAL0_FAST_INTERRUPT_0_VECTOR_ADDRESS_LOW15_MASK 32768U
  #define INTC_FIVAL0                   (*((volatile word *)0x0000F067))


  /*** INTC_FIVAH0 - Fast Interrupt 0 Vector Address High Register; 0x0000F068 ***/
  union {
    word Word;
  } INTC_FIVAH0_STR;
  
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH0_MASK 1U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH1_MASK 2U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH2_MASK 4U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH3_MASK 8U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH4_MASK 16U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH_MASK 31U
  #define INTC_FIVAH0_FAST_INTERRUPT_0_VECTOR_ADDRESS_HIGH_BITNUM 0U
  #define INTC_FIVAH0                   (*((volatile word *)0x0000F068))


  /*** INTC_FIM1 - Fast Interrupt 1 Match Register; 0x0000F069 ***/
  union {
    word Word;
  } INTC_FIM1_STR;
  
  #define INTC_FIM1_FAST_INTERRUPT_10_MASK 1U
  #define INTC_FIM1_FAST_INTERRUPT_11_MASK 2U
  #define INTC_FIM1_FAST_INTERRUPT_12_MASK 4U
  #define INTC_FIM1_FAST_INTERRUPT_13_MASK 8U
  #define INTC_FIM1_FAST_INTERRUPT_14_MASK 16U
  #define INTC_FIM1_FAST_INTERRUPT_15_MASK 32U
  #define INTC_FIM1_FAST_INTERRUPT_16_MASK 64U
  #define INTC_FIM1_FAST_INTERRUPT_1_MASK 127U
  #define INTC_FIM1_FAST_INTERRUPT_1_BITNUM 0U
  #define INTC_FIM1                     (*((volatile word *)0x0000F069))


  /*** INTC_FIVAL1 - Fast Interrupt 1 Vector Address Low Register; 0x0000F06A ***/
  union {
    word Word;
  } INTC_FIVAL1_STR;
  
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW0_MASK 1U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW1_MASK 2U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW2_MASK 4U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW3_MASK 8U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW4_MASK 16U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW5_MASK 32U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW6_MASK 64U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW7_MASK 128U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW8_MASK 256U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW9_MASK 512U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW10_MASK 1024U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW11_MASK 2048U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW12_MASK 4096U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW13_MASK 8192U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW14_MASK 16384U
  #define INTC_FIVAL1_FAST_INTERRUPT_1_VECTOR_ADDRESS_LOW15_MASK 32768U
  #define INTC_FIVAL1                   (*((volatile word *)0x0000F06A))


  /*** INTC_FIVAH1 - Fast Interrupt 1 Vector Address High Register; 0x0000F06B ***/
  union {
    word Word;
  } INTC_FIVAH1_STR;
  
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH0_MASK 1U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH1_MASK 2U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH2_MASK 4U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH3_MASK 8U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH4_MASK 16U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH_MASK 31U
  #define INTC_FIVAH1_FAST_INTERRUPT_1_VECTOR_ADDRESS_HIGH_BITNUM 0U
  #define INTC_FIVAH1                   (*((volatile word *)0x0000F06B))


  /*** INTC_IRQP0 - IRQ Pending Register 0; 0x0000F06C ***/
  union {
    word Word;
  } INTC_IRQP0_STR;
  
  #define INTC_IRQP0_PENDING2_MASK      2U
  #define INTC_IRQP0_PENDING3_MASK      4U
  #define INTC_IRQP0_PENDING4_MASK      8U
  #define INTC_IRQP0_PENDING5_MASK      16U
  #define INTC_IRQP0_PENDING6_MASK      32U
  #define INTC_IRQP0_PENDING7_MASK      64U
  #define INTC_IRQP0_PENDING8_MASK      128U
  #define INTC_IRQP0_PENDING9_MASK      256U
  #define INTC_IRQP0_PENDING10_MASK     512U
  #define INTC_IRQP0_PENDING11_MASK     1024U
  #define INTC_IRQP0_PENDING12_MASK     2048U
  #define INTC_IRQP0_PENDING13_MASK     4096U
  #define INTC_IRQP0_PENDING14_MASK     8192U
  #define INTC_IRQP0_PENDING15_MASK     16384U
  #define INTC_IRQP0_PENDING16_MASK     32768U
  #define INTC_IRQP0_PENDING_2_MASK     65534U
  #define INTC_IRQP0_PENDING_2_BITNUM   1U
  #define INTC_IRQP0                    (*((volatile word *)0x0000F06C))


  /*** INTC_IRQP1 - IRQ Pending Register 1; 0x0000F06D ***/
  union {
    word Word;
  } INTC_IRQP1_STR;
  
  #define INTC_IRQP1_PENDING17_MASK     1U
  #define INTC_IRQP1_PENDING18_MASK     2U
  #define INTC_IRQP1_PENDING19_MASK     4U
  #define INTC_IRQP1_PENDING20_MASK     8U
  #define INTC_IRQP1_PENDING21_MASK     16U
  #define INTC_IRQP1_PENDING22_MASK     32U
  #define INTC_IRQP1_PENDING23_MASK     64U
  #define INTC_IRQP1_PENDING24_MASK     128U
  #define INTC_IRQP1_PENDING25_MASK     256U
  #define INTC_IRQP1_PENDING26_MASK     512U
  #define INTC_IRQP1_PENDING27_MASK     1024U
  #define INTC_IRQP1_PENDING28_MASK     2048U
  #define INTC_IRQP1_PENDING29_MASK     4096U
  #define INTC_IRQP1_PENDING30_MASK     8192U
  #define INTC_IRQP1_PENDING31_MASK     16384U
  #define INTC_IRQP1_PENDING32_MASK     32768U
  #define INTC_IRQP1                    (*((volatile word *)0x0000F06D))


  /*** INTC_IRQP2 - IRQ Pending Register 2; 0x0000F06E ***/
  union {
    word Word;
  } INTC_IRQP2_STR;
  
  #define INTC_IRQP2_PENDING33_MASK     1U
  #define INTC_IRQP2_PENDING34_MASK     2U
  #define INTC_IRQP2_PENDING35_MASK     4U
  #define INTC_IRQP2_PENDING36_MASK     8U
  #define INTC_IRQP2_PENDING37_MASK     16U
  #define INTC_IRQP2_PENDING38_MASK     32U
  #define INTC_IRQP2_PENDING39_MASK     64U
  #define INTC_IRQP2_PENDING40_MASK     128U
  #define INTC_IRQP2_PENDING41_MASK     256U
  #define INTC_IRQP2_PENDING42_MASK     512U
  #define INTC_IRQP2_PENDING43_MASK     1024U
  #define INTC_IRQP2_PENDING44_MASK     2048U
  #define INTC_IRQP2_PENDING45_MASK     4096U
  #define INTC_IRQP2_PENDING_33_MASK    8191U
  #define INTC_IRQP2_PENDING_33_BITNUM  0U
  #define INTC_IRQP2                    (*((volatile word *)0x0000F06E))


  /*** INTC_TIRQS0 - Test IRQ Source Register 0; 0x0000F06F ***/
  union {
    word Word;
  } INTC_TIRQS0_STR;
  
  #define INTC_TIRQS0_TEST_IRQ2_MASK    2U
  #define INTC_TIRQS0_TEST_IRQ3_MASK    4U
  #define INTC_TIRQS0_TEST_IRQ4_MASK    8U
  #define INTC_TIRQS0_TEST_IRQ5_MASK    16U
  #define INTC_TIRQS0_TEST_IRQ6_MASK    32U
  #define INTC_TIRQS0_TEST_IRQ7_MASK    64U
  #define INTC_TIRQS0_TEST_IRQ8_MASK    128U
  #define INTC_TIRQS0_TEST_IRQ9_MASK    256U
  #define INTC_TIRQS0_TEST_IRQ10_MASK   512U
  #define INTC_TIRQS0_TEST_IRQ11_MASK   1024U
  #define INTC_TIRQS0_TEST_IRQ12_MASK   2048U
  #define INTC_TIRQS0_TEST_IRQ13_MASK   4096U
  #define INTC_TIRQS0_TEST_IRQ14_MASK   8192U
  #define INTC_TIRQS0_TEST_IRQ15_MASK   16384U
  #define INTC_TIRQS0_TEST_IRQ16_MASK   32768U
  #define INTC_TIRQS0_TEST_IRQ_2_MASK   65534U
  #define INTC_TIRQS0_TEST_IRQ_2_BITNUM 1U
  #define INTC_TIRQS0                   (*((volatile word *)0x0000F06F))


  /*** INTC_TIRQS1 - Test IRQ Source Register 1; 0x0000F070 ***/
  union {
    word Word;
  } INTC_TIRQS1_STR;
  
  #define INTC_TIRQS1_TEST_IRQ17_MASK   1U
  #define INTC_TIRQS1_TEST_IRQ18_MASK   2U
  #define INTC_TIRQS1_TEST_IRQ19_MASK   4U
  #define INTC_TIRQS1_TEST_IRQ20_MASK   8U
  #define INTC_TIRQS1_TEST_IRQ21_MASK   16U
  #define INTC_TIRQS1_TEST_IRQ22_MASK   32U
  #define INTC_TIRQS1_TEST_IRQ23_MASK   64U
  #define INTC_TIRQS1_TEST_IRQ24_MASK   128U
  #define INTC_TIRQS1_TEST_IRQ25_MASK   256U
  #define INTC_TIRQS1_TEST_IRQ26_MASK   512U
  #define INTC_TIRQS1_TEST_IRQ27_MASK   1024U
  #define INTC_TIRQS1_TEST_IRQ28_MASK   2048U
  #define INTC_TIRQS1_TEST_IRQ29_MASK   4096U
  #define INTC_TIRQS1_TEST_IRQ30_MASK   8192U
  #define INTC_TIRQS1_TEST_IRQ31_MASK   16384U
  #define INTC_TIRQS1_TEST_IRQ32_MASK   32768U
  #define INTC_TIRQS1                   (*((volatile word *)0x0000F070))


  /*** INTC_TIRQS2 - Test IRQ Source Register 2; 0x0000F071 ***/
  union {
    word Word;
  } INTC_TIRQS2_STR;
  
  #define INTC_TIRQS2_TEST_IRQ33_MASK   1U
  #define INTC_TIRQS2_TEST_IRQ34_MASK   2U
  #define INTC_TIRQS2_TEST_IRQ35_MASK   4U
  #define INTC_TIRQS2_TEST_IRQ36_MASK   8U
  #define INTC_TIRQS2_TEST_IRQ37_MASK   16U
  #define INTC_TIRQS2_TEST_IRQ38_MASK   32U
  #define INTC_TIRQS2_TEST_IRQ39_MASK   64U
  #define INTC_TIRQS2_TEST_IRQ40_MASK   128U
  #define INTC_TIRQS2_TEST_IRQ41_MASK   256U
  #define INTC_TIRQS2_TEST_IRQ42_MASK   512U
  #define INTC_TIRQS2_TEST_IRQ43_MASK   1024U
  #define INTC_TIRQS2_TEST_IRQ44_MASK   2048U
  #define INTC_TIRQS2_TEST_IRQ45_MASK   4096U
  #define INTC_TIRQS2_TEST_IRQ_33_MASK  8191U
  #define INTC_TIRQS2_TEST_IRQ_33_BITNUM 0U
  #define INTC_TIRQS2                   (*((volatile word *)0x0000F071))


  /*** INTC_ICTL - Interrupt Control Register; 0x0000F072 ***/
  union {
    word Word;
  } INTC_ICTL_STR;
  
  #define INTC_ICTL_INT_DIS_MASK        32U
  #define INTC_ICTL_VAB0_MASK           64U
  #define INTC_ICTL_VAB1_MASK           128U
  #define INTC_ICTL_VAB2_MASK           256U
  #define INTC_ICTL_VAB3_MASK           512U
  #define INTC_ICTL_VAB4_MASK           1024U
  #define INTC_ICTL_VAB5_MASK           2048U
  #define INTC_ICTL_VAB6_MASK           4096U
  #define INTC_ICTL_IPIC0_MASK          8192U
  #define INTC_ICTL_IPIC1_MASK          16384U
  #define INTC_ICTL_INT_MASK            32768U
  #define INTC_ICTL_VAB_MASK            8128U
  #define INTC_ICTL_VAB_BITNUM          6U
  #define INTC_ICTL_IPIC_MASK           24576U
  #define INTC_ICTL_IPIC_BITNUM         13U
  #define INTC_ICTL                     (*((volatile word *)0x0000F072))


  /*** INTC_TICTL - Test Interrupt Control Register; 0x0000F073 ***/
  union {
    word Word;
  } INTC_TICTL_STR;
  
  #define INTC_TICTL_PIC_EN_MASK        1U
  #define INTC_TICTL_IACK_MASK          2U
  #define INTC_TICTL_SR0_MASK           4U
  #define INTC_TICTL_SR1_MASK           8U
  #define INTC_TICTL_MODE0_MASK         16U
  #define INTC_TICTL_MODE1_MASK         32U
  #define INTC_TICTL_VAB0_MASK          64U
  #define INTC_TICTL_VAB1_MASK          128U
  #define INTC_TICTL_VAB2_MASK          256U
  #define INTC_TICTL_VAB3_MASK          512U
  #define INTC_TICTL_VAB4_MASK          1024U
  #define INTC_TICTL_VAB5_MASK          2048U
  #define INTC_TICTL_VAB6_MASK          4096U
  #define INTC_TICTL_VAB7_MASK          8192U
  #define INTC_TICTL_VAB8_MASK          16384U
  #define INTC_TICTL_VAB9_MASK          32768U
  #define INTC_TICTL_SR_MASK            12U
  #define INTC_TICTL_SR_BITNUM          2U
  #define INTC_TICTL_MODE_MASK          48U
  #define INTC_TICTL_MODE_BITNUM        4U
  #define INTC_TICTL_VAB_MASK           65472U
  #define INTC_TICTL_VAB_BITNUM         6U
  #define INTC_TICTL                    (*((volatile word *)0x0000F073))


  word Reserved0[12];                  /* Reserved (unused) registers */

} INTC_PRPH;

/******************************************
*** Peripheral ADC
*******************************************/
typedef volatile struct {
  /*** ADC_ADCR1 - ADC Control Register; 0x0000F080 ***/
  union {
    word Word;
  } ADC_ADCR1_STR;
  
  #define ADC_ADCR1_SMODE0_MASK         1U
  #define ADC_ADCR1_SMODE1_MASK         2U
  #define ADC_ADCR1_SMODE2_MASK         4U
  #define ADC_ADCR1_CHNCFG0_MASK        16U
  #define ADC_ADCR1_CHNCFG1_MASK        32U
  #define ADC_ADCR1_CHNCFG2_MASK        64U
  #define ADC_ADCR1_CHNCFG3_MASK        128U
  #define ADC_ADCR1_HLMTIE_MASK         256U
  #define ADC_ADCR1_LLMTIE_MASK         512U
  #define ADC_ADCR1_ZCIE_MASK           1024U
  #define ADC_ADCR1_EOSIE0_MASK         2048U
  #define ADC_ADCR1_SYNC0_MASK          4096U
  #define ADC_ADCR1_START0_MASK         8192U
  #define ADC_ADCR1_STOP0_MASK          16384U
  #define ADC_ADCR1_SMODE_MASK          7U
  #define ADC_ADCR1_SMODE_BITNUM        0U
  #define ADC_ADCR1_CHNCFG_MASK         240U
  #define ADC_ADCR1_CHNCFG_BITNUM       4U
  #define ADC_ADCR1                     (*((volatile word *)0x0000F080))


  /*** ADC_ADCR2 - ADC Control Register 2; 0x0000F081 ***/
  union {
    word Word;
  } ADC_ADCR2_STR;
  
  #define ADC_ADCR2_DIV0_MASK           1U
  #define ADC_ADCR2_DIV1_MASK           2U
  #define ADC_ADCR2_DIV2_MASK           4U
  #define ADC_ADCR2_DIV3_MASK           8U
  #define ADC_ADCR2_DIV4_MASK           16U
  #define ADC_ADCR2_SIMULT_MASK         32U
  #define ADC_ADCR2_EOSIE1_MASK         2048U
  #define ADC_ADCR2_SYNC1_MASK          4096U
  #define ADC_ADCR2_START1_MASK         8192U
  #define ADC_ADCR2_STOP1_MASK          16384U
  #define ADC_ADCR2_DIV_MASK            31U
  #define ADC_ADCR2_DIV_BITNUM          0U
  #define ADC_ADCR2                     (*((volatile word *)0x0000F081))


  /*** ADC_ADZCC - ADC Zero Crossing Control Register; 0x0000F082 ***/
  union {
    word Word;
  } ADC_ADZCC_STR;
  
  #define ADC_ADZCC_ZCE00_MASK          1U
  #define ADC_ADZCC_ZCE01_MASK          2U
  #define ADC_ADZCC_ZCE10_MASK          4U
  #define ADC_ADZCC_ZCE11_MASK          8U
  #define ADC_ADZCC_ZCE20_MASK          16U
  #define ADC_ADZCC_ZCE21_MASK          32U
  #define ADC_ADZCC_ZCE30_MASK          64U
  #define ADC_ADZCC_ZCE31_MASK          128U
  #define ADC_ADZCC_ZCE40_MASK          256U
  #define ADC_ADZCC_ZCE41_MASK          512U
  #define ADC_ADZCC_ZCE50_MASK          1024U
  #define ADC_ADZCC_ZCE51_MASK          2048U
  #define ADC_ADZCC_ZCE60_MASK          4096U
  #define ADC_ADZCC_ZCE61_MASK          8192U
  #define ADC_ADZCC_ZCE70_MASK          16384U
  #define ADC_ADZCC_ZCE71_MASK          32768U
  #define ADC_ADZCC_ZCE0_MASK           3U
  #define ADC_ADZCC_ZCE0_BITNUM         0U
  #define ADC_ADZCC_ZCE1_MASK           12U
  #define ADC_ADZCC_ZCE1_BITNUM         2U
  #define ADC_ADZCC_ZCE2_MASK           48U
  #define ADC_ADZCC_ZCE2_BITNUM         4U
  #define ADC_ADZCC_ZCE3_MASK           192U
  #define ADC_ADZCC_ZCE3_BITNUM         6U
  #define ADC_ADZCC_ZCE4_MASK           768U
  #define ADC_ADZCC_ZCE4_BITNUM         8U
  #define ADC_ADZCC_ZCE5_MASK           3072U
  #define ADC_ADZCC_ZCE5_BITNUM         10U
  #define ADC_ADZCC_ZCE6_MASK           12288U
  #define ADC_ADZCC_ZCE6_BITNUM         12U
  #define ADC_ADZCC_ZCE7_MASK           49152U
  #define ADC_ADZCC_ZCE7_BITNUM         14U
  #define ADC_ADZCC                     (*((volatile word *)0x0000F082))


  /*** ADC_ADLST1 - ADC Channel List Registers; 0x0000F083 ***/
  union {
    word Word;
  } ADC_ADLST1_STR;
  
  #define ADC_ADLST1_SAMPLE00_MASK      1U
  #define ADC_ADLST1_SAMPLE01_MASK      2U
  #define ADC_ADLST1_SAMPLE02_MASK      4U
  #define ADC_ADLST1_SAMPLE10_MASK      16U
  #define ADC_ADLST1_SAMPLE11_MASK      32U
  #define ADC_ADLST1_SAMPLE12_MASK      64U
  #define ADC_ADLST1_SAMPLE20_MASK      256U
  #define ADC_ADLST1_SAMPLE21_MASK      512U
  #define ADC_ADLST1_SAMPLE22_MASK      1024U
  #define ADC_ADLST1_SAMPLE30_MASK      4096U
  #define ADC_ADLST1_SAMPLE31_MASK      8192U
  #define ADC_ADLST1_SAMPLE32_MASK      16384U
  #define ADC_ADLST1_SAMPLE0_MASK       7U
  #define ADC_ADLST1_SAMPLE0_BITNUM     0U
  #define ADC_ADLST1_SAMPLE1_MASK       112U
  #define ADC_ADLST1_SAMPLE1_BITNUM     4U
  #define ADC_ADLST1_SAMPLE2_MASK       1792U
  #define ADC_ADLST1_SAMPLE2_BITNUM     8U
  #define ADC_ADLST1_SAMPLE3_MASK       28672U
  #define ADC_ADLST1_SAMPLE3_BITNUM     12U
  #define ADC_ADLST1                    (*((volatile word *)0x0000F083))


  /*** ADC_ADLST2 - ADC Channel List Registers 2; 0x0000F084 ***/
  union {
    word Word;
  } ADC_ADLST2_STR;
  
  #define ADC_ADLST2_SAMPLE40_MASK      1U
  #define ADC_ADLST2_SAMPLE41_MASK      2U
  #define ADC_ADLST2_SAMPLE42_MASK      4U
  #define ADC_ADLST2_SAMPLE50_MASK      16U
  #define ADC_ADLST2_SAMPLE51_MASK      32U
  #define ADC_ADLST2_SAMPLE52_MASK      64U
  #define ADC_ADLST2_SAMPLE60_MASK      256U
  #define ADC_ADLST2_SAMPLE61_MASK      512U
  #define ADC_ADLST2_SAMPLE62_MASK      1024U
  #define ADC_ADLST2_SAMPLE70_MASK      4096U
  #define ADC_ADLST2_SAMPLE71_MASK      8192U
  #define ADC_ADLST2_SAMPLE72_MASK      16384U
  #define ADC_ADLST2_SAMPLE4_MASK       7U
  #define ADC_ADLST2_SAMPLE4_BITNUM     0U
  #define ADC_ADLST2_SAMPLE5_MASK       112U
  #define ADC_ADLST2_SAMPLE5_BITNUM     4U
  #define ADC_ADLST2_SAMPLE6_MASK       1792U
  #define ADC_ADLST2_SAMPLE6_BITNUM     8U
  #define ADC_ADLST2_SAMPLE7_MASK       28672U
  #define ADC_ADLST2_SAMPLE7_BITNUM     12U
  #define ADC_ADLST2                    (*((volatile word *)0x0000F084))


  /*** ADC_ADSDIS - ADC Sample Disable Register; 0x0000F085 ***/
  union {
    word Word;
  } ADC_ADSDIS_STR;
  
  #define ADC_ADSDIS_DS0_MASK           1U
  #define ADC_ADSDIS_DS1_MASK           2U
  #define ADC_ADSDIS_DS2_MASK           4U
  #define ADC_ADSDIS_DS3_MASK           8U
  #define ADC_ADSDIS_DS4_MASK           16U
  #define ADC_ADSDIS_DS5_MASK           32U
  #define ADC_ADSDIS_DS6_MASK           64U
  #define ADC_ADSDIS_DS7_MASK           128U
  #define ADC_ADSDIS_DS_MASK            255U
  #define ADC_ADSDIS_DS_BITNUM          0U
  #define ADC_ADSDIS                    (*((volatile word *)0x0000F085))


  /*** ADC_ADSTAT - ADC Status Register; 0x0000F086 ***/
  union {
    word Word;
  } ADC_ADSTAT_STR;
  
  #define ADC_ADSTAT_RDY0_MASK          1U
  #define ADC_ADSTAT_RDY1_MASK          2U
  #define ADC_ADSTAT_RDY2_MASK          4U
  #define ADC_ADSTAT_RDY3_MASK          8U
  #define ADC_ADSTAT_RDY4_MASK          16U
  #define ADC_ADSTAT_RDY5_MASK          32U
  #define ADC_ADSTAT_RDY6_MASK          64U
  #define ADC_ADSTAT_RDY7_MASK          128U
  #define ADC_ADSTAT_HLMTI_MASK         256U
  #define ADC_ADSTAT_LLMTI_MASK         512U
  #define ADC_ADSTAT_ZCI_MASK           1024U
  #define ADC_ADSTAT_EOSI0_MASK         2048U
  #define ADC_ADSTAT_EOSI1_MASK         4096U
  #define ADC_ADSTAT_CIP1_MASK          16384U
  #define ADC_ADSTAT_CIP0_MASK          32768U
  #define ADC_ADSTAT_RDY_MASK           255U
  #define ADC_ADSTAT_RDY_BITNUM         0U
  #define ADC_ADSTAT_EOSI_MASK          6144U
  #define ADC_ADSTAT_EOSI_BITNUM        11U
  #define ADC_ADSTAT                    (*((volatile word *)0x0000F086))


  /*** ADC_ADLSTAT - ADC Limit Status Register; 0x0000F087 ***/
  union {
    word Word;
  } ADC_ADLSTAT_STR;
  
  #define ADC_ADLSTAT_LLS0_MASK         1U
  #define ADC_ADLSTAT_LLS1_MASK         2U
  #define ADC_ADLSTAT_LLS2_MASK         4U
  #define ADC_ADLSTAT_LLS3_MASK         8U
  #define ADC_ADLSTAT_LLS4_MASK         16U
  #define ADC_ADLSTAT_LLS5_MASK         32U
  #define ADC_ADLSTAT_LLS6_MASK         64U
  #define ADC_ADLSTAT_LLS7_MASK         128U
  #define ADC_ADLSTAT_HLS0_MASK         256U
  #define ADC_ADLSTAT_HLS1_MASK         512U
  #define ADC_ADLSTAT_HLS2_MASK         1024U
  #define ADC_ADLSTAT_HLS3_MASK         2048U
  #define ADC_ADLSTAT_HLS4_MASK         4096U
  #define ADC_ADLSTAT_HLS5_MASK         8192U
  #define ADC_ADLSTAT_HLS6_MASK         16384U
  #define ADC_ADLSTAT_HLS7_MASK         32768U
  #define ADC_ADLSTAT_LLS_MASK          255U
  #define ADC_ADLSTAT_LLS_BITNUM        0U
  #define ADC_ADLSTAT_HLS_MASK          65280U
  #define ADC_ADLSTAT_HLS_BITNUM        8U
  #define ADC_ADLSTAT                   (*((volatile word *)0x0000F087))


  /*** ADC_ADZCSTAT - ADC Zero Crossing Status Register; 0x0000F088 ***/
  union {
    word Word;
  } ADC_ADZCSTAT_STR;
  
  #define ADC_ADZCSTAT_ZCS0_MASK        1U
  #define ADC_ADZCSTAT_ZCS1_MASK        2U
  #define ADC_ADZCSTAT_ZCS2_MASK        4U
  #define ADC_ADZCSTAT_ZCS3_MASK        8U
  #define ADC_ADZCSTAT_ZCS4_MASK        16U
  #define ADC_ADZCSTAT_ZCS5_MASK        32U
  #define ADC_ADZCSTAT_ZCS6_MASK        64U
  #define ADC_ADZCSTAT_ZCS7_MASK        128U
  #define ADC_ADZCSTAT_ZCS_MASK         255U
  #define ADC_ADZCSTAT_ZCS_BITNUM       0U
  #define ADC_ADZCSTAT                  (*((volatile word *)0x0000F088))


  /*** ADC_ADRSLT0 - ADC Result Register 0; 0x0000F089 ***/
  union {
    word Word;
  } ADC_ADRSLT0_STR;
  
  #define ADC_ADRSLT0_RSLT0_MASK        8U
  #define ADC_ADRSLT0_RSLT1_MASK        16U
  #define ADC_ADRSLT0_RSLT2_MASK        32U
  #define ADC_ADRSLT0_RSLT3_MASK        64U
  #define ADC_ADRSLT0_RSLT4_MASK        128U
  #define ADC_ADRSLT0_RSLT5_MASK        256U
  #define ADC_ADRSLT0_RSLT6_MASK        512U
  #define ADC_ADRSLT0_RSLT7_MASK        1024U
  #define ADC_ADRSLT0_RSLT8_MASK        2048U
  #define ADC_ADRSLT0_RSLT9_MASK        4096U
  #define ADC_ADRSLT0_RSLT10_MASK       8192U
  #define ADC_ADRSLT0_RSLT11_MASK       16384U
  #define ADC_ADRSLT0_SEXT_MASK         32768U
  #define ADC_ADRSLT0_RSLT_MASK         32760U
  #define ADC_ADRSLT0_RSLT_BITNUM       3U
  #define ADC_ADRSLT0                   (*((volatile word *)0x0000F089))


  /*** ADC_ADRSLT1 - ADC Result Register 1; 0x0000F08A ***/
  union {
    word Word;
  } ADC_ADRSLT1_STR;
  
  #define ADC_ADRSLT1_RSLT0_MASK        8U
  #define ADC_ADRSLT1_RSLT1_MASK        16U
  #define ADC_ADRSLT1_RSLT2_MASK        32U
  #define ADC_ADRSLT1_RSLT3_MASK        64U
  #define ADC_ADRSLT1_RSLT4_MASK        128U
  #define ADC_ADRSLT1_RSLT5_MASK        256U
  #define ADC_ADRSLT1_RSLT6_MASK        512U
  #define ADC_ADRSLT1_RSLT7_MASK        1024U
  #define ADC_ADRSLT1_RSLT8_MASK        2048U
  #define ADC_ADRSLT1_RSLT9_MASK        4096U
  #define ADC_ADRSLT1_RSLT10_MASK       8192U
  #define ADC_ADRSLT1_RSLT11_MASK       16384U
  #define ADC_ADRSLT1_SEXT_MASK         32768U
  #define ADC_ADRSLT1_RSLT_MASK         32760U
  #define ADC_ADRSLT1_RSLT_BITNUM       3U
  #define ADC_ADRSLT1                   (*((volatile word *)0x0000F08A))


  /*** ADC_ADRSLT2 - ADC Result Register 2; 0x0000F08B ***/
  union {
    word Word;
  } ADC_ADRSLT2_STR;
  
  #define ADC_ADRSLT2_RSLT0_MASK        8U
  #define ADC_ADRSLT2_RSLT1_MASK        16U
  #define ADC_ADRSLT2_RSLT2_MASK        32U
  #define ADC_ADRSLT2_RSLT3_MASK        64U
  #define ADC_ADRSLT2_RSLT4_MASK        128U
  #define ADC_ADRSLT2_RSLT5_MASK        256U
  #define ADC_ADRSLT2_RSLT6_MASK        512U
  #define ADC_ADRSLT2_RSLT7_MASK        1024U
  #define ADC_ADRSLT2_RSLT8_MASK        2048U
  #define ADC_ADRSLT2_RSLT9_MASK        4096U
  #define ADC_ADRSLT2_RSLT10_MASK       8192U
  #define ADC_ADRSLT2_RSLT11_MASK       16384U
  #define ADC_ADRSLT2_SEXT_MASK         32768U
  #define ADC_ADRSLT2_RSLT_MASK         32760U
  #define ADC_ADRSLT2_RSLT_BITNUM       3U
  #define ADC_ADRSLT2                   (*((volatile word *)0x0000F08B))


  /*** ADC_ADRSLT3 - ADC Result Register 3; 0x0000F08C ***/
  union {
    word Word;
  } ADC_ADRSLT3_STR;
  
  #define ADC_ADRSLT3_RSLT0_MASK        8U
  #define ADC_ADRSLT3_RSLT1_MASK        16U
  #define ADC_ADRSLT3_RSLT2_MASK        32U
  #define ADC_ADRSLT3_RSLT3_MASK        64U
  #define ADC_ADRSLT3_RSLT4_MASK        128U
  #define ADC_ADRSLT3_RSLT5_MASK        256U
  #define ADC_ADRSLT3_RSLT6_MASK        512U
  #define ADC_ADRSLT3_RSLT7_MASK        1024U
  #define ADC_ADRSLT3_RSLT8_MASK        2048U
  #define ADC_ADRSLT3_RSLT9_MASK        4096U
  #define ADC_ADRSLT3_RSLT10_MASK       8192U
  #define ADC_ADRSLT3_RSLT11_MASK       16384U
  #define ADC_ADRSLT3_SEXT_MASK         32768U
  #define ADC_ADRSLT3_RSLT_MASK         32760U
  #define ADC_ADRSLT3_RSLT_BITNUM       3U
  #define ADC_ADRSLT3                   (*((volatile word *)0x0000F08C))


  /*** ADC_ADRSLT4 - ADC Result Register 4; 0x0000F08D ***/
  union {
    word Word;
  } ADC_ADRSLT4_STR;
  
  #define ADC_ADRSLT4_RSLT0_MASK        8U
  #define ADC_ADRSLT4_RSLT1_MASK        16U
  #define ADC_ADRSLT4_RSLT2_MASK        32U
  #define ADC_ADRSLT4_RSLT3_MASK        64U
  #define ADC_ADRSLT4_RSLT4_MASK        128U
  #define ADC_ADRSLT4_RSLT5_MASK        256U
  #define ADC_ADRSLT4_RSLT6_MASK        512U
  #define ADC_ADRSLT4_RSLT7_MASK        1024U
  #define ADC_ADRSLT4_RSLT8_MASK        2048U
  #define ADC_ADRSLT4_RSLT9_MASK        4096U
  #define ADC_ADRSLT4_RSLT10_MASK       8192U
  #define ADC_ADRSLT4_RSLT11_MASK       16384U
  #define ADC_ADRSLT4_SEXT_MASK         32768U
  #define ADC_ADRSLT4_RSLT_MASK         32760U
  #define ADC_ADRSLT4_RSLT_BITNUM       3U
  #define ADC_ADRSLT4                   (*((volatile word *)0x0000F08D))


  /*** ADC_ADRSLT5 - ADC Result Register 5; 0x0000F08E ***/
  union {
    word Word;
  } ADC_ADRSLT5_STR;
  
  #define ADC_ADRSLT5_RSLT0_MASK        8U
  #define ADC_ADRSLT5_RSLT1_MASK        16U
  #define ADC_ADRSLT5_RSLT2_MASK        32U
  #define ADC_ADRSLT5_RSLT3_MASK        64U
  #define ADC_ADRSLT5_RSLT4_MASK        128U
  #define ADC_ADRSLT5_RSLT5_MASK        256U
  #define ADC_ADRSLT5_RSLT6_MASK        512U
  #define ADC_ADRSLT5_RSLT7_MASK        1024U
  #define ADC_ADRSLT5_RSLT8_MASK        2048U
  #define ADC_ADRSLT5_RSLT9_MASK        4096U
  #define ADC_ADRSLT5_RSLT10_MASK       8192U
  #define ADC_ADRSLT5_RSLT11_MASK       16384U
  #define ADC_ADRSLT5_SEXT_MASK         32768U
  #define ADC_ADRSLT5_RSLT_MASK         32760U
  #define ADC_ADRSLT5_RSLT_BITNUM       3U
  #define ADC_ADRSLT5                   (*((volatile word *)0x0000F08E))


  /*** ADC_ADRSLT6 - ADC Result Register 6; 0x0000F08F ***/
  union {
    word Word;
  } ADC_ADRSLT6_STR;
  
  #define ADC_ADRSLT6_RSLT0_MASK        8U
  #define ADC_ADRSLT6_RSLT1_MASK        16U
  #define ADC_ADRSLT6_RSLT2_MASK        32U
  #define ADC_ADRSLT6_RSLT3_MASK        64U
  #define ADC_ADRSLT6_RSLT4_MASK        128U
  #define ADC_ADRSLT6_RSLT5_MASK        256U
  #define ADC_ADRSLT6_RSLT6_MASK        512U
  #define ADC_ADRSLT6_RSLT7_MASK        1024U
  #define ADC_ADRSLT6_RSLT8_MASK        2048U
  #define ADC_ADRSLT6_RSLT9_MASK        4096U
  #define ADC_ADRSLT6_RSLT10_MASK       8192U
  #define ADC_ADRSLT6_RSLT11_MASK       16384U
  #define ADC_ADRSLT6_SEXT_MASK         32768U
  #define ADC_ADRSLT6_RSLT_MASK         32760U
  #define ADC_ADRSLT6_RSLT_BITNUM       3U
  #define ADC_ADRSLT6                   (*((volatile word *)0x0000F08F))


  /*** ADC_ADRSLT7 - ADC Result Register 7; 0x0000F090 ***/
  union {
    word Word;
  } ADC_ADRSLT7_STR;
  
  #define ADC_ADRSLT7_RSLT0_MASK        8U
  #define ADC_ADRSLT7_RSLT1_MASK        16U
  #define ADC_ADRSLT7_RSLT2_MASK        32U
  #define ADC_ADRSLT7_RSLT3_MASK        64U
  #define ADC_ADRSLT7_RSLT4_MASK        128U
  #define ADC_ADRSLT7_RSLT5_MASK        256U
  #define ADC_ADRSLT7_RSLT6_MASK        512U
  #define ADC_ADRSLT7_RSLT7_MASK        1024U
  #define ADC_ADRSLT7_RSLT8_MASK        2048U
  #define ADC_ADRSLT7_RSLT9_MASK        4096U
  #define ADC_ADRSLT7_RSLT10_MASK       8192U
  #define ADC_ADRSLT7_RSLT11_MASK       16384U
  #define ADC_ADRSLT7_SEXT_MASK         32768U
  #define ADC_ADRSLT7_RSLT_MASK         32760U
  #define ADC_ADRSLT7_RSLT_BITNUM       3U
  #define ADC_ADRSLT7                   (*((volatile word *)0x0000F090))


  /*** ADC_ADLLMT0 - ADC Low Limit Register 0; 0x0000F091 ***/
  union {
    word Word;
  } ADC_ADLLMT0_STR;
  
  #define ADC_ADLLMT0_LLMT0_MASK        8U
  #define ADC_ADLLMT0_LLMT1_MASK        16U
  #define ADC_ADLLMT0_LLMT2_MASK        32U
  #define ADC_ADLLMT0_LLMT3_MASK        64U
  #define ADC_ADLLMT0_LLMT4_MASK        128U
  #define ADC_ADLLMT0_LLMT5_MASK        256U
  #define ADC_ADLLMT0_LLMT6_MASK        512U
  #define ADC_ADLLMT0_LLMT7_MASK        1024U
  #define ADC_ADLLMT0_LLMT8_MASK        2048U
  #define ADC_ADLLMT0_LLMT9_MASK        4096U
  #define ADC_ADLLMT0_LLMT10_MASK       8192U
  #define ADC_ADLLMT0_LLMT11_MASK       16384U
  #define ADC_ADLLMT0_LLMT_MASK         32760U
  #define ADC_ADLLMT0_LLMT_BITNUM       3U
  #define ADC_ADLLMT0                   (*((volatile word *)0x0000F091))


  /*** ADC_ADLLMT1 - ADC Low Limit Register 1; 0x0000F092 ***/
  union {
    word Word;
  } ADC_ADLLMT1_STR;
  
  #define ADC_ADLLMT1_LLMT0_MASK        8U
  #define ADC_ADLLMT1_LLMT1_MASK        16U
  #define ADC_ADLLMT1_LLMT2_MASK        32U
  #define ADC_ADLLMT1_LLMT3_MASK        64U
  #define ADC_ADLLMT1_LLMT4_MASK        128U
  #define ADC_ADLLMT1_LLMT5_MASK        256U
  #define ADC_ADLLMT1_LLMT6_MASK        512U
  #define ADC_ADLLMT1_LLMT7_MASK        1024U
  #define ADC_ADLLMT1_LLMT8_MASK        2048U
  #define ADC_ADLLMT1_LLMT9_MASK        4096U
  #define ADC_ADLLMT1_LLMT10_MASK       8192U
  #define ADC_ADLLMT1_LLMT11_MASK       16384U
  #define ADC_ADLLMT1_LLMT_MASK         32760U
  #define ADC_ADLLMT1_LLMT_BITNUM       3U
  #define ADC_ADLLMT1                   (*((volatile word *)0x0000F092))


  /*** ADC_ADLLMT2 - ADC Low Limit Register 2; 0x0000F093 ***/
  union {
    word Word;
  } ADC_ADLLMT2_STR;
  
  #define ADC_ADLLMT2_LLMT0_MASK        8U
  #define ADC_ADLLMT2_LLMT1_MASK        16U
  #define ADC_ADLLMT2_LLMT2_MASK        32U
  #define ADC_ADLLMT2_LLMT3_MASK        64U
  #define ADC_ADLLMT2_LLMT4_MASK        128U
  #define ADC_ADLLMT2_LLMT5_MASK        256U
  #define ADC_ADLLMT2_LLMT6_MASK        512U
  #define ADC_ADLLMT2_LLMT7_MASK        1024U
  #define ADC_ADLLMT2_LLMT8_MASK        2048U
  #define ADC_ADLLMT2_LLMT9_MASK        4096U
  #define ADC_ADLLMT2_LLMT10_MASK       8192U
  #define ADC_ADLLMT2_LLMT11_MASK       16384U
  #define ADC_ADLLMT2_LLMT_MASK         32760U
  #define ADC_ADLLMT2_LLMT_BITNUM       3U
  #define ADC_ADLLMT2                   (*((volatile word *)0x0000F093))


  /*** ADC_ADLLMT3 - ADC Low Limit Register 3; 0x0000F094 ***/
  union {
    word Word;
  } ADC_ADLLMT3_STR;
  
  #define ADC_ADLLMT3_LLMT0_MASK        8U
  #define ADC_ADLLMT3_LLMT1_MASK        16U
  #define ADC_ADLLMT3_LLMT2_MASK        32U
  #define ADC_ADLLMT3_LLMT3_MASK        64U
  #define ADC_ADLLMT3_LLMT4_MASK        128U
  #define ADC_ADLLMT3_LLMT5_MASK        256U
  #define ADC_ADLLMT3_LLMT6_MASK        512U
  #define ADC_ADLLMT3_LLMT7_MASK        1024U
  #define ADC_ADLLMT3_LLMT8_MASK        2048U
  #define ADC_ADLLMT3_LLMT9_MASK        4096U
  #define ADC_ADLLMT3_LLMT10_MASK       8192U
  #define ADC_ADLLMT3_LLMT11_MASK       16384U
  #define ADC_ADLLMT3_LLMT_MASK         32760U
  #define ADC_ADLLMT3_LLMT_BITNUM       3U
  #define ADC_ADLLMT3                   (*((volatile word *)0x0000F094))


  /*** ADC_ADLLMT4 - ADC Low Limit Register 4; 0x0000F095 ***/
  union {
    word Word;
  } ADC_ADLLMT4_STR;
  
  #define ADC_ADLLMT4_LLMT0_MASK        8U
  #define ADC_ADLLMT4_LLMT1_MASK        16U
  #define ADC_ADLLMT4_LLMT2_MASK        32U
  #define ADC_ADLLMT4_LLMT3_MASK        64U
  #define ADC_ADLLMT4_LLMT4_MASK        128U
  #define ADC_ADLLMT4_LLMT5_MASK        256U
  #define ADC_ADLLMT4_LLMT6_MASK        512U
  #define ADC_ADLLMT4_LLMT7_MASK        1024U
  #define ADC_ADLLMT4_LLMT8_MASK        2048U
  #define ADC_ADLLMT4_LLMT9_MASK        4096U
  #define ADC_ADLLMT4_LLMT10_MASK       8192U
  #define ADC_ADLLMT4_LLMT11_MASK       16384U
  #define ADC_ADLLMT4_LLMT_MASK         32760U
  #define ADC_ADLLMT4_LLMT_BITNUM       3U
  #define ADC_ADLLMT4                   (*((volatile word *)0x0000F095))


  /*** ADC_ADLLMT5 - ADC Low Limit Register 5; 0x0000F096 ***/
  union {
    word Word;
  } ADC_ADLLMT5_STR;
  
  #define ADC_ADLLMT5_LLMT0_MASK        8U
  #define ADC_ADLLMT5_LLMT1_MASK        16U
  #define ADC_ADLLMT5_LLMT2_MASK        32U
  #define ADC_ADLLMT5_LLMT3_MASK        64U
  #define ADC_ADLLMT5_LLMT4_MASK        128U
  #define ADC_ADLLMT5_LLMT5_MASK        256U
  #define ADC_ADLLMT5_LLMT6_MASK        512U
  #define ADC_ADLLMT5_LLMT7_MASK        1024U
  #define ADC_ADLLMT5_LLMT8_MASK        2048U
  #define ADC_ADLLMT5_LLMT9_MASK        4096U
  #define ADC_ADLLMT5_LLMT10_MASK       8192U
  #define ADC_ADLLMT5_LLMT11_MASK       16384U
  #define ADC_ADLLMT5_LLMT_MASK         32760U
  #define ADC_ADLLMT5_LLMT_BITNUM       3U
  #define ADC_ADLLMT5                   (*((volatile word *)0x0000F096))


  /*** ADC_ADLLMT6 - ADC Low Limit Register 6; 0x0000F097 ***/
  union {
    word Word;
  } ADC_ADLLMT6_STR;
  
  #define ADC_ADLLMT6_LLMT0_MASK        8U
  #define ADC_ADLLMT6_LLMT1_MASK        16U
  #define ADC_ADLLMT6_LLMT2_MASK        32U
  #define ADC_ADLLMT6_LLMT3_MASK        64U
  #define ADC_ADLLMT6_LLMT4_MASK        128U
  #define ADC_ADLLMT6_LLMT5_MASK        256U
  #define ADC_ADLLMT6_LLMT6_MASK        512U
  #define ADC_ADLLMT6_LLMT7_MASK        1024U
  #define ADC_ADLLMT6_LLMT8_MASK        2048U
  #define ADC_ADLLMT6_LLMT9_MASK        4096U
  #define ADC_ADLLMT6_LLMT10_MASK       8192U
  #define ADC_ADLLMT6_LLMT11_MASK       16384U
  #define ADC_ADLLMT6_LLMT_MASK         32760U
  #define ADC_ADLLMT6_LLMT_BITNUM       3U
  #define ADC_ADLLMT6                   (*((volatile word *)0x0000F097))


  /*** ADC_ADLLMT7 - ADC Low Limit Register 7; 0x0000F098 ***/
  union {
    word Word;
  } ADC_ADLLMT7_STR;
  
  #define ADC_ADLLMT7_LLMT0_MASK        8U
  #define ADC_ADLLMT7_LLMT1_MASK        16U
  #define ADC_ADLLMT7_LLMT2_MASK        32U
  #define ADC_ADLLMT7_LLMT3_MASK        64U
  #define ADC_ADLLMT7_LLMT4_MASK        128U
  #define ADC_ADLLMT7_LLMT5_MASK        256U
  #define ADC_ADLLMT7_LLMT6_MASK        512U
  #define ADC_ADLLMT7_LLMT7_MASK        1024U
  #define ADC_ADLLMT7_LLMT8_MASK        2048U
  #define ADC_ADLLMT7_LLMT9_MASK        4096U
  #define ADC_ADLLMT7_LLMT10_MASK       8192U
  #define ADC_ADLLMT7_LLMT11_MASK       16384U
  #define ADC_ADLLMT7_LLMT_MASK         32760U
  #define ADC_ADLLMT7_LLMT_BITNUM       3U
  #define ADC_ADLLMT7                   (*((volatile word *)0x0000F098))


  /*** ADC_ADHLMT0 - ADC High Limit Register 0; 0x0000F099 ***/
  union {
    word Word;
  } ADC_ADHLMT0_STR;
  
  #define ADC_ADHLMT0_HLMT0_MASK        8U
  #define ADC_ADHLMT0_HLMT1_MASK        16U
  #define ADC_ADHLMT0_HLMT2_MASK        32U
  #define ADC_ADHLMT0_HLMT3_MASK        64U
  #define ADC_ADHLMT0_HLMT4_MASK        128U
  #define ADC_ADHLMT0_HLMT5_MASK        256U
  #define ADC_ADHLMT0_HLMT6_MASK        512U
  #define ADC_ADHLMT0_HLMT7_MASK        1024U
  #define ADC_ADHLMT0_HLMT8_MASK        2048U
  #define ADC_ADHLMT0_HLMT9_MASK        4096U
  #define ADC_ADHLMT0_HLMT10_MASK       8192U
  #define ADC_ADHLMT0_HLMT11_MASK       16384U
  #define ADC_ADHLMT0_HLMT_MASK         32760U
  #define ADC_ADHLMT0_HLMT_BITNUM       3U
  #define ADC_ADHLMT0                   (*((volatile word *)0x0000F099))


  /*** ADC_ADHLMT1 - ADC High Limit Register 1; 0x0000F09A ***/
  union {
    word Word;
  } ADC_ADHLMT1_STR;
  
  #define ADC_ADHLMT1_HLMT0_MASK        8U
  #define ADC_ADHLMT1_HLMT1_MASK        16U
  #define ADC_ADHLMT1_HLMT2_MASK        32U
  #define ADC_ADHLMT1_HLMT3_MASK        64U
  #define ADC_ADHLMT1_HLMT4_MASK        128U
  #define ADC_ADHLMT1_HLMT5_MASK        256U
  #define ADC_ADHLMT1_HLMT6_MASK        512U
  #define ADC_ADHLMT1_HLMT7_MASK        1024U
  #define ADC_ADHLMT1_HLMT8_MASK        2048U
  #define ADC_ADHLMT1_HLMT9_MASK        4096U
  #define ADC_ADHLMT1_HLMT10_MASK       8192U
  #define ADC_ADHLMT1_HLMT11_MASK       16384U
  #define ADC_ADHLMT1_HLMT_MASK         32760U
  #define ADC_ADHLMT1_HLMT_BITNUM       3U
  #define ADC_ADHLMT1                   (*((volatile word *)0x0000F09A))


  /*** ADC_ADHLMT2 - ADC High Limit Register 2; 0x0000F09B ***/
  union {
    word Word;
  } ADC_ADHLMT2_STR;
  
  #define ADC_ADHLMT2_HLMT0_MASK        8U
  #define ADC_ADHLMT2_HLMT1_MASK        16U
  #define ADC_ADHLMT2_HLMT2_MASK        32U
  #define ADC_ADHLMT2_HLMT3_MASK        64U
  #define ADC_ADHLMT2_HLMT4_MASK        128U
  #define ADC_ADHLMT2_HLMT5_MASK        256U
  #define ADC_ADHLMT2_HLMT6_MASK        512U
  #define ADC_ADHLMT2_HLMT7_MASK        1024U
  #define ADC_ADHLMT2_HLMT8_MASK        2048U
  #define ADC_ADHLMT2_HLMT9_MASK        4096U
  #define ADC_ADHLMT2_HLMT10_MASK       8192U
  #define ADC_ADHLMT2_HLMT11_MASK       16384U
  #define ADC_ADHLMT2_HLMT_MASK         32760U
  #define ADC_ADHLMT2_HLMT_BITNUM       3U
  #define ADC_ADHLMT2                   (*((volatile word *)0x0000F09B))


  /*** ADC_ADHLMT3 - ADC High Limit Register 3; 0x0000F09C ***/
  union {
    word Word;
  } ADC_ADHLMT3_STR;
  
  #define ADC_ADHLMT3_HLMT0_MASK        8U
  #define ADC_ADHLMT3_HLMT1_MASK        16U
  #define ADC_ADHLMT3_HLMT2_MASK        32U
  #define ADC_ADHLMT3_HLMT3_MASK        64U
  #define ADC_ADHLMT3_HLMT4_MASK        128U
  #define ADC_ADHLMT3_HLMT5_MASK        256U
  #define ADC_ADHLMT3_HLMT6_MASK        512U
  #define ADC_ADHLMT3_HLMT7_MASK        1024U
  #define ADC_ADHLMT3_HLMT8_MASK        2048U
  #define ADC_ADHLMT3_HLMT9_MASK        4096U
  #define ADC_ADHLMT3_HLMT10_MASK       8192U
  #define ADC_ADHLMT3_HLMT11_MASK       16384U
  #define ADC_ADHLMT3_HLMT_MASK         32760U
  #define ADC_ADHLMT3_HLMT_BITNUM       3U
  #define ADC_ADHLMT3                   (*((volatile word *)0x0000F09C))


  /*** ADC_ADHLMT4 - ADC High Limit Register 4; 0x0000F09D ***/
  union {
    word Word;
  } ADC_ADHLMT4_STR;
  
  #define ADC_ADHLMT4_HLMT0_MASK        8U
  #define ADC_ADHLMT4_HLMT1_MASK        16U
  #define ADC_ADHLMT4_HLMT2_MASK        32U
  #define ADC_ADHLMT4_HLMT3_MASK        64U
  #define ADC_ADHLMT4_HLMT4_MASK        128U
  #define ADC_ADHLMT4_HLMT5_MASK        256U
  #define ADC_ADHLMT4_HLMT6_MASK        512U
  #define ADC_ADHLMT4_HLMT7_MASK        1024U
  #define ADC_ADHLMT4_HLMT8_MASK        2048U
  #define ADC_ADHLMT4_HLMT9_MASK        4096U
  #define ADC_ADHLMT4_HLMT10_MASK       8192U
  #define ADC_ADHLMT4_HLMT11_MASK       16384U
  #define ADC_ADHLMT4_HLMT_MASK         32760U
  #define ADC_ADHLMT4_HLMT_BITNUM       3U
  #define ADC_ADHLMT4                   (*((volatile word *)0x0000F09D))


  /*** ADC_ADHLMT5 - ADC High Limit Register 5; 0x0000F09E ***/
  union {
    word Word;
  } ADC_ADHLMT5_STR;
  
  #define ADC_ADHLMT5_HLMT0_MASK        8U
  #define ADC_ADHLMT5_HLMT1_MASK        16U
  #define ADC_ADHLMT5_HLMT2_MASK        32U
  #define ADC_ADHLMT5_HLMT3_MASK        64U
  #define ADC_ADHLMT5_HLMT4_MASK        128U
  #define ADC_ADHLMT5_HLMT5_MASK        256U
  #define ADC_ADHLMT5_HLMT6_MASK        512U
  #define ADC_ADHLMT5_HLMT7_MASK        1024U
  #define ADC_ADHLMT5_HLMT8_MASK        2048U
  #define ADC_ADHLMT5_HLMT9_MASK        4096U
  #define ADC_ADHLMT5_HLMT10_MASK       8192U
  #define ADC_ADHLMT5_HLMT11_MASK       16384U
  #define ADC_ADHLMT5_HLMT_MASK         32760U
  #define ADC_ADHLMT5_HLMT_BITNUM       3U
  #define ADC_ADHLMT5                   (*((volatile word *)0x0000F09E))


  /*** ADC_ADHLMT6 - ADC High Limit Register 6; 0x0000F09F ***/
  union {
    word Word;
  } ADC_ADHLMT6_STR;
  
  #define ADC_ADHLMT6_HLMT0_MASK        8U
  #define ADC_ADHLMT6_HLMT1_MASK        16U
  #define ADC_ADHLMT6_HLMT2_MASK        32U
  #define ADC_ADHLMT6_HLMT3_MASK        64U
  #define ADC_ADHLMT6_HLMT4_MASK        128U
  #define ADC_ADHLMT6_HLMT5_MASK        256U
  #define ADC_ADHLMT6_HLMT6_MASK        512U
  #define ADC_ADHLMT6_HLMT7_MASK        1024U
  #define ADC_ADHLMT6_HLMT8_MASK        2048U
  #define ADC_ADHLMT6_HLMT9_MASK        4096U
  #define ADC_ADHLMT6_HLMT10_MASK       8192U
  #define ADC_ADHLMT6_HLMT11_MASK       16384U
  #define ADC_ADHLMT6_HLMT_MASK         32760U
  #define ADC_ADHLMT6_HLMT_BITNUM       3U
  #define ADC_ADHLMT6                   (*((volatile word *)0x0000F09F))


  /*** ADC_ADHLMT7 - ADC High Limit Register 7; 0x0000F0A0 ***/
  union {
    word Word;
  } ADC_ADHLMT7_STR;
  
  #define ADC_ADHLMT7_HLMT0_MASK        8U
  #define ADC_ADHLMT7_HLMT1_MASK        16U
  #define ADC_ADHLMT7_HLMT2_MASK        32U
  #define ADC_ADHLMT7_HLMT3_MASK        64U
  #define ADC_ADHLMT7_HLMT4_MASK        128U
  #define ADC_ADHLMT7_HLMT5_MASK        256U
  #define ADC_ADHLMT7_HLMT6_MASK        512U
  #define ADC_ADHLMT7_HLMT7_MASK        1024U
  #define ADC_ADHLMT7_HLMT8_MASK        2048U
  #define ADC_ADHLMT7_HLMT9_MASK        4096U
  #define ADC_ADHLMT7_HLMT10_MASK       8192U
  #define ADC_ADHLMT7_HLMT11_MASK       16384U
  #define ADC_ADHLMT7_HLMT_MASK         32760U
  #define ADC_ADHLMT7_HLMT_BITNUM       3U
  #define ADC_ADHLMT7                   (*((volatile word *)0x0000F0A0))


  /*** ADC_ADOFS0 - ADC Offset Register 0; 0x0000F0A1 ***/
  union {
    word Word;
  } ADC_ADOFS0_STR;
  
  #define ADC_ADOFS0_OFFSET0_MASK       8U
  #define ADC_ADOFS0_OFFSET1_MASK       16U
  #define ADC_ADOFS0_OFFSET2_MASK       32U
  #define ADC_ADOFS0_OFFSET3_MASK       64U
  #define ADC_ADOFS0_OFFSET4_MASK       128U
  #define ADC_ADOFS0_OFFSET5_MASK       256U
  #define ADC_ADOFS0_OFFSET6_MASK       512U
  #define ADC_ADOFS0_OFFSET7_MASK       1024U
  #define ADC_ADOFS0_OFFSET8_MASK       2048U
  #define ADC_ADOFS0_OFFSET9_MASK       4096U
  #define ADC_ADOFS0_OFFSET10_MASK      8192U
  #define ADC_ADOFS0_OFFSET11_MASK      16384U
  #define ADC_ADOFS0_OFFSET_MASK        32760U
  #define ADC_ADOFS0_OFFSET_BITNUM      3U
  #define ADC_ADOFS0                    (*((volatile word *)0x0000F0A1))


  /*** ADC_ADOFS1 - ADC Offset Register 1; 0x0000F0A2 ***/
  union {
    word Word;
  } ADC_ADOFS1_STR;
  
  #define ADC_ADOFS1_OFFSET0_MASK       8U
  #define ADC_ADOFS1_OFFSET1_MASK       16U
  #define ADC_ADOFS1_OFFSET2_MASK       32U
  #define ADC_ADOFS1_OFFSET3_MASK       64U
  #define ADC_ADOFS1_OFFSET4_MASK       128U
  #define ADC_ADOFS1_OFFSET5_MASK       256U
  #define ADC_ADOFS1_OFFSET6_MASK       512U
  #define ADC_ADOFS1_OFFSET7_MASK       1024U
  #define ADC_ADOFS1_OFFSET8_MASK       2048U
  #define ADC_ADOFS1_OFFSET9_MASK       4096U
  #define ADC_ADOFS1_OFFSET10_MASK      8192U
  #define ADC_ADOFS1_OFFSET11_MASK      16384U
  #define ADC_ADOFS1_OFFSET_MASK        32760U
  #define ADC_ADOFS1_OFFSET_BITNUM      3U
  #define ADC_ADOFS1                    (*((volatile word *)0x0000F0A2))


  /*** ADC_ADOFS2 - ADC Offset Register 2; 0x0000F0A3 ***/
  union {
    word Word;
  } ADC_ADOFS2_STR;
  
  #define ADC_ADOFS2_OFFSET0_MASK       8U
  #define ADC_ADOFS2_OFFSET1_MASK       16U
  #define ADC_ADOFS2_OFFSET2_MASK       32U
  #define ADC_ADOFS2_OFFSET3_MASK       64U
  #define ADC_ADOFS2_OFFSET4_MASK       128U
  #define ADC_ADOFS2_OFFSET5_MASK       256U
  #define ADC_ADOFS2_OFFSET6_MASK       512U
  #define ADC_ADOFS2_OFFSET7_MASK       1024U
  #define ADC_ADOFS2_OFFSET8_MASK       2048U
  #define ADC_ADOFS2_OFFSET9_MASK       4096U
  #define ADC_ADOFS2_OFFSET10_MASK      8192U
  #define ADC_ADOFS2_OFFSET11_MASK      16384U
  #define ADC_ADOFS2_OFFSET_MASK        32760U
  #define ADC_ADOFS2_OFFSET_BITNUM      3U
  #define ADC_ADOFS2                    (*((volatile word *)0x0000F0A3))


  /*** ADC_ADOFS3 - ADC Offset Register 3; 0x0000F0A4 ***/
  union {
    word Word;
  } ADC_ADOFS3_STR;
  
  #define ADC_ADOFS3_OFFSET0_MASK       8U
  #define ADC_ADOFS3_OFFSET1_MASK       16U
  #define ADC_ADOFS3_OFFSET2_MASK       32U
  #define ADC_ADOFS3_OFFSET3_MASK       64U
  #define ADC_ADOFS3_OFFSET4_MASK       128U
  #define ADC_ADOFS3_OFFSET5_MASK       256U
  #define ADC_ADOFS3_OFFSET6_MASK       512U
  #define ADC_ADOFS3_OFFSET7_MASK       1024U
  #define ADC_ADOFS3_OFFSET8_MASK       2048U
  #define ADC_ADOFS3_OFFSET9_MASK       4096U
  #define ADC_ADOFS3_OFFSET10_MASK      8192U
  #define ADC_ADOFS3_OFFSET11_MASK      16384U
  #define ADC_ADOFS3_OFFSET_MASK        32760U
  #define ADC_ADOFS3_OFFSET_BITNUM      3U
  #define ADC_ADOFS3                    (*((volatile word *)0x0000F0A4))


  /*** ADC_ADOFS4 - ADC Offset Register 4; 0x0000F0A5 ***/
  union {
    word Word;
  } ADC_ADOFS4_STR;
  
  #define ADC_ADOFS4_OFFSET0_MASK       8U
  #define ADC_ADOFS4_OFFSET1_MASK       16U
  #define ADC_ADOFS4_OFFSET2_MASK       32U
  #define ADC_ADOFS4_OFFSET3_MASK       64U
  #define ADC_ADOFS4_OFFSET4_MASK       128U
  #define ADC_ADOFS4_OFFSET5_MASK       256U
  #define ADC_ADOFS4_OFFSET6_MASK       512U
  #define ADC_ADOFS4_OFFSET7_MASK       1024U
  #define ADC_ADOFS4_OFFSET8_MASK       2048U
  #define ADC_ADOFS4_OFFSET9_MASK       4096U
  #define ADC_ADOFS4_OFFSET10_MASK      8192U
  #define ADC_ADOFS4_OFFSET11_MASK      16384U
  #define ADC_ADOFS4_OFFSET_MASK        32760U
  #define ADC_ADOFS4_OFFSET_BITNUM      3U
  #define ADC_ADOFS4                    (*((volatile word *)0x0000F0A5))


  /*** ADC_ADOFS5 - ADC Offset Register 5; 0x0000F0A6 ***/
  union {
    word Word;
  } ADC_ADOFS5_STR;
  
  #define ADC_ADOFS5_OFFSET0_MASK       8U
  #define ADC_ADOFS5_OFFSET1_MASK       16U
  #define ADC_ADOFS5_OFFSET2_MASK       32U
  #define ADC_ADOFS5_OFFSET3_MASK       64U
  #define ADC_ADOFS5_OFFSET4_MASK       128U
  #define ADC_ADOFS5_OFFSET5_MASK       256U
  #define ADC_ADOFS5_OFFSET6_MASK       512U
  #define ADC_ADOFS5_OFFSET7_MASK       1024U
  #define ADC_ADOFS5_OFFSET8_MASK       2048U
  #define ADC_ADOFS5_OFFSET9_MASK       4096U
  #define ADC_ADOFS5_OFFSET10_MASK      8192U
  #define ADC_ADOFS5_OFFSET11_MASK      16384U
  #define ADC_ADOFS5_OFFSET_MASK        32760U
  #define ADC_ADOFS5_OFFSET_BITNUM      3U
  #define ADC_ADOFS5                    (*((volatile word *)0x0000F0A6))


  /*** ADC_ADOFS6 - ADC Offset Register 6; 0x0000F0A7 ***/
  union {
    word Word;
  } ADC_ADOFS6_STR;
  
  #define ADC_ADOFS6_OFFSET0_MASK       8U
  #define ADC_ADOFS6_OFFSET1_MASK       16U
  #define ADC_ADOFS6_OFFSET2_MASK       32U
  #define ADC_ADOFS6_OFFSET3_MASK       64U
  #define ADC_ADOFS6_OFFSET4_MASK       128U
  #define ADC_ADOFS6_OFFSET5_MASK       256U
  #define ADC_ADOFS6_OFFSET6_MASK       512U
  #define ADC_ADOFS6_OFFSET7_MASK       1024U
  #define ADC_ADOFS6_OFFSET8_MASK       2048U
  #define ADC_ADOFS6_OFFSET9_MASK       4096U
  #define ADC_ADOFS6_OFFSET10_MASK      8192U
  #define ADC_ADOFS6_OFFSET11_MASK      16384U
  #define ADC_ADOFS6_OFFSET_MASK        32760U
  #define ADC_ADOFS6_OFFSET_BITNUM      3U
  #define ADC_ADOFS6                    (*((volatile word *)0x0000F0A7))


  /*** ADC_ADOFS7 - ADC Offset Register 7; 0x0000F0A8 ***/
  union {
    word Word;
  } ADC_ADOFS7_STR;
  
  #define ADC_ADOFS7_OFFSET0_MASK       8U
  #define ADC_ADOFS7_OFFSET1_MASK       16U
  #define ADC_ADOFS7_OFFSET2_MASK       32U
  #define ADC_ADOFS7_OFFSET3_MASK       64U
  #define ADC_ADOFS7_OFFSET4_MASK       128U
  #define ADC_ADOFS7_OFFSET5_MASK       256U
  #define ADC_ADOFS7_OFFSET6_MASK       512U
  #define ADC_ADOFS7_OFFSET7_MASK       1024U
  #define ADC_ADOFS7_OFFSET8_MASK       2048U
  #define ADC_ADOFS7_OFFSET9_MASK       4096U
  #define ADC_ADOFS7_OFFSET10_MASK      8192U
  #define ADC_ADOFS7_OFFSET11_MASK      16384U
  #define ADC_ADOFS7_OFFSET_MASK        32760U
  #define ADC_ADOFS7_OFFSET_BITNUM      3U
  #define ADC_ADOFS7                    (*((volatile word *)0x0000F0A8))


  /*** ADC_ADPOWER - ADC Power Control Register; 0x0000F0A9 ***/
  union {
    word Word;
  } ADC_ADPOWER_STR;
  
  #define ADC_ADPOWER_PD0_MASK          1U
  #define ADC_ADPOWER_PD1_MASK          2U
  #define ADC_ADPOWER_PD2_MASK          4U
  #define ADC_ADPOWER_APD_MASK          8U
  #define ADC_ADPOWER_PUDELAY0_MASK     16U
  #define ADC_ADPOWER_PUDELAY1_MASK     32U
  #define ADC_ADPOWER_PUDELAY2_MASK     64U
  #define ADC_ADPOWER_PUDELAY3_MASK     128U
  #define ADC_ADPOWER_PUDELAY4_MASK     256U
  #define ADC_ADPOWER_PUDELAY5_MASK     512U
  #define ADC_ADPOWER_PSTS0_MASK        1024U
  #define ADC_ADPOWER_PSTS1_MASK        2048U
  #define ADC_ADPOWER_PSTS2_MASK        4096U
  #define ADC_ADPOWER_ASB_MASK          32768U
  #define ADC_ADPOWER_PD_MASK           7U
  #define ADC_ADPOWER_PD_BITNUM         0U
  #define ADC_ADPOWER_PUDELAY_MASK      1008U
  #define ADC_ADPOWER_PUDELAY_BITNUM    4U
  #define ADC_ADPOWER_PSTS_MASK         7168U
  #define ADC_ADPOWER_PSTS_BITNUM       10U
  #define ADC_ADPOWER                   (*((volatile word *)0x0000F0A9))


  /*** ADC_CAL - ADC Calibration Register; 0x0000F0AA ***/
  union {
    word Word;
  } ADC_CAL_STR;
  
  #define ADC_CAL_SEL_VREFLO_MASK       16384U
  #define ADC_CAL_SEL_VREFH_MASK        32768U
  #define ADC_CAL                       (*((volatile word *)0x0000F0AA))


  word Reserved0[5];                   /* Reserved (unused) registers */

} ADC_PRPH;

/******************************************
*** Peripheral SCI
*******************************************/
typedef volatile struct {
  /*** SCI_SCIBR - SCI Baud Rate Register; 0x0000F0B0 ***/
  union {
    word Word;
  } SCI_SCIBR_STR;
  
  #define SCI_SCIBR_SBR0_MASK           1U
  #define SCI_SCIBR_SBR1_MASK           2U
  #define SCI_SCIBR_SBR2_MASK           4U
  #define SCI_SCIBR_SBR3_MASK           8U
  #define SCI_SCIBR_SBR4_MASK           16U
  #define SCI_SCIBR_SBR5_MASK           32U
  #define SCI_SCIBR_SBR6_MASK           64U
  #define SCI_SCIBR_SBR7_MASK           128U
  #define SCI_SCIBR_SBR8_MASK           256U
  #define SCI_SCIBR_SBR9_MASK           512U
  #define SCI_SCIBR_SBR10_MASK          1024U
  #define SCI_SCIBR_SBR11_MASK          2048U
  #define SCI_SCIBR_SBR12_MASK          4096U
  #define SCI_SCIBR_SBR_MASK            8191U
  #define SCI_SCIBR_SBR_BITNUM          0U
  #define SCI_SCIBR                     (*((volatile word *)0x0000F0B0))


  /*** SCI_SCICR - SCI Control Register; 0x0000F0B1 ***/
  union {
    word Word;
  } SCI_SCICR_STR;
  
  #define SCI_SCICR_SBK_MASK            1U
  #define SCI_SCICR_RWU_MASK            2U
  #define SCI_SCICR_RE_MASK             4U
  #define SCI_SCICR_TE_MASK             8U
  #define SCI_SCICR_REIE_MASK           16U
  #define SCI_SCICR_RFIE_MASK           32U
  #define SCI_SCICR_TIIE_MASK           64U
  #define SCI_SCICR_TEIE_MASK           128U
  #define SCI_SCICR_PT_MASK             256U
  #define SCI_SCICR_PE_MASK             512U
  #define SCI_SCICR_POL_MASK            1024U
  #define SCI_SCICR_WAKE_MASK           2048U
  #define SCI_SCICR_M_MASK              4096U
  #define SCI_SCICR_RSRC_MASK           8192U
  #define SCI_SCICR_SWAI_MASK           16384U
  #define SCI_SCICR_LOOP_MASK           32768U
  #define SCI_SCICR                     (*((volatile word *)0x0000F0B1))


  /*** SCI_SCICR2 - SCI Control Register 2; 0x0000F0B2 ***/
  union {
    word Word;
  } SCI_SCICR2_STR;
  
  #define SCI_SCICR2_LIN_MODE_MASK      8U
  #define SCI_SCICR2                    (*((volatile word *)0x0000F0B2))


  /*** SCI_SCISR - SCI Status Register; 0x0000F0B3 ***/
  union {
    word Word;
  } SCI_SCISR_STR;
  
  #define SCI_SCISR_RAF_MASK            1U
  #define SCI_SCISR_LSE_MASK            8U
  #define SCI_SCISR_PF_MASK             256U
  #define SCI_SCISR_FE_MASK             512U
  #define SCI_SCISR_NF_MASK             1024U
  #define SCI_SCISR_OR_MASK             2048U
  #define SCI_SCISR_RIDLE_MASK          4096U
  #define SCI_SCISR_RDRF_MASK           8192U
  #define SCI_SCISR_TIDLE_MASK          16384U
  #define SCI_SCISR_TDRE_MASK           32768U
  #define SCI_SCISR                     (*((volatile word *)0x0000F0B3))


  /*** SCI_SCIDR - SCI Data Register; 0x0000F0B4 ***/
  union {
    word Word;
  } SCI_SCIDR_STR;
  
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA0_MASK 1U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA1_MASK 2U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA2_MASK 4U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA3_MASK 8U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA4_MASK 16U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA5_MASK 32U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA6_MASK 64U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA7_MASK 128U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA8_MASK 256U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA_MASK 511U
  #define SCI_SCIDR_RECEIVE_TRANSMIT_DATA_BITNUM 0U
  #define SCI_SCIDR                     (*((volatile word *)0x0000F0B4))


  word Reserved0[11];                  /* Reserved (unused) registers */

} SCI_PRPH;

/******************************************
*** Peripheral SPI
*******************************************/
typedef volatile struct {
  /*** SPI_SCR - SPI 0 Status and Control Register; 0x0000F0C0 ***/
  union {
    word Word;
  } SPI_SCR_STR;
  
  #define SPI_SCR_SPTE_MASK             1U
  #define SPI_SCR_MODF_MASK             2U
  #define SPI_SCR_OVRF_MASK             4U
  #define SPI_SCR_SPRF_MASK             8U
  #define SPI_SCR_SPTIE_MASK            16U
  #define SPI_SCR_SPE_MASK              32U
  #define SPI_SCR_CPHA_MASK             64U
  #define SPI_SCR_CPOL_MASK             128U
  #define SPI_SCR_SPMSTR_MASK           256U
  #define SPI_SCR_SPRIE_MASK            512U
  #define SPI_SCR_MODFEN_MASK           1024U
  #define SPI_SCR_ERRIE_MASK            2048U
  #define SPI_SCR_DSO_MASK              4096U
  #define SPI_SCR_SPR0_MASK             8192U
  #define SPI_SCR_SPR1_MASK             16384U
  #define SPI_SCR_SPR2_MASK             32768U
  #define SPI_SCR_SPR_MASK              57344U
  #define SPI_SCR_SPR_BITNUM            13U
  #define SPI_SCR                       (*((volatile word *)0x0000F0C0))


  /*** SPI_DSR - SPI 0 Data Size and Control Register; 0x0000F0C1 ***/
  union {
    word Word;
  } SPI_DSR_STR;
  
  #define SPI_DSR_DS0_MASK              1U
  #define SPI_DSR_DS1_MASK              2U
  #define SPI_DSR_DS2_MASK              4U
  #define SPI_DSR_DS3_MASK              8U
  #define SPI_DSR_WOM_MASK              32768U
  #define SPI_DSR_DS_MASK               15U
  #define SPI_DSR_DS_BITNUM             0U
  #define SPI_DSR                       (*((volatile word *)0x0000F0C1))


  /*** SPI_DRR - SPI 0 Data Receive Register; 0x0000F0C2 ***/
  union {
    word Word;
  } SPI_DRR_STR;
  
  #define SPI_DRR                       (*((volatile word *)0x0000F0C2))


  /*** SPI_DTR - SPI 0 Data Transmit Register; 0x0000F0C3 ***/
  union {
    word Word;
  } SPI_DTR_STR;
  
  #define SPI_DTR                       (*((volatile word *)0x0000F0C3))


  word Reserved0[12];                  /* Reserved (unused) registers */

} SPI_PRPH;

/******************************************
*** Peripheral I2C
*******************************************/
typedef volatile struct {
  /*** IBAD - I2C Bus Address Register; 0x0000F0D0 ***/
  union {
    word Word;
  } IBAD_STR;
  
  #define IBAD_ADR1_MASK                2U
  #define IBAD_ADR2_MASK                4U
  #define IBAD_ADR3_MASK                8U
  #define IBAD_ADR4_MASK                16U
  #define IBAD_ADR5_MASK                32U
  #define IBAD_ADR6_MASK                64U
  #define IBAD_ADR7_MASK                128U
  #define IBAD_ADR_1_MASK               254U
  #define IBAD_ADR_1_BITNUM             1U
  #define IBAD                          (*((volatile word *)0x0000F0D0))


  /*** IBFD - I2C Bus Frequency Divider Register; 0x0000F0D1 ***/
  union {
    word Word;
  } IBFD_STR;
  
  #define IBFD_IBC0_MASK                1U
  #define IBFD_IBC1_MASK                2U
  #define IBFD_IBC2_MASK                4U
  #define IBFD_IBC3_MASK                8U
  #define IBFD_IBC4_MASK                16U
  #define IBFD_IBC5_MASK                32U
  #define IBFD_IBC6_MASK                64U
  #define IBFD_IBC7_MASK                128U
  #define IBFD_IBC_MASK                 255U
  #define IBFD_IBC_BITNUM               0U
  #define IBFD                          (*((volatile word *)0x0000F0D1))


  /*** IBCR - I2C-Bus Control Register; 0x0000F0D2 ***/
  union {
    word Word;
  } IBCR_STR;
  
  #define IBCR_RSTA_MASK                4U
  #define IBCR_TXAK_MASK                8U
  #define IBCR_TX_RX_MASK               16U
  #define IBCR_MS_SL_MASK               32U
  #define IBCR_IBIE_MASK                64U
  #define IBCR_IBEN_MASK                128U
  #define IBCR                          (*((volatile word *)0x0000F0D2))


  /*** IBSR - I2C Bus Status Register; 0x0000F0D3 ***/
  union {
    word Word;
  } IBSR_STR;
  
  #define IBSR_RXAK_MASK                1U
  #define IBSR_IBIF_MASK                2U
  #define IBSR_SRW_MASK                 4U
  #define IBSR_IBAL_MASK                16U
  #define IBSR_IBB_MASK                 32U
  #define IBSR_IAAS_MASK                64U
  #define IBSR_TCF_MASK                 128U
  #define IBSR                          (*((volatile word *)0x0000F0D3))


  /*** IBDR - I2C Bus Data I/O Register; 0x0000F0D4 ***/
  union {
    word Word;
  } IBDR_STR;
  
  #define IBDR_D0_MASK                  1U
  #define IBDR_D1_MASK                  2U
  #define IBDR_D2_MASK                  4U
  #define IBDR_D3_MASK                  8U
  #define IBDR_D4_MASK                  16U
  #define IBDR_D5_MASK                  32U
  #define IBDR_D6_MASK                  64U
  #define IBDR_D7_MASK                  128U
  #define IBDR_D_MASK                   255U
  #define IBDR_D_BITNUM                 0U
  #define IBDR                          (*((volatile word *)0x0000F0D4))


  /*** IBNR - I2C Bus Noise Filter Register; 0x0000F0D5 ***/
  union {
    word Word;
  } IBNR_STR;
  
  #define IBNR_N0_MASK                  1U
  #define IBNR_N1_MASK                  2U
  #define IBNR_N2_MASK                  4U
  #define IBNR_N3_MASK                  8U
  #define IBNR_N_MASK                   15U
  #define IBNR_N_BITNUM                 0U
  #define IBNR                          (*((volatile word *)0x0000F0D5))


  word Reserved0[10];                  /* Reserved (unused) registers */

} I2C_PRPH;

/******************************************
*** Peripheral COP
*******************************************/
typedef volatile struct {
  /*** COPCTL - COP Control Register; 0x0000F0E0 ***/
  union {
    word Word;
  } COPCTL_STR;
  
  #define COPCTL_CWP_MASK               1U
  #define COPCTL_CEN_MASK               2U
  #define COPCTL_CWEN_MASK              4U
  #define COPCTL_CSEN_MASK              8U
  #define COPCTL_BYPS_MASK              16U
  #define COPCTL                        (*((volatile word *)0x0000F0E0))


  /*** COPTO - Timeout Register; 0x0000F0E1 ***/
  union {
    word Word;
  } COPTO_STR;
  
  #define COPTO_TIMEOUT0_MASK           1U
  #define COPTO_TIMEOUT1_MASK           2U
  #define COPTO_TIMEOUT2_MASK           4U
  #define COPTO_TIMEOUT3_MASK           8U
  #define COPTO_TIMEOUT4_MASK           16U
  #define COPTO_TIMEOUT5_MASK           32U
  #define COPTO_TIMEOUT6_MASK           64U
  #define COPTO_TIMEOUT7_MASK           128U
  #define COPTO_TIMEOUT8_MASK           256U
  #define COPTO_TIMEOUT9_MASK           512U
  #define COPTO_TIMEOUT10_MASK          1024U
  #define COPTO_TIMEOUT11_MASK          2048U
  #define COPTO_TIMEOUT12_MASK          4096U
  #define COPTO_TIMEOUT13_MASK          8192U
  #define COPTO_TIMEOUT14_MASK          16384U
  #define COPTO_TIMEOUT15_MASK          32768U
  #define COPTO                         (*((volatile word *)0x0000F0E1))


  /*** COPCTR - Counter Register; 0x0000F0E2 ***/
  union {
    word Word;
  } COPCTR_STR;
  
  #define COPCTR                        (*((volatile word *)0x0000F0E2))


  word Reserved0[13];                  /* Reserved (unused) registers */

} COP_PRPH;

/******************************************
*** Peripheral CLKGEN
*******************************************/
typedef volatile struct {
  /*** PLLCR - PLL Control Register; 0x0000F0F0 ***/
  union {
    word Word;
  } PLLCR_STR;
  
  #define PLLCR_ZSRC0_MASK              1U
  #define PLLCR_ZSRC1_MASK              2U
  #define PLLCR_PRECS_MASK              4U
  #define PLLCR_PLLPD_MASK              16U
  #define PLLCR_CHPMPTRI_MASK           64U
  #define PLLCR_LCKON_MASK              128U
  #define PLLCR_LOCIE_MASK              2048U
  #define PLLCR_PLLIE00_MASK            4096U
  #define PLLCR_PLLIE01_MASK            8192U
  #define PLLCR_PLLIE10_MASK            16384U
  #define PLLCR_PLLIE11_MASK            32768U
  #define PLLCR_ZSRC_MASK               3U
  #define PLLCR_ZSRC_BITNUM             0U
  #define PLLCR_PLLIE0_MASK             12288U
  #define PLLCR_PLLIE0_BITNUM           12U
  #define PLLCR_PLLIE1_MASK             49152U
  #define PLLCR_PLLIE1_BITNUM           14U
  #define PLLCR                         (*((volatile word *)0x0000F0F0))


  /*** PLLDB - PLL Divide- by Register; 0x0000F0F1 ***/
  union {
    word Word;
  } PLLDB_STR;
  
  #define PLLDB_PLLCOD0_MASK            256U
  #define PLLDB_PLLCOD1_MASK            512U
  #define PLLDB_PLLCOD2_MASK            1024U
  #define PLLDB_LORTP0_MASK             4096U
  #define PLLDB_LORTP1_MASK             8192U
  #define PLLDB_LORTP2_MASK             16384U
  #define PLLDB_LORTP3_MASK             32768U
  #define PLLDB_PLLCOD_MASK             1792U
  #define PLLDB_PLLCOD_BITNUM           8U
  #define PLLDB_LORTP_MASK              61440U
  #define PLLDB_LORTP_BITNUM            12U
  #define PLLDB                         (*((volatile word *)0x0000F0F1))


  /*** PLLSR - PLL Status Register; 0x0000F0F2 ***/
  union {
    word Word;
  } PLLSR_STR;
  
  #define PLLSR_ZSRC0_MASK              1U
  #define PLLSR_ZSRC1_MASK              2U
  #define PLLSR_PLLPDN_MASK             16U
  #define PLLSR_LCK0_MASK               32U
  #define PLLSR_LCK1_MASK               64U
  #define PLLSR_LOCI_MASK               8192U
  #define PLLSR_LOLI0_MASK              16384U
  #define PLLSR_LOLI1_MASK              32768U
  #define PLLSR_ZSRC_MASK               3U
  #define PLLSR_ZSRC_BITNUM             0U
  #define PLLSR_LCK_MASK                96U
  #define PLLSR_LCK_BITNUM              5U
  #define PLLSR_LOLI_MASK               49152U
  #define PLLSR_LOLI_BITNUM             14U
  #define PLLSR                         (*((volatile word *)0x0000F0F2))


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** SHUTDOWN - Shut Down; 0x0000F0F4 ***/
  union {
    word Word;
  } SHUTDOWN_STR;
  
  #define SHUTDOWN_SHUTDOWN0_MASK       1U
  #define SHUTDOWN_SHUTDOWN1_MASK       2U
  #define SHUTDOWN_SHUTDOWN2_MASK       4U
  #define SHUTDOWN_SHUTDOWN3_MASK       8U
  #define SHUTDOWN_SHUTDOWN4_MASK       16U
  #define SHUTDOWN_SHUTDOWN5_MASK       32U
  #define SHUTDOWN_SHUTDOWN6_MASK       64U
  #define SHUTDOWN_SHUTDOWN7_MASK       128U
  #define SHUTDOWN_SHUTDOWN8_MASK       256U
  #define SHUTDOWN_SHUTDOWN9_MASK       512U
  #define SHUTDOWN_SHUTDOWN10_MASK      1024U
  #define SHUTDOWN_SHUTDOWN11_MASK      2048U
  #define SHUTDOWN_SHUTDOWN12_MASK      4096U
  #define SHUTDOWN_SHUTDOWN13_MASK      8192U
  #define SHUTDOWN_SHUTDOWN14_MASK      16384U
  #define SHUTDOWN_SHUTDOWN15_MASK      32768U
  #define SHUTDOWN                      (*((volatile word *)0x0000F0F4))


  /*** OSCTL - Oscillator Control Register; 0x0000F0F5 ***/
  union {
    word Word;
  } OSCTL_STR;
  
  #define OSCTL_TRIM0_MASK              1U
  #define OSCTL_TRIM1_MASK              2U
  #define OSCTL_TRIM2_MASK              4U
  #define OSCTL_TRIM3_MASK              8U
  #define OSCTL_TRIM4_MASK              16U
  #define OSCTL_TRIM5_MASK              32U
  #define OSCTL_TRIM6_MASK              64U
  #define OSCTL_TRIM7_MASK              128U
  #define OSCTL_TRIM8_MASK              256U
  #define OSCTL_TRIM9_MASK              512U
  #define OSCTL_ROSB_MASK               16384U
  #define OSCTL_ROPD_MASK               32768U
  #define OSCTL_TRIM_MASK               1023U
  #define OSCTL_TRIM_BITNUM             0U
  #define OSCTL                         (*((volatile word *)0x0000F0F5))


  word Reserved1[10];                  /* Reserved (unused) registers */

} CLKGEN_PRPH;

/******************************************
*** Peripheral GPIOA
*******************************************/
typedef volatile struct {
  /*** GPIO_A_PUR - GPIO A Pull-up Enable Register; 0x0000F100 ***/
  union {
    word Word;
  } GPIO_A_PUR_STR;
  
  #define GPIO_A_PUR_PU0_MASK           1U
  #define GPIO_A_PUR_PU1_MASK           2U
  #define GPIO_A_PUR_PU2_MASK           4U
  #define GPIO_A_PUR_PU3_MASK           8U
  #define GPIO_A_PUR_PU4_MASK           16U
  #define GPIO_A_PUR_PU5_MASK           32U
  #define GPIO_A_PUR_PU6_MASK           64U
  #define GPIO_A_PUR_PU7_MASK           128U
  #define GPIO_A_PUR_PU_MASK            255U
  #define GPIO_A_PUR_PU_BITNUM          0U
  #define GPIO_A_PUR                    (*((volatile word *)0x0000F100))


  /*** GPIO_A_DR - GPIO A Data Register; 0x0000F101 ***/
  union {
    word Word;
  } GPIO_A_DR_STR;
  
  #define GPIO_A_DR_D0_MASK             1U
  #define GPIO_A_DR_D1_MASK             2U
  #define GPIO_A_DR_D2_MASK             4U
  #define GPIO_A_DR_D3_MASK             8U
  #define GPIO_A_DR_D4_MASK             16U
  #define GPIO_A_DR_D5_MASK             32U
  #define GPIO_A_DR_D6_MASK             64U
  #define GPIO_A_DR_D7_MASK             128U
  #define GPIO_A_DR_D_MASK              255U
  #define GPIO_A_DR_D_BITNUM            0U
  #define GPIO_A_DR                     (*((volatile word *)0x0000F101))


  /*** GPIO_A_DDR - GPIO A Data Direction Register; 0x0000F102 ***/
  union {
    word Word;
  } GPIO_A_DDR_STR;
  
  #define GPIO_A_DDR_DD0_MASK           1U
  #define GPIO_A_DDR_DD1_MASK           2U
  #define GPIO_A_DDR_DD2_MASK           4U
  #define GPIO_A_DDR_DD3_MASK           8U
  #define GPIO_A_DDR_DD4_MASK           16U
  #define GPIO_A_DDR_DD5_MASK           32U
  #define GPIO_A_DDR_DD6_MASK           64U
  #define GPIO_A_DDR_DD7_MASK           128U
  #define GPIO_A_DDR_DD_MASK            255U
  #define GPIO_A_DDR_DD_BITNUM          0U
  #define GPIO_A_DDR                    (*((volatile word *)0x0000F102))


  /*** GPIO_A_PER - GPIO A Peripheral Enable Registers; 0x0000F103 ***/
  union {
    word Word;
  } GPIO_A_PER_STR;
  
  #define GPIO_A_PER_PE0_MASK           1U
  #define GPIO_A_PER_PE1_MASK           2U
  #define GPIO_A_PER_PE2_MASK           4U
  #define GPIO_A_PER_PE3_MASK           8U
  #define GPIO_A_PER_PE4_MASK           16U
  #define GPIO_A_PER_PE5_MASK           32U
  #define GPIO_A_PER_PE6_MASK           64U
  #define GPIO_A_PER_PE7_MASK           128U
  #define GPIO_A_PER_PE_MASK            255U
  #define GPIO_A_PER_PE_BITNUM          0U
  #define GPIO_A_PER                    (*((volatile word *)0x0000F103))


  /*** GPIO_A_IAR - GPIO A Interrupt Assert Register; 0x0000F104 ***/
  union {
    word Word;
  } GPIO_A_IAR_STR;
  
  #define GPIO_A_IAR_IA0_MASK           1U
  #define GPIO_A_IAR_IA1_MASK           2U
  #define GPIO_A_IAR_IA2_MASK           4U
  #define GPIO_A_IAR_IA3_MASK           8U
  #define GPIO_A_IAR_IA4_MASK           16U
  #define GPIO_A_IAR_IA5_MASK           32U
  #define GPIO_A_IAR_IA6_MASK           64U
  #define GPIO_A_IAR_IA7_MASK           128U
  #define GPIO_A_IAR_IA_MASK            255U
  #define GPIO_A_IAR_IA_BITNUM          0U
  #define GPIO_A_IAR                    (*((volatile word *)0x0000F104))


  /*** GPIO_A_IENR - GPIO A Interrupt Enable Register; 0x0000F105 ***/
  union {
    word Word;
  } GPIO_A_IENR_STR;
  
  #define GPIO_A_IENR_IEN0_MASK         1U
  #define GPIO_A_IENR_IEN1_MASK         2U
  #define GPIO_A_IENR_IEN2_MASK         4U
  #define GPIO_A_IENR_IEN3_MASK         8U
  #define GPIO_A_IENR_IEN4_MASK         16U
  #define GPIO_A_IENR_IEN5_MASK         32U
  #define GPIO_A_IENR_IEN6_MASK         64U
  #define GPIO_A_IENR_IEN7_MASK         128U
  #define GPIO_A_IENR_IEN_MASK          255U
  #define GPIO_A_IENR_IEN_BITNUM        0U
  #define GPIO_A_IENR                   (*((volatile word *)0x0000F105))


  /*** GPIO_A_IPOLR - GPIO A Interrupt Polarity Register; 0x0000F106 ***/
  union {
    word Word;
  } GPIO_A_IPOLR_STR;
  
  #define GPIO_A_IPOLR_IPOL0_MASK       1U
  #define GPIO_A_IPOLR_IPOL1_MASK       2U
  #define GPIO_A_IPOLR_IPOL2_MASK       4U
  #define GPIO_A_IPOLR_IPOL3_MASK       8U
  #define GPIO_A_IPOLR_IPOL4_MASK       16U
  #define GPIO_A_IPOLR_IPOL5_MASK       32U
  #define GPIO_A_IPOLR_IPOL6_MASK       64U
  #define GPIO_A_IPOLR_IPOL7_MASK       128U
  #define GPIO_A_IPOLR_IPOL_MASK        255U
  #define GPIO_A_IPOLR_IPOL_BITNUM      0U
  #define GPIO_A_IPOLR                  (*((volatile word *)0x0000F106))


  /*** GPIO_A_IPR - GPIO A Interrupt Pending Register; 0x0000F107 ***/
  union {
    word Word;
  } GPIO_A_IPR_STR;
  
  #define GPIO_A_IPR_IP0_MASK           1U
  #define GPIO_A_IPR_IP1_MASK           2U
  #define GPIO_A_IPR_IP2_MASK           4U
  #define GPIO_A_IPR_IP3_MASK           8U
  #define GPIO_A_IPR_IP4_MASK           16U
  #define GPIO_A_IPR_IP5_MASK           32U
  #define GPIO_A_IPR_IP6_MASK           64U
  #define GPIO_A_IPR_IP7_MASK           128U
  #define GPIO_A_IPR_IP_MASK            255U
  #define GPIO_A_IPR_IP_BITNUM          0U
  #define GPIO_A_IPR                    (*((volatile word *)0x0000F107))


  /*** GPIO_A_IESR - GPIO A Interrupt Edge Sensitive Register; 0x0000F108 ***/
  union {
    word Word;
  } GPIO_A_IESR_STR;
  
  #define GPIO_A_IESR_IES0_MASK         1U
  #define GPIO_A_IESR_IES1_MASK         2U
  #define GPIO_A_IESR_IES2_MASK         4U
  #define GPIO_A_IESR_IES3_MASK         8U
  #define GPIO_A_IESR_IES4_MASK         16U
  #define GPIO_A_IESR_IES5_MASK         32U
  #define GPIO_A_IESR_IES6_MASK         64U
  #define GPIO_A_IESR_IES7_MASK         128U
  #define GPIO_A_IESR_IES_MASK          255U
  #define GPIO_A_IESR_IES_BITNUM        0U
  #define GPIO_A_IESR                   (*((volatile word *)0x0000F108))


  /*** GPIO_A_PPMODE - GPIO A Push-Pull Mode Register; 0x0000F109 ***/
  union {
    word Word;
  } GPIO_A_PPMODE_STR;
  
  #define GPIO_A_PPMODE_PPMODE0_MASK    1U
  #define GPIO_A_PPMODE_PPMODE1_MASK    2U
  #define GPIO_A_PPMODE_PPMODE2_MASK    4U
  #define GPIO_A_PPMODE_PPMODE3_MASK    8U
  #define GPIO_A_PPMODE_PPMODE4_MASK    16U
  #define GPIO_A_PPMODE_PPMODE5_MASK    32U
  #define GPIO_A_PPMODE_PPMODE6_MASK    64U
  #define GPIO_A_PPMODE_PPMODE7_MASK    128U
  #define GPIO_A_PPMODE_PPMODE_MASK     255U
  #define GPIO_A_PPMODE_PPMODE_BITNUM   0U
  #define GPIO_A_PPMODE                 (*((volatile word *)0x0000F109))


  /*** GPIO_A_RAWDATA - GPIO A Raw Data Register; 0x0000F10A ***/
  union {
    word Word;
  } GPIO_A_RAWDATA_STR;
  
  #define GPIO_A_RAWDATA_RAW_DATA0_MASK 1U
  #define GPIO_A_RAWDATA_RAW_DATA1_MASK 2U
  #define GPIO_A_RAWDATA_RAW_DATA2_MASK 4U
  #define GPIO_A_RAWDATA_RAW_DATA3_MASK 8U
  #define GPIO_A_RAWDATA_RAW_DATA4_MASK 16U
  #define GPIO_A_RAWDATA_RAW_DATA5_MASK 32U
  #define GPIO_A_RAWDATA_RAW_DATA6_MASK 64U
  #define GPIO_A_RAWDATA_RAW_DATA7_MASK 128U
  #define GPIO_A_RAWDATA_RAW_DATA_MASK  255U
  #define GPIO_A_RAWDATA_RAW_DATA_BITNUM 0U
  #define GPIO_A_RAWDATA                (*((volatile word *)0x0000F10A))


  /*** GPIO_A_DRIVE - GPIO A Drive Strength Control Register; 0x0000F10B ***/
  union {
    word Word;
  } GPIO_A_DRIVE_STR;
  
  #define GPIO_A_DRIVE_DRIVE0_MASK      1U
  #define GPIO_A_DRIVE_DRIVE1_MASK      2U
  #define GPIO_A_DRIVE_DRIVE2_MASK      4U
  #define GPIO_A_DRIVE_DRIVE3_MASK      8U
  #define GPIO_A_DRIVE_DRIVE4_MASK      16U
  #define GPIO_A_DRIVE_DRIVE5_MASK      32U
  #define GPIO_A_DRIVE_DRIVE6_MASK      64U
  #define GPIO_A_DRIVE_DRIVE7_MASK      128U
  #define GPIO_A_DRIVE_DRIVE_MASK       255U
  #define GPIO_A_DRIVE_DRIVE_BITNUM     0U
  #define GPIO_A_DRIVE                  (*((volatile word *)0x0000F10B))


  word Reserved0[4];                   /* Reserved (unused) registers */

} GPIOA_PRPH;

/******************************************
*** Peripheral GPIOB
*******************************************/
typedef volatile struct {
  /*** GPIO_B_PUR - GPIO B Pull-up Enable Register; 0x0000F110 ***/
  union {
    word Word;
  } GPIO_B_PUR_STR;
  
  #define GPIO_B_PUR_PU0_MASK           1U
  #define GPIO_B_PUR_PU1_MASK           2U
  #define GPIO_B_PUR_PU2_MASK           4U
  #define GPIO_B_PUR_PU3_MASK           8U
  #define GPIO_B_PUR_PU4_MASK           16U
  #define GPIO_B_PUR_PU5_MASK           32U
  #define GPIO_B_PUR_PU6_MASK           64U
  #define GPIO_B_PUR_PU7_MASK           128U
  #define GPIO_B_PUR_PU_MASK            255U
  #define GPIO_B_PUR_PU_BITNUM          0U
  #define GPIO_B_PUR                    (*((volatile word *)0x0000F110))


  /*** GPIO_B_DR - GPIO B Data Register; 0x0000F111 ***/
  union {
    word Word;
  } GPIO_B_DR_STR;
  
  #define GPIO_B_DR_D0_MASK             1U
  #define GPIO_B_DR_D1_MASK             2U
  #define GPIO_B_DR_D2_MASK             4U
  #define GPIO_B_DR_D3_MASK             8U
  #define GPIO_B_DR_D4_MASK             16U
  #define GPIO_B_DR_D5_MASK             32U
  #define GPIO_B_DR_D6_MASK             64U
  #define GPIO_B_DR_D7_MASK             128U
  #define GPIO_B_DR_D_MASK              255U
  #define GPIO_B_DR_D_BITNUM            0U
  #define GPIO_B_DR                     (*((volatile word *)0x0000F111))


  /*** GPIO_B_DDR - GPIO B Data Direction Register; 0x0000F112 ***/
  union {
    word Word;
  } GPIO_B_DDR_STR;
  
  #define GPIO_B_DDR_DD0_MASK           1U
  #define GPIO_B_DDR_DD1_MASK           2U
  #define GPIO_B_DDR_DD2_MASK           4U
  #define GPIO_B_DDR_DD3_MASK           8U
  #define GPIO_B_DDR_DD4_MASK           16U
  #define GPIO_B_DDR_DD5_MASK           32U
  #define GPIO_B_DDR_DD6_MASK           64U
  #define GPIO_B_DDR_DD7_MASK           128U
  #define GPIO_B_DDR_DD_MASK            255U
  #define GPIO_B_DDR_DD_BITNUM          0U
  #define GPIO_B_DDR                    (*((volatile word *)0x0000F112))


  /*** GPIO_B_PER - GPIO B Peripheral Enable Registers; 0x0000F113 ***/
  union {
    word Word;
  } GPIO_B_PER_STR;
  
  #define GPIO_B_PER_PE0_MASK           1U
  #define GPIO_B_PER_PE1_MASK           2U
  #define GPIO_B_PER_PE2_MASK           4U
  #define GPIO_B_PER_PE3_MASK           8U
  #define GPIO_B_PER_PE4_MASK           16U
  #define GPIO_B_PER_PE5_MASK           32U
  #define GPIO_B_PER_PE6_MASK           64U
  #define GPIO_B_PER_PE7_MASK           128U
  #define GPIO_B_PER_PE_MASK            255U
  #define GPIO_B_PER_PE_BITNUM          0U
  #define GPIO_B_PER                    (*((volatile word *)0x0000F113))


  /*** GPIO_B_IAR - GPIO B Interrupt Assert Register; 0x0000F114 ***/
  union {
    word Word;
  } GPIO_B_IAR_STR;
  
  #define GPIO_B_IAR_IA0_MASK           1U
  #define GPIO_B_IAR_IA1_MASK           2U
  #define GPIO_B_IAR_IA2_MASK           4U
  #define GPIO_B_IAR_IA3_MASK           8U
  #define GPIO_B_IAR_IA4_MASK           16U
  #define GPIO_B_IAR_IA5_MASK           32U
  #define GPIO_B_IAR_IA6_MASK           64U
  #define GPIO_B_IAR_IA7_MASK           128U
  #define GPIO_B_IAR_IA_MASK            255U
  #define GPIO_B_IAR_IA_BITNUM          0U
  #define GPIO_B_IAR                    (*((volatile word *)0x0000F114))


  /*** GPIO_B_IENR - GPIO B Interrupt Enable Register; 0x0000F115 ***/
  union {
    word Word;
  } GPIO_B_IENR_STR;
  
  #define GPIO_B_IENR_IEN0_MASK         1U
  #define GPIO_B_IENR_IEN1_MASK         2U
  #define GPIO_B_IENR_IEN2_MASK         4U
  #define GPIO_B_IENR_IEN3_MASK         8U
  #define GPIO_B_IENR_IEN4_MASK         16U
  #define GPIO_B_IENR_IEN5_MASK         32U
  #define GPIO_B_IENR_IEN6_MASK         64U
  #define GPIO_B_IENR_IEN7_MASK         128U
  #define GPIO_B_IENR_IEN_MASK          255U
  #define GPIO_B_IENR_IEN_BITNUM        0U
  #define GPIO_B_IENR                   (*((volatile word *)0x0000F115))


  /*** GPIO_B_IPOLR - GPIO B Interrupt Polarity Register; 0x0000F116 ***/
  union {
    word Word;
  } GPIO_B_IPOLR_STR;
  
  #define GPIO_B_IPOLR_IPOL0_MASK       1U
  #define GPIO_B_IPOLR_IPOL1_MASK       2U
  #define GPIO_B_IPOLR_IPOL2_MASK       4U
  #define GPIO_B_IPOLR_IPOL3_MASK       8U
  #define GPIO_B_IPOLR_IPOL4_MASK       16U
  #define GPIO_B_IPOLR_IPOL5_MASK       32U
  #define GPIO_B_IPOLR_IPOL6_MASK       64U
  #define GPIO_B_IPOLR_IPOL7_MASK       128U
  #define GPIO_B_IPOLR_IPOL_MASK        255U
  #define GPIO_B_IPOLR_IPOL_BITNUM      0U
  #define GPIO_B_IPOLR                  (*((volatile word *)0x0000F116))


  /*** GPIO_B_IPR - GPIO B Interrupt Pending Register; 0x0000F117 ***/
  union {
    word Word;
  } GPIO_B_IPR_STR;
  
  #define GPIO_B_IPR_IP0_MASK           1U
  #define GPIO_B_IPR_IP1_MASK           2U
  #define GPIO_B_IPR_IP2_MASK           4U
  #define GPIO_B_IPR_IP3_MASK           8U
  #define GPIO_B_IPR_IP4_MASK           16U
  #define GPIO_B_IPR_IP5_MASK           32U
  #define GPIO_B_IPR_IP6_MASK           64U
  #define GPIO_B_IPR_IP7_MASK           128U
  #define GPIO_B_IPR_IP_MASK            255U
  #define GPIO_B_IPR_IP_BITNUM          0U
  #define GPIO_B_IPR                    (*((volatile word *)0x0000F117))


  /*** GPIO_B_IESR - GPIO B Interrupt Edge Sensitive Register; 0x0000F118 ***/
  union {
    word Word;
  } GPIO_B_IESR_STR;
  
  #define GPIO_B_IESR_IES0_MASK         1U
  #define GPIO_B_IESR_IES1_MASK         2U
  #define GPIO_B_IESR_IES2_MASK         4U
  #define GPIO_B_IESR_IES3_MASK         8U
  #define GPIO_B_IESR_IES4_MASK         16U
  #define GPIO_B_IESR_IES5_MASK         32U
  #define GPIO_B_IESR_IES6_MASK         64U
  #define GPIO_B_IESR_IES7_MASK         128U
  #define GPIO_B_IESR_IES_MASK          255U
  #define GPIO_B_IESR_IES_BITNUM        0U
  #define GPIO_B_IESR                   (*((volatile word *)0x0000F118))


  /*** GPIO_B_PPMODE - GPIO B Push-Pull Mode Register; 0x0000F119 ***/
  union {
    word Word;
  } GPIO_B_PPMODE_STR;
  
  #define GPIO_B_PPMODE_PPMODE0_MASK    1U
  #define GPIO_B_PPMODE_PPMODE1_MASK    2U
  #define GPIO_B_PPMODE_PPMODE2_MASK    4U
  #define GPIO_B_PPMODE_PPMODE3_MASK    8U
  #define GPIO_B_PPMODE_PPMODE4_MASK    16U
  #define GPIO_B_PPMODE_PPMODE5_MASK    32U
  #define GPIO_B_PPMODE_PPMODE6_MASK    64U
  #define GPIO_B_PPMODE_PPMODE7_MASK    128U
  #define GPIO_B_PPMODE_PPMODE_MASK     255U
  #define GPIO_B_PPMODE_PPMODE_BITNUM   0U
  #define GPIO_B_PPMODE                 (*((volatile word *)0x0000F119))


  /*** GPIO_B_RAWDATA - GPIO B Raw Data Register; 0x0000F11A ***/
  union {
    word Word;
  } GPIO_B_RAWDATA_STR;
  
  #define GPIO_B_RAWDATA_RAW_DATA0_MASK 1U
  #define GPIO_B_RAWDATA_RAW_DATA1_MASK 2U
  #define GPIO_B_RAWDATA_RAW_DATA2_MASK 4U
  #define GPIO_B_RAWDATA_RAW_DATA3_MASK 8U
  #define GPIO_B_RAWDATA_RAW_DATA4_MASK 16U
  #define GPIO_B_RAWDATA_RAW_DATA5_MASK 32U
  #define GPIO_B_RAWDATA_RAW_DATA6_MASK 64U
  #define GPIO_B_RAWDATA_RAW_DATA7_MASK 128U
  #define GPIO_B_RAWDATA_RAW_DATA_MASK  255U
  #define GPIO_B_RAWDATA_RAW_DATA_BITNUM 0U
  #define GPIO_B_RAWDATA                (*((volatile word *)0x0000F11A))


  /*** GPIO_B_DRIVE - GPIO B Drive Strength Control Register; 0x0000F11B ***/
  union {
    word Word;
  } GPIO_B_DRIVE_STR;
  
  #define GPIO_B_DRIVE_DRIVE0_MASK      1U
  #define GPIO_B_DRIVE_DRIVE1_MASK      2U
  #define GPIO_B_DRIVE_DRIVE2_MASK      4U
  #define GPIO_B_DRIVE_DRIVE3_MASK      8U
  #define GPIO_B_DRIVE_DRIVE4_MASK      16U
  #define GPIO_B_DRIVE_DRIVE5_MASK      32U
  #define GPIO_B_DRIVE_DRIVE6_MASK      64U
  #define GPIO_B_DRIVE_DRIVE7_MASK      128U
  #define GPIO_B_DRIVE_DRIVE_MASK       255U
  #define GPIO_B_DRIVE_DRIVE_BITNUM     0U
  #define GPIO_B_DRIVE                  (*((volatile word *)0x0000F11B))


  word Reserved0[4];                   /* Reserved (unused) registers */

} GPIOB_PRPH;

/******************************************
*** Peripheral GPIOC
*******************************************/
typedef volatile struct {
  /*** GPIO_C_PUR - GPIO C Pull-up Enable Register; 0x0000F120 ***/
  union {
    word Word;
  } GPIO_C_PUR_STR;
  
  #define GPIO_C_PUR_PU0_MASK           1U
  #define GPIO_C_PUR_PU1_MASK           2U
  #define GPIO_C_PUR_PU2_MASK           4U
  #define GPIO_C_PUR_PU4_MASK           16U
  #define GPIO_C_PUR_PU5_MASK           32U
  #define GPIO_C_PUR_PU6_MASK           64U
  #define GPIO_C_PUR_PU_MASK            7U
  #define GPIO_C_PUR_PU_BITNUM          0U
  #define GPIO_C_PUR_PU_4_MASK          112U
  #define GPIO_C_PUR_PU_4_BITNUM        4U
  #define GPIO_C_PUR                    (*((volatile word *)0x0000F120))


  /*** GPIO_C_DR - GPIO C Data Register; 0x0000F121 ***/
  union {
    word Word;
  } GPIO_C_DR_STR;
  
  #define GPIO_C_DR_D0_MASK             1U
  #define GPIO_C_DR_D1_MASK             2U
  #define GPIO_C_DR_D2_MASK             4U
  #define GPIO_C_DR_D4_MASK             16U
  #define GPIO_C_DR_D5_MASK             32U
  #define GPIO_C_DR_D6_MASK             64U
  #define GPIO_C_DR_D_MASK              7U
  #define GPIO_C_DR_D_BITNUM            0U
  #define GPIO_C_DR_D_4_MASK            112U
  #define GPIO_C_DR_D_4_BITNUM          4U
  #define GPIO_C_DR                     (*((volatile word *)0x0000F121))


  /*** GPIO_C_DDR - GPIO C Data Direction Register; 0x0000F122 ***/
  union {
    word Word;
  } GPIO_C_DDR_STR;
  
  #define GPIO_C_DDR_DD0_MASK           1U
  #define GPIO_C_DDR_DD1_MASK           2U
  #define GPIO_C_DDR_DD2_MASK           4U
  #define GPIO_C_DDR_DD4_MASK           16U
  #define GPIO_C_DDR_DD5_MASK           32U
  #define GPIO_C_DDR_DD6_MASK           64U
  #define GPIO_C_DDR_DD_MASK            7U
  #define GPIO_C_DDR_DD_BITNUM          0U
  #define GPIO_C_DDR_DD_4_MASK          112U
  #define GPIO_C_DDR_DD_4_BITNUM        4U
  #define GPIO_C_DDR                    (*((volatile word *)0x0000F122))


  /*** GPIO_C_PER - GPIO C Peripheral Enable Registers; 0x0000F123 ***/
  union {
    word Word;
  } GPIO_C_PER_STR;
  
  #define GPIO_C_PER_PE0_MASK           1U
  #define GPIO_C_PER_PE1_MASK           2U
  #define GPIO_C_PER_PE2_MASK           4U
  #define GPIO_C_PER_PE4_MASK           16U
  #define GPIO_C_PER_PE5_MASK           32U
  #define GPIO_C_PER_PE6_MASK           64U
  #define GPIO_C_PER_PE_MASK            7U
  #define GPIO_C_PER_PE_BITNUM          0U
  #define GPIO_C_PER_PE_4_MASK          112U
  #define GPIO_C_PER_PE_4_BITNUM        4U
  #define GPIO_C_PER                    (*((volatile word *)0x0000F123))


  /*** GPIO_C_IAR - GPIO C Interrupt Assert Register; 0x0000F124 ***/
  union {
    word Word;
  } GPIO_C_IAR_STR;
  
  #define GPIO_C_IAR_IA0_MASK           1U
  #define GPIO_C_IAR_IA1_MASK           2U
  #define GPIO_C_IAR_IA2_MASK           4U
  #define GPIO_C_IAR_IA4_MASK           16U
  #define GPIO_C_IAR_IA5_MASK           32U
  #define GPIO_C_IAR_IA6_MASK           64U
  #define GPIO_C_IAR_IA_MASK            7U
  #define GPIO_C_IAR_IA_BITNUM          0U
  #define GPIO_C_IAR_IA_4_MASK          112U
  #define GPIO_C_IAR_IA_4_BITNUM        4U
  #define GPIO_C_IAR                    (*((volatile word *)0x0000F124))


  /*** GPIO_C_IENR - GPIO C Interrupt Enable Register; 0x0000F125 ***/
  union {
    word Word;
  } GPIO_C_IENR_STR;
  
  #define GPIO_C_IENR_IEN0_MASK         1U
  #define GPIO_C_IENR_IEN1_MASK         2U
  #define GPIO_C_IENR_IEN2_MASK         4U
  #define GPIO_C_IENR_IEN4_MASK         16U
  #define GPIO_C_IENR_IEN5_MASK         32U
  #define GPIO_C_IENR_IEN6_MASK         64U
  #define GPIO_C_IENR_IEN_MASK          7U
  #define GPIO_C_IENR_IEN_BITNUM        0U
  #define GPIO_C_IENR_IEN_4_MASK        112U
  #define GPIO_C_IENR_IEN_4_BITNUM      4U
  #define GPIO_C_IENR                   (*((volatile word *)0x0000F125))


  /*** GPIO_C_IPOLR - GPIO C Interrupt Polarity Register; 0x0000F126 ***/
  union {
    word Word;
  } GPIO_C_IPOLR_STR;
  
  #define GPIO_C_IPOLR_IPOL0_MASK       1U
  #define GPIO_C_IPOLR_IPOL1_MASK       2U
  #define GPIO_C_IPOLR_IPOL2_MASK       4U
  #define GPIO_C_IPOLR_IPOL4_MASK       16U
  #define GPIO_C_IPOLR_IPOL5_MASK       32U
  #define GPIO_C_IPOLR_IPOL6_MASK       64U
  #define GPIO_C_IPOLR_IPOL_MASK        7U
  #define GPIO_C_IPOLR_IPOL_BITNUM      0U
  #define GPIO_C_IPOLR_IPOL_4_MASK      112U
  #define GPIO_C_IPOLR_IPOL_4_BITNUM    4U
  #define GPIO_C_IPOLR                  (*((volatile word *)0x0000F126))


  /*** GPIO_C_IPR - GPIO C Interrupt Pending Register; 0x0000F127 ***/
  union {
    word Word;
  } GPIO_C_IPR_STR;
  
  #define GPIO_C_IPR_IP0_MASK           1U
  #define GPIO_C_IPR_IP1_MASK           2U
  #define GPIO_C_IPR_IP2_MASK           4U
  #define GPIO_C_IPR_IP4_MASK           16U
  #define GPIO_C_IPR_IP5_MASK           32U
  #define GPIO_C_IPR_IP6_MASK           64U
  #define GPIO_C_IPR_IP_MASK            7U
  #define GPIO_C_IPR_IP_BITNUM          0U
  #define GPIO_C_IPR_IP_4_MASK          112U
  #define GPIO_C_IPR_IP_4_BITNUM        4U
  #define GPIO_C_IPR                    (*((volatile word *)0x0000F127))


  /*** GPIO_C_IESR - GPIO C Interrupt Edge Sensitive Register; 0x0000F128 ***/
  union {
    word Word;
  } GPIO_C_IESR_STR;
  
  #define GPIO_C_IESR_IES0_MASK         1U
  #define GPIO_C_IESR_IES1_MASK         2U
  #define GPIO_C_IESR_IES2_MASK         4U
  #define GPIO_C_IESR_IES4_MASK         16U
  #define GPIO_C_IESR_IES5_MASK         32U
  #define GPIO_C_IESR_IES6_MASK         64U
  #define GPIO_C_IESR_IES_MASK          7U
  #define GPIO_C_IESR_IES_BITNUM        0U
  #define GPIO_C_IESR_IES_4_MASK        112U
  #define GPIO_C_IESR_IES_4_BITNUM      4U
  #define GPIO_C_IESR                   (*((volatile word *)0x0000F128))


  /*** GPIO_C_PPMODE - GPIO C Push-Pull Mode Register; 0x0000F129 ***/
  union {
    word Word;
  } GPIO_C_PPMODE_STR;
  
  #define GPIO_C_PPMODE_PPMODE0_MASK    1U
  #define GPIO_C_PPMODE_PPMODE1_MASK    2U
  #define GPIO_C_PPMODE_PPMODE2_MASK    4U
  #define GPIO_C_PPMODE_PPMODE4_MASK    16U
  #define GPIO_C_PPMODE_PPMODE5_MASK    32U
  #define GPIO_C_PPMODE_PPMODE6_MASK    64U
  #define GPIO_C_PPMODE_PPMODE_MASK     7U
  #define GPIO_C_PPMODE_PPMODE_BITNUM   0U
  #define GPIO_C_PPMODE_PPMODE_4_MASK   112U
  #define GPIO_C_PPMODE_PPMODE_4_BITNUM 4U
  #define GPIO_C_PPMODE                 (*((volatile word *)0x0000F129))


  /*** GPIO_C_RAWDATA - GPIO C Raw Data Register; 0x0000F12A ***/
  union {
    word Word;
  } GPIO_C_RAWDATA_STR;
  
  #define GPIO_C_RAWDATA_RAW_DATA0_MASK 1U
  #define GPIO_C_RAWDATA_RAW_DATA1_MASK 2U
  #define GPIO_C_RAWDATA_RAW_DATA2_MASK 4U
  #define GPIO_C_RAWDATA_RAW_DATA4_MASK 16U
  #define GPIO_C_RAWDATA_RAW_DATA5_MASK 32U
  #define GPIO_C_RAWDATA_RAW_DATA6_MASK 64U
  #define GPIO_C_RAWDATA_RAW_DATA_MASK  7U
  #define GPIO_C_RAWDATA_RAW_DATA_BITNUM 0U
  #define GPIO_C_RAWDATA_RAW_DATA_4_MASK 112U
  #define GPIO_C_RAWDATA_RAW_DATA_4_BITNUM 4U
  #define GPIO_C_RAWDATA                (*((volatile word *)0x0000F12A))


  /*** GPIO_C_DRIVE - GPIO C Drive Strength Control Register; 0x0000F12B ***/
  union {
    word Word;
  } GPIO_C_DRIVE_STR;
  
  #define GPIO_C_DRIVE_DRIVE0_MASK      1U
  #define GPIO_C_DRIVE_DRIVE1_MASK      2U
  #define GPIO_C_DRIVE_DRIVE2_MASK      4U
  #define GPIO_C_DRIVE_DRIVE4_MASK      16U
  #define GPIO_C_DRIVE_DRIVE5_MASK      32U
  #define GPIO_C_DRIVE_DRIVE6_MASK      64U
  #define GPIO_C_DRIVE_DRIVE_MASK       7U
  #define GPIO_C_DRIVE_DRIVE_BITNUM     0U
  #define GPIO_C_DRIVE_DRIVE_4_MASK     112U
  #define GPIO_C_DRIVE_DRIVE_4_BITNUM   4U
  #define GPIO_C_DRIVE                  (*((volatile word *)0x0000F12B))


  word Reserved0[4];                   /* Reserved (unused) registers */

} GPIOC_PRPH;

/******************************************
*** Peripheral GPIOD
*******************************************/
typedef volatile struct {
  /*** GPIO_D_PUR - GPIO D Pull-up Enable Register; 0x0000F130 ***/
  union {
    word Word;
  } GPIO_D_PUR_STR;
  
  #define GPIO_D_PUR_PU0_MASK           1U
  #define GPIO_D_PUR_PU1_MASK           2U
  #define GPIO_D_PUR_PU2_MASK           4U
  #define GPIO_D_PUR_PU3_MASK           8U
  #define GPIO_D_PUR_PU_MASK            15U
  #define GPIO_D_PUR_PU_BITNUM          0U
  #define GPIO_D_PUR                    (*((volatile word *)0x0000F130))


  /*** GPIO_D_DR - GPIO D Data Register; 0x0000F131 ***/
  union {
    word Word;
  } GPIO_D_DR_STR;
  
  #define GPIO_D_DR_D0_MASK             1U
  #define GPIO_D_DR_D1_MASK             2U
  #define GPIO_D_DR_D2_MASK             4U
  #define GPIO_D_DR_D3_MASK             8U
  #define GPIO_D_DR_D_MASK              15U
  #define GPIO_D_DR_D_BITNUM            0U
  #define GPIO_D_DR                     (*((volatile word *)0x0000F131))


  /*** GPIO_D_DDR - GPIO D Data Direction Register; 0x0000F132 ***/
  union {
    word Word;
  } GPIO_D_DDR_STR;
  
  #define GPIO_D_DDR_DD0_MASK           1U
  #define GPIO_D_DDR_DD1_MASK           2U
  #define GPIO_D_DDR_DD2_MASK           4U
  #define GPIO_D_DDR_DD3_MASK           8U
  #define GPIO_D_DDR_DD_MASK            15U
  #define GPIO_D_DDR_DD_BITNUM          0U
  #define GPIO_D_DDR                    (*((volatile word *)0x0000F132))


  /*** GPIO_D_PER - GPIO D Peripheral Enable Registers; 0x0000F133 ***/
  union {
    word Word;
  } GPIO_D_PER_STR;
  
  #define GPIO_D_PER_PE0_MASK           1U
  #define GPIO_D_PER_PE1_MASK           2U
  #define GPIO_D_PER_PE2_MASK           4U
  #define GPIO_D_PER_PE3_MASK           8U
  #define GPIO_D_PER_PE_MASK            15U
  #define GPIO_D_PER_PE_BITNUM          0U
  #define GPIO_D_PER                    (*((volatile word *)0x0000F133))


  /*** GPIO_D_IAR - GPIO D Interrupt Assert Register; 0x0000F134 ***/
  union {
    word Word;
  } GPIO_D_IAR_STR;
  
  #define GPIO_D_IAR_IA0_MASK           1U
  #define GPIO_D_IAR_IA1_MASK           2U
  #define GPIO_D_IAR_IA2_MASK           4U
  #define GPIO_D_IAR_IA3_MASK           8U
  #define GPIO_D_IAR_IA_MASK            15U
  #define GPIO_D_IAR_IA_BITNUM          0U
  #define GPIO_D_IAR                    (*((volatile word *)0x0000F134))


  /*** GPIO_D_IENR - GPIO D Interrupt Enable Register; 0x0000F135 ***/
  union {
    word Word;
  } GPIO_D_IENR_STR;
  
  #define GPIO_D_IENR_IEN0_MASK         1U
  #define GPIO_D_IENR_IEN1_MASK         2U
  #define GPIO_D_IENR_IEN2_MASK         4U
  #define GPIO_D_IENR_IEN3_MASK         8U
  #define GPIO_D_IENR_IEN_MASK          15U
  #define GPIO_D_IENR_IEN_BITNUM        0U
  #define GPIO_D_IENR                   (*((volatile word *)0x0000F135))


  /*** GPIO_D_IPOLR - GPIO D Interrupt Polarity Register; 0x0000F136 ***/
  union {
    word Word;
  } GPIO_D_IPOLR_STR;
  
  #define GPIO_D_IPOLR_IPOL0_MASK       1U
  #define GPIO_D_IPOLR_IPOL1_MASK       2U
  #define GPIO_D_IPOLR_IPOL2_MASK       4U
  #define GPIO_D_IPOLR_IPOL3_MASK       8U
  #define GPIO_D_IPOLR_IPOL_MASK        15U
  #define GPIO_D_IPOLR_IPOL_BITNUM      0U
  #define GPIO_D_IPOLR                  (*((volatile word *)0x0000F136))


  /*** GPIO_D_IPR - GPIO D Interrupt Pending Register; 0x0000F137 ***/
  union {
    word Word;
  } GPIO_D_IPR_STR;
  
  #define GPIO_D_IPR_IP0_MASK           1U
  #define GPIO_D_IPR_IP1_MASK           2U
  #define GPIO_D_IPR_IP2_MASK           4U
  #define GPIO_D_IPR_IP3_MASK           8U
  #define GPIO_D_IPR_IP_MASK            15U
  #define GPIO_D_IPR_IP_BITNUM          0U
  #define GPIO_D_IPR                    (*((volatile word *)0x0000F137))


  /*** GPIO_D_IESR - GPIO D Interrupt Edge Sensitive Register; 0x0000F138 ***/
  union {
    word Word;
  } GPIO_D_IESR_STR;
  
  #define GPIO_D_IESR_IES0_MASK         1U
  #define GPIO_D_IESR_IES1_MASK         2U
  #define GPIO_D_IESR_IES2_MASK         4U
  #define GPIO_D_IESR_IES3_MASK         8U
  #define GPIO_D_IESR_IES_MASK          15U
  #define GPIO_D_IESR_IES_BITNUM        0U
  #define GPIO_D_IESR                   (*((volatile word *)0x0000F138))


  /*** GPIO_D_PPMODE - GPIO D Push-Pull Mode Register; 0x0000F139 ***/
  union {
    word Word;
  } GPIO_D_PPMODE_STR;
  
  #define GPIO_D_PPMODE_PPMODE0_MASK    1U
  #define GPIO_D_PPMODE_PPMODE1_MASK    2U
  #define GPIO_D_PPMODE_PPMODE2_MASK    4U
  #define GPIO_D_PPMODE_PPMODE3_MASK    8U
  #define GPIO_D_PPMODE_PPMODE_MASK     15U
  #define GPIO_D_PPMODE_PPMODE_BITNUM   0U
  #define GPIO_D_PPMODE                 (*((volatile word *)0x0000F139))


  /*** GPIO_D_RAWDATA - GPIO D Raw Data Register; 0x0000F13A ***/
  union {
    word Word;
  } GPIO_D_RAWDATA_STR;
  
  #define GPIO_D_RAWDATA_RAW_DATA0_MASK 1U
  #define GPIO_D_RAWDATA_RAW_DATA1_MASK 2U
  #define GPIO_D_RAWDATA_RAW_DATA2_MASK 4U
  #define GPIO_D_RAWDATA_RAW_DATA3_MASK 8U
  #define GPIO_D_RAWDATA_RAW_DATA_MASK  15U
  #define GPIO_D_RAWDATA_RAW_DATA_BITNUM 0U
  #define GPIO_D_RAWDATA                (*((volatile word *)0x0000F13A))


  /*** GPIO_D_DRIVE - GPIO D Drive Strength Control Register; 0x0000F13B ***/
  union {
    word Word;
  } GPIO_D_DRIVE_STR;
  
  #define GPIO_D_DRIVE_DRIVE0_MASK      1U
  #define GPIO_D_DRIVE_DRIVE1_MASK      2U
  #define GPIO_D_DRIVE_DRIVE2_MASK      4U
  #define GPIO_D_DRIVE_DRIVE3_MASK      8U
  #define GPIO_D_DRIVE_DRIVE_MASK       15U
  #define GPIO_D_DRIVE_DRIVE_BITNUM     0U
  #define GPIO_D_DRIVE                  (*((volatile word *)0x0000F13B))


  word Reserved0[4];                   /* Reserved (unused) registers */

} GPIOD_PRPH;

/******************************************
*** Peripheral SIM
*******************************************/
typedef volatile struct {
  /*** SIM_CTRL - SIM Control Register; 0x0000F140 ***/
  union {
    word Word;
  } SIM_CTRL_STR;
  
  #define SIM_CTRL_WAIT_DISABLE0_MASK   1U
  #define SIM_CTRL_WAIT_DISABLE1_MASK   2U
  #define SIM_CTRL_STOP_DISABLE0_MASK   4U
  #define SIM_CTRL_STOP_DISABLE1_MASK   8U
  #define SIM_CTRL_SWRST_MASK           16U
  #define SIM_CTRL_ONCEEBL_MASK         32U
  #define SIM_CTRL_TC3_INP_MASK         512U
  #define SIM_CTRL_SCI_SD_MASK          2048U
  #define SIM_CTRL_TC0_SD_MASK          4096U
  #define SIM_CTRL_TC1_SD_MASK          8192U
  #define SIM_CTRL_TC2_SD_MASK          16384U
  #define SIM_CTRL_TC3_SD_MASK          32768U
  #define SIM_CTRL_WAIT_DISABLE_MASK    3U
  #define SIM_CTRL_WAIT_DISABLE_BITNUM  0U
  #define SIM_CTRL_STOP_DISABLE_MASK    12U
  #define SIM_CTRL_STOP_DISABLE_BITNUM  2U
  #define SIM_CTRL                      (*((volatile word *)0x0000F140))


  /*** SIM_RSTAT - SIM Reset Status Register; 0x0000F141 ***/
  union {
    word Word;
  } SIM_RSTAT_STR;
  
  #define SIM_RSTAT_POR_MASK            4U
  #define SIM_RSTAT_EXTR_MASK           8U
  #define SIM_RSTAT_COPR_MASK           16U
  #define SIM_RSTAT_SWR_MASK            32U
  #define SIM_RSTAT                     (*((volatile word *)0x0000F141))


  /*** SIM_SWC0 - SIM Software Control Register 0; 0x0000F142 ***/
  union {
    word Word;
  } SIM_SWC0_STR;
  
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_00_MASK 1U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_01_MASK 2U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_02_MASK 4U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_03_MASK 8U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_04_MASK 16U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_05_MASK 32U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_06_MASK 64U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_07_MASK 128U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_08_MASK 256U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_09_MASK 512U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_010_MASK 1024U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_011_MASK 2048U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_012_MASK 4096U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_013_MASK 8192U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_014_MASK 16384U
  #define SIM_SWC0_SOFTWARE_CONTROL_DATA_015_MASK 32768U
  #define SIM_SWC0                      (*((volatile word *)0x0000F142))


  /*** SIM_SWC1 - SIM Software Control Register 1; 0x0000F143 ***/
  union {
    word Word;
  } SIM_SWC1_STR;
  
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_10_MASK 1U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_11_MASK 2U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_12_MASK 4U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_13_MASK 8U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_14_MASK 16U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_15_MASK 32U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_16_MASK 64U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_17_MASK 128U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_18_MASK 256U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_19_MASK 512U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_110_MASK 1024U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_111_MASK 2048U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_112_MASK 4096U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_113_MASK 8192U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_114_MASK 16384U
  #define SIM_SWC1_SOFTWARE_CONTROL_DATA_115_MASK 32768U
  #define SIM_SWC1                      (*((volatile word *)0x0000F143))


  /*** SIM_SWC2 - SIM Software Control Register 2; 0x0000F144 ***/
  union {
    word Word;
  } SIM_SWC2_STR;
  
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_20_MASK 1U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_21_MASK 2U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_22_MASK 4U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_23_MASK 8U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_24_MASK 16U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_25_MASK 32U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_26_MASK 64U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_27_MASK 128U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_28_MASK 256U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_29_MASK 512U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_210_MASK 1024U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_211_MASK 2048U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_212_MASK 4096U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_213_MASK 8192U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_214_MASK 16384U
  #define SIM_SWC2_SOFTWARE_CONTROL_DATA_215_MASK 32768U
  #define SIM_SWC2                      (*((volatile word *)0x0000F144))


  /*** SIM_SWC3 - SIM Software Control Register 3; 0x0000F145 ***/
  union {
    word Word;
  } SIM_SWC3_STR;
  
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_30_MASK 1U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_31_MASK 2U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_32_MASK 4U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_33_MASK 8U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_34_MASK 16U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_35_MASK 32U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_36_MASK 64U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_37_MASK 128U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_38_MASK 256U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_39_MASK 512U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_310_MASK 1024U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_311_MASK 2048U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_312_MASK 4096U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_313_MASK 8192U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_314_MASK 16384U
  #define SIM_SWC3_SOFTWARE_CONTROL_DATA_315_MASK 32768U
  #define SIM_SWC3                      (*((volatile word *)0x0000F145))


  /*** SIM_MSHID - SIM Most Significant Half JTAG ID; 0x0000F146 ***/
  union {
    word Word;
  } SIM_MSHID_STR;
  
  #define SIM_MSHID_SIM_MSH_ID0_MASK    1U
  #define SIM_MSHID_SIM_MSH_ID1_MASK    2U
  #define SIM_MSHID_SIM_MSH_ID2_MASK    4U
  #define SIM_MSHID_SIM_MSH_ID3_MASK    8U
  #define SIM_MSHID_SIM_MSH_ID4_MASK    16U
  #define SIM_MSHID_SIM_MSH_ID5_MASK    32U
  #define SIM_MSHID_SIM_MSH_ID6_MASK    64U
  #define SIM_MSHID_SIM_MSH_ID7_MASK    128U
  #define SIM_MSHID_SIM_MSH_ID8_MASK    256U
  #define SIM_MSHID_SIM_MSH_ID9_MASK    512U
  #define SIM_MSHID_SIM_MSH_ID10_MASK   1024U
  #define SIM_MSHID_SIM_MSH_ID11_MASK   2048U
  #define SIM_MSHID_SIM_MSH_ID12_MASK   4096U
  #define SIM_MSHID_SIM_MSH_ID13_MASK   8192U
  #define SIM_MSHID_SIM_MSH_ID14_MASK   16384U
  #define SIM_MSHID_SIM_MSH_ID15_MASK   32768U
  #define SIM_MSHID                     (*((volatile word *)0x0000F146))


  /*** SIM_LSHID - SIM Least Significant Half JTAG ID; 0x0000F147 ***/
  union {
    word Word;
  } SIM_LSHID_STR;
  
  #define SIM_LSHID_SIM_LSH_ID0_MASK    1U
  #define SIM_LSHID_SIM_LSH_ID1_MASK    2U
  #define SIM_LSHID_SIM_LSH_ID2_MASK    4U
  #define SIM_LSHID_SIM_LSH_ID3_MASK    8U
  #define SIM_LSHID_SIM_LSH_ID4_MASK    16U
  #define SIM_LSHID_SIM_LSH_ID5_MASK    32U
  #define SIM_LSHID_SIM_LSH_ID6_MASK    64U
  #define SIM_LSHID_SIM_LSH_ID7_MASK    128U
  #define SIM_LSHID_SIM_LSH_ID8_MASK    256U
  #define SIM_LSHID_SIM_LSH_ID9_MASK    512U
  #define SIM_LSHID_SIM_LSH_ID10_MASK   1024U
  #define SIM_LSHID_SIM_LSH_ID11_MASK   2048U
  #define SIM_LSHID_SIM_LSH_ID12_MASK   4096U
  #define SIM_LSHID_SIM_LSH_ID13_MASK   8192U
  #define SIM_LSHID_SIM_LSH_ID14_MASK   16384U
  #define SIM_LSHID_SIM_LSH_ID15_MASK   32768U
  #define SIM_LSHID                     (*((volatile word *)0x0000F147))


  /*** SIM_PWR - Power Control Register; 0x0000F148 ***/
  union {
    word Word;
  } SIM_PWR_STR;
  
  #define SIM_PWR_LRSTDBY0_MASK         1U
  #define SIM_PWR_LRSTDBY1_MASK         2U
  #define SIM_PWR_LRSTDBY_MASK          3U
  #define SIM_PWR_LRSTDBY_BITNUM        0U
  #define SIM_PWR                       (*((volatile word *)0x0000F148))


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** SIM_CLKOUT - SIM CLKO Select Register; 0x0000F14A ***/
  union {
    word Word;
  } SIM_CLKOUT_STR;
  
  #define SIM_CLKOUT_CLKOSEL0_MASK      1U
  #define SIM_CLKOUT_CLKOSEL1_MASK      2U
  #define SIM_CLKOUT_CLKOSEL2_MASK      4U
  #define SIM_CLKOUT_CLKOSEL3_MASK      8U
  #define SIM_CLKOUT_CLKOSEL4_MASK      16U
  #define SIM_CLKOUT_CLKDIS_MASK        32U
  #define SIM_CLKOUT_PWM0_b_MASK        64U
  #define SIM_CLKOUT_PWM1_b_MASK        128U
  #define SIM_CLKOUT_PWM2_b_MASK        256U
  #define SIM_CLKOUT_PWM3_b_MASK        512U
  #define SIM_CLKOUT_CLKOSEL_MASK       31U
  #define SIM_CLKOUT_CLKOSEL_BITNUM     0U
  #define SIM_CLKOUT                    (*((volatile word *)0x0000F14A))


  /*** SIM_GPS - GPIO Peripheral Select Register; 0x0000F14B ***/
  union {
    word Word;
  } SIM_GPS_STR;
  
  #define SIM_GPS_CFG_A40_MASK          1U
  #define SIM_GPS_CFG_A41_MASK          2U
  #define SIM_GPS_CFG_A50_MASK          4U
  #define SIM_GPS_CFG_A51_MASK          8U
  #define SIM_GPS_CFG_B0_MASK           16U
  #define SIM_GPS_CFG_B1_MASK           32U
  #define SIM_GPS_CFG_B2_MASK           64U
  #define SIM_GPS_CFG_B3_MASK           128U
  #define SIM_GPS_CFG_B4_MASK           256U
  #define SIM_GPS_CFG_B5_MASK           512U
  #define SIM_GPS_CFG_B6_MASK           1024U
  #define SIM_GPS_CFG_B7_MASK           2048U
  #define SIM_GPS_PCR_MASK              16384U
  #define SIM_GPS_TCR_MASK              32768U
  #define SIM_GPS_CFG_A4_MASK           3U
  #define SIM_GPS_CFG_A4_BITNUM         0U
  #define SIM_GPS_CFG_A5_MASK           12U
  #define SIM_GPS_CFG_A5_BITNUM         2U
  #define SIM_GPS_CFG_B_MASK            4080U
  #define SIM_GPS_CFG_B_BITNUM          4U
  #define SIM_GPS                       (*((volatile word *)0x0000F14B))


  /*** SIM_PCE - SIM Peripheral Clock Enable; 0x0000F14C ***/
  union {
    word Word;
  } SIM_PCE_STR;
  
  #define SIM_PCE_PWM_MASK              1U
  #define SIM_PCE_SPI_MASK              4U
  #define SIM_PCE_SCI_MASK              16U
  #define SIM_PCE_TMR_MASK              64U
  #define SIM_PCE_ADC_MASK              8192U
  #define SIM_PCE_I2C_MASK              32768U
  #define SIM_PCE                       (*((volatile word *)0x0000F14C))


  /*** SIM_IOSAHI - SIM I/O Short Address Location High register; 0x0000F14D ***/
  union {
    word Word;
  } SIM_IOSAHI_STR;
  
  #define SIM_IOSAHI_ISAL0_MASK         1U
  #define SIM_IOSAHI_ISAL1_MASK         2U
  #define SIM_IOSAHI_ISAL_MASK          3U
  #define SIM_IOSAHI_ISAL_BITNUM        0U
  #define SIM_IOSAHI                    (*((volatile word *)0x0000F14D))


  /*** SIM_IOSALO - SIM I/O Short Address Location Low register; 0x0000F14E ***/
  union {
    word Word;
  } SIM_IOSALO_STR;
  
  #define SIM_IOSALO_ISAL0_MASK         1U
  #define SIM_IOSALO_ISAL1_MASK         2U
  #define SIM_IOSALO_ISAL2_MASK         4U
  #define SIM_IOSALO_ISAL3_MASK         8U
  #define SIM_IOSALO_ISAL4_MASK         16U
  #define SIM_IOSALO_ISAL5_MASK         32U
  #define SIM_IOSALO_ISAL6_MASK         64U
  #define SIM_IOSALO_ISAL7_MASK         128U
  #define SIM_IOSALO_ISAL8_MASK         256U
  #define SIM_IOSALO_ISAL9_MASK         512U
  #define SIM_IOSALO_ISAL10_MASK        1024U
  #define SIM_IOSALO_ISAL11_MASK        2048U
  #define SIM_IOSALO_ISAL12_MASK        4096U
  #define SIM_IOSALO_ISAL13_MASK        8192U
  #define SIM_IOSALO_ISAL14_MASK        16384U
  #define SIM_IOSALO_ISAL15_MASK        32768U
  #define SIM_IOSALO                    (*((volatile word *)0x0000F14E))


  word Reserved1[17];                  /* Reserved (unused) registers */

} SIM_PRPH;

/******************************************
*** Peripheral LVI
*******************************************/
typedef volatile struct {
  /*** LVICTRL - Power Supervisor Control Register; 0x0000F160 ***/
  union {
    word Word;
  } LVICTRL_STR;
  
  #define LVICTRL_LVIE22_MASK           1U
  #define LVICTRL_LVIE27_MASK           2U
  #define LVICTRL                       (*((volatile word *)0x0000F160))


  /*** LVISR - Power Supervisor Status Register; 0x0000F161 ***/
  union {
    word Word;
  } LVISR_STR;
  
  #define LVISR_LVIS22_MASK             1U
  #define LVISR_LVIS27_MASK             2U
  #define LVISR_LVIS22S_MASK            4U
  #define LVISR_LVIS27S_MASK            8U
  #define LVISR_LVI_MASK                16U
  #define LVISR                         (*((volatile word *)0x0000F161))


  word Reserved0[670];                 /* Reserved (unused) registers */

} LVI_PRPH;

/******************************************
*** Peripheral HFM
*******************************************/
typedef volatile struct {
  /*** FMCLKD - Flash Memory Clock Divider Register; 0x0000F400 ***/
  union {
    word Word;
  } FMCLKD_STR;
  
  #define FMCLKD_DIV0_MASK              1U
  #define FMCLKD_DIV1_MASK              2U
  #define FMCLKD_DIV2_MASK              4U
  #define FMCLKD_DIV3_MASK              8U
  #define FMCLKD_DIV4_MASK              16U
  #define FMCLKD_DIV5_MASK              32U
  #define FMCLKD_PRDIV8_MASK            64U
  #define FMCLKD_DIVLD_MASK             128U
  #define FMCLKD_DIV_MASK               63U
  #define FMCLKD_DIV_BITNUM             0U
  #define FMCLKD                        (*((volatile word *)0x0000F400))


  /*** FMCR - Flash Memory Configuration Register; 0x0000F401 ***/
  union {
    word Word;
  } FMCR_STR;
  
  #define FMCR_KEYACC_MASK              32U
  #define FMCR_CCIE_MASK                64U
  #define FMCR_CBEIE_MASK               128U
  #define FMCR_AEIE_MASK                256U
  #define FMCR_LOCK_MASK                1024U
  #define FMCR                          (*((volatile word *)0x0000F401))


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** FMSECH - Flash Memory Security Register H; 0x0000F403 ***/
  union {
    word Word;
  } FMSECH_STR;
  
  #define FMSECH_SECSTAT_MASK           16384U
  #define FMSECH_KEYEN_MASK             32768U
  #define FMSECH                        (*((volatile word *)0x0000F403))


  /*** FMSECL - Flash Memory Security Register L; 0x0000F404 ***/
  union {
    word Word;
  } FMSECL_STR;
  
  #define FMSECL_SEC0_MASK              1U
  #define FMSECL_SEC1_MASK              2U
  #define FMSECL_SEC2_MASK              4U
  #define FMSECL_SEC3_MASK              8U
  #define FMSECL_SEC4_MASK              16U
  #define FMSECL_SEC5_MASK              32U
  #define FMSECL_SEC6_MASK              64U
  #define FMSECL_SEC7_MASK              128U
  #define FMSECL_SEC8_MASK              256U
  #define FMSECL_SEC9_MASK              512U
  #define FMSECL_SEC10_MASK             1024U
  #define FMSECL_SEC11_MASK             2048U
  #define FMSECL_SEC12_MASK             4096U
  #define FMSECL_SEC13_MASK             8192U
  #define FMSECL_SEC14_MASK             16384U
  #define FMSECL_SEC15_MASK             32768U
  #define FMSECL                        (*((volatile word *)0x0000F404))


  word Reserved1[11];                  /* Reserved (unused) registers */
  
  /*** FMPROT - Flash Memory Protection Register; 0x0000F410 ***/
  union {
    word Word;
  } FMPROT_STR;
  
  #define FMPROT_PROTECT0_MASK          1U
  #define FMPROT_PROTECT1_MASK          2U
  #define FMPROT_PROTECT2_MASK          4U
  #define FMPROT_PROTECT3_MASK          8U
  #define FMPROT_PROTECT4_MASK          16U
  #define FMPROT_PROTECT5_MASK          32U
  #define FMPROT_PROTECT6_MASK          64U
  #define FMPROT_PROTECT7_MASK          128U
  #define FMPROT_PROTECT8_MASK          256U
  #define FMPROT_PROTECT9_MASK          512U
  #define FMPROT_PROTECT10_MASK         1024U
  #define FMPROT_PROTECT11_MASK         2048U
  #define FMPROT_PROTECT12_MASK         4096U
  #define FMPROT_PROTECT13_MASK         8192U
  #define FMPROT_PROTECT14_MASK         16384U
  #define FMPROT_PROTECT15_MASK         32768U
  #define FMPROT                        (*((volatile word *)0x0000F410))


  word Reserved2[2];                   /* Reserved (unused) registers */
  
  /*** FMUSTAT - Flash Memory User Status Register; 0x0000F413 ***/
  union {
    word Word;
  } FMUSTAT_STR;
  
  #define FMUSTAT_BLANK_MASK            4U
  #define FMUSTAT_ACCERR_MASK           16U
  #define FMUSTAT_PVIOL_MASK            32U
  #define FMUSTAT_CCIF_MASK             64U
  #define FMUSTAT_CBEIF_MASK            128U
  #define FMUSTAT                       (*((volatile word *)0x0000F413))


  /*** FMCMD - Flash Memory Command and Buffer Register; 0x0000F414 ***/
  union {
    word Word;
  } FMCMD_STR;
  
  #define FMCMD_CMD0_MASK               1U
  #define FMCMD_CMD1_MASK               2U
  #define FMCMD_CMD2_MASK               4U
  #define FMCMD_CMD3_MASK               8U
  #define FMCMD_CMD4_MASK               16U
  #define FMCMD_CMD5_MASK               32U
  #define FMCMD_CMD6_MASK               64U
  #define FMCMD_CMD_MASK                127U
  #define FMCMD_CMD_BITNUM              0U
  #define FMCMD                         (*((volatile word *)0x0000F414))


  word Reserved3[3];                   /* Reserved (unused) registers */
  
  /*** FMDATA - Flash Memory Data Register; 0x0000F418 ***/
  union {
    word Word;
  } FMDATA_STR;
  
  #define FMDATA_FMDATA0_MASK           1U
  #define FMDATA_FMDATA1_MASK           2U
  #define FMDATA_FMDATA2_MASK           4U
  #define FMDATA_FMDATA3_MASK           8U
  #define FMDATA_FMDATA4_MASK           16U
  #define FMDATA_FMDATA5_MASK           32U
  #define FMDATA_FMDATA6_MASK           64U
  #define FMDATA_FMDATA7_MASK           128U
  #define FMDATA_FMDATA8_MASK           256U
  #define FMDATA_FMDATA9_MASK           512U
  #define FMDATA_FMDATA10_MASK          1024U
  #define FMDATA_FMDATA11_MASK          2048U
  #define FMDATA_FMDATA12_MASK          4096U
  #define FMDATA_FMDATA13_MASK          8192U
  #define FMDATA_FMDATA14_MASK          16384U
  #define FMDATA_FMDATA15_MASK          32768U
  #define FMDATA                        (*((volatile word *)0x0000F418))


  word Reserved4[2];                   /* Reserved (unused) registers */
  
  /*** FMOPT1 - Flash Optional Data Register 1; 0x0000F41B ***/
  union {
    word Word;
  } FMOPT1_STR;
  
  #define FMOPT1_TRIM0_MASK             1U
  #define FMOPT1_TRIM1_MASK             2U
  #define FMOPT1_TRIM2_MASK             4U
  #define FMOPT1_TRIM3_MASK             8U
  #define FMOPT1_TRIM4_MASK             16U
  #define FMOPT1_TRIM5_MASK             32U
  #define FMOPT1_TRIM6_MASK             64U
  #define FMOPT1_TRIM7_MASK             128U
  #define FMOPT1_TRIM8_MASK             256U
  #define FMOPT1_TRIM9_MASK             512U
  #define FMOPT1_TRIM_MASK              1023U
  #define FMOPT1_TRIM_BITNUM            0U
  #define FMOPT1                        (*((volatile word *)0x0000F41B))


  word Reserved5[1];                   /* Reserved (unused) registers */
  
  /*** FM_TST_SIG - HFM Test Array Signature; 0x0000F41D ***/
  union {
    word Word;
  } FM_TST_SIG_STR;
  
  #define FM_TST_SIG_TST_AREA_SIG0_MASK 1U
  #define FM_TST_SIG_TST_AREA_SIG1_MASK 2U
  #define FM_TST_SIG_TST_AREA_SIG2_MASK 4U
  #define FM_TST_SIG_TST_AREA_SIG3_MASK 8U
  #define FM_TST_SIG_TST_AREA_SIG4_MASK 16U
  #define FM_TST_SIG_TST_AREA_SIG5_MASK 32U
  #define FM_TST_SIG_TST_AREA_SIG6_MASK 64U
  #define FM_TST_SIG_TST_AREA_SIG7_MASK 128U
  #define FM_TST_SIG_TST_AREA_SIG8_MASK 256U
  #define FM_TST_SIG_TST_AREA_SIG9_MASK 512U
  #define FM_TST_SIG_TST_AREA_SIG10_MASK 1024U
  #define FM_TST_SIG_TST_AREA_SIG11_MASK 2048U
  #define FM_TST_SIG_TST_AREA_SIG12_MASK 4096U
  #define FM_TST_SIG_TST_AREA_SIG13_MASK 8192U
  #define FM_TST_SIG_TST_AREA_SIG14_MASK 16384U
  #define FM_TST_SIG_TST_AREA_SIG15_MASK 32768U
  #define FM_TST_SIG                    (*((volatile word *)0x0000F41D))


} HFM_PRPH;




#endif
/* __IO_Map_H */

/*
** ###################################################################
**
**     This file was created by Processor Expert 3.00 [04.35]
**     for the Freescale 56800 series of microcontrollers.
**
** ###################################################################
*/
