// Seed: 1754268155
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  type_5(
      id_1 - 1 * id_1 == id_1, id_2, id_2, id_1, id_2
  );
  logic id_3;
endmodule
