--------------- Build Started: 01/20/2017 20:45:57 Project: OLED, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
Initializing Build...
cydsfit.exe -.appdatapath "C:\Users\Zeus\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Zeus\Documents\Projects\Cypress-PSOC-OLED\OLED.cydsn\OLED.cyprj -d CYPD4236-40LQXIT -s C:\Users\Zeus\Documents\Projects\Cypress-PSOC-OLED\OLED.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (I2COLED_SCBCLK's accuracy range '6 MHz +/- 2%, (5.88 MHz - 6.12 MHz)' is not within the specified tolerance range '7.82 MHz -0% +27.877%, (7.82 MHz - 10 MHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\SCB_P4_v2_0\PSoC4\SCB_P4_v2_0.cysch (Instance:SCBCLK)
 * C:\Users\Zeus\Documents\Projects\Cypress-PSOC-OLED\OLED.cydsn\OLED.cydwr (I2COLED_SCBCLK)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \I2COLED:scl(0)\, \I2COLED:sda(0)\
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Info: pft.M0077: There is no timing information available for the selected device. Static timing checks will not be applied and digital routing will not be timing-driven. (App=cydsfit)
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 01/20/2017 20:46:06 ---------------
