[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS70950QDRVRQ1 production of TEXAS INSTRUMENTS from the text:Input Voltage (V)Ground Pin Current ( PA)\n0 5 10 15 20 25 300.511.522.533.5\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nTPS709-Q1\nENIN OUT VIVO\n1 µF 2.2 µF\nGND\nNC\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nTPS709-Q1 150-mA, 30-V,1-µAIQVoltage Regulators WithEnable\n11Features\n1•Qualified forAutomotive Applications\n•AEC-Q100 Qualified With theFollowing Results:\n–Device Temperature Grade 1:–40°Cto125°C\nAmbient Operating Temperature\n–Device HBM ESD Classification Level 2\n–Device CDM ESD Classification Level C4B\n•Input Voltage Range: 2.7Vto30V\n•Ultralow IQ:1μA\n•Reverse Current Protection\n•Low ISHUTDOWN :150nA\n•Supports 200-mA Peak Output\n•2%Accuracy Over Temperature\n•Available inFixed-Output Voltages:\n1.2Vto6.5V\n•Thermal Shutdown andOvercurrent Protection\n•Packages: SOT-23-5, WSON-6\n2Applications\n•Automotive\n•Infotainment\n•Body Control Modules\n•Navigation Systems\n•Standby Power forMicrocontrollers3Description\nThe TPS709-Q1 series oflinear regulators are\nultralow, quiescent current devices designed for\npower-sensitive applications. Aprecision band-gap\nand error amplifier provides 2% accuracy over\ntemperature. Quiescent current ofonly 1µAmakes\nthese devices ideal solutions forbattery-powered,\nalways-on systems that require very little idle-state\npower dissipation. These devices have thermal-\nshutdown, current-limit, and reverse-current\nprotections foradded safety.\nThese regulators can beputinto shutdown mode by\npulling theENpinlow. The shutdown current inthis\nmode goes down to150nA,typical.\nThe TPS709-Q1 series isavailable inWSON-6 and\nSOT-23-5 packages.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS709-Q1SOT-23 (5) 2.90 mm×1.60 mm\nWSON (6) 2.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nspace\nspace\nspace\nspace\nspace\nspace\nTypical Application Circuit GND Current vsVINandTemperature\n2TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Timing Requirements ................................................ 6\n6.7 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 14\n7.1 Overview ................................................................. 14\n7.2 Functional Block Diagram ....................................... 14\n7.3 Feature Description ................................................. 147.4 Device Functional Modes ........................................ 16\n8Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17\n8.2 Typical Application .................................................. 18\n9Power Supply Recommendations ...................... 18\n10Layout ................................................................... 19\n10.1 Layout Guidelines ................................................. 19\n10.2 Layout Examples ................................................... 21\n11Device andDocumentation Support ................. 22\n11.1 Device Support ...................................................... 22\n11.2 Documentation Support ........................................ 22\n11.3 Receiving Notification ofDocumentation Updates 22\n11.4 Community Resources .......................................... 22\n11.5 Trademarks ........................................................... 22\n11.6 Electrostatic Discharge Caution ............................ 23\n11.7 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(March 2015) toRevision C Page\n•Changed from: Dropout Voltage (V)to:Dropout Voltage (mV) inFigure 8,Figure 9,andFigure 10................................... 7\n•Deleted lastsentence from Shutdown section .................................................................................................................... 14\n•Changed textFrom: "input supply range of2.7Vto6.5V:"To:"input supply range of2.7Vto30V."inthePower\nSupply Recommendations section ....................................................................................................................................... 18\nChanges from Revision A(December 2013) toRevision B Page\n•Added DRV package todocument, ESD Ratings ,Recommended Operating Conditions ,andTiming Requirements\ntables, andOverview ,Device Functional Modes ,Typical Application ,Device andDocumentation Support ,\nandMechanical, Packaging, andOrderable Information sections ......................................................................................... 1\n•Changed Application Information ,Feature Description ,Power Supply Recommendations ,andLayout sections ................ 1\n•Deleted Low Dropout Features bullet ..................................................................................................................................... 1\n•Changed Applications section ................................................................................................................................................ 1\n•Changed lastsentence ofDescription section ...................................................................................................................... 1\n•Added Device Information table ............................................................................................................................................. 1\n•Added front-page curve .......................................................................................................................................................... 1\n•Added DRV package drawing toPinConfiguration andFunctions section ........................................................................... 4\n•Changed PinFunctions table: added DRV andI/Ocolumns, added Thermal padrow, andchanged ENpindescription.... 4\n•Changed Recommended Operating Conditions table ............................................................................................................ 5\n•Added DRV column toThermal Information table .................................................................................................................. 5\n•Changed Electrical Characteristics conditions ...................................................................................................................... 6\n•Changed VOUT,ICL,ISHDN,andIREVsymbols inElectrical Characteristics table ..................................................................... 6\n•Changed VEN(HI) parameter intoVEN(HI) andVEN(LO) parameters inElectrical Characteristics table ....................................... 6\n•Changed TAparameter toTJinElectrical Characteristics table ............................................................................................. 6\n•Changed Typical Characteristics section ............................................................................................................................... 7\n•Changed junction temperature values infirstparagraph ofThermal Protection section ..................................................... 15\n3TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated•Changed 6.3-V to10-V insecond sentence ofDetailed Design Procedure section ............................................................ 18\nChanges from Original (December 2013) toRevision A Page\n•Released toproduction ........................................................................................................................................................... 1\nOUT\nNCIN\nGND\nEN1\n2\n35\n4\nIN\nNC\nEN6\n5\n4OUT\nNC\nGND1\n2\n3GND\n4TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nDBV Package\nSOT-23-5\n(Top View)DRV Package\nWSON-6\n(Top View)\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAMENO.\nDRV DBV\nEN 4 3 IEnable pin.Driving thispinhigh enables thedevice. Driving thispinlowputs the\ndevice intolowcurrent shutdown. This pincanbeleftfloating toenable thedevice.\nThe maximum voltage must remain below 6.5V.\nGND 3 2 — Ground\nIN 6 1 I Unregulated input tothedevice\nNC 2,5 4 — Nointernal connection\nOUT 1 5 ORegulated output voltage. Connect asmall 2.2-µForgreater ceramic capacitor\nfrom thispintoground toassure stability.\nThermal pad — —The thermal padiselectrically connected totheGND node.\nConnect totheGND plane forimproved thermal performance.\n5TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nspecified atTJ=–40°Cto125°C,unless otherwise noted; allvoltages arewith respect toGND(1)\nMIN MAX UNIT\nVoltageVIN –0.3 32 V\nVEN –0.3 7 V\nVOUT –0.3 7 V\nMaximum output current IOUT Internally limited\nOutput short-circuit duration Indefinite\nContinuous total power dissipation PDISS SeeThermal Information\nJunction temperature, TJ –55 150 °C\nAmbient temperature, TA –40 125 °C\nStorage temperature, Tstg –55 150 °C\n(1) JEDEC document JEP155 states that2-kV HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that500-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±750\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 2.7 30 V\nVOUT Output voltage 1.2 6.5 V\nIOUT Output current 0 150 mA\nVEN Enable voltage 0 6.5 V\nCIN Input capacitor 1 µF\nCOUT Output capacitor 2 2.2 47 µF\nTJ Operating junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TPS709-Q1\nUNIT DBV (SOT-23) DRV (WSON)\n5PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 210.9 73.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 127.4 97.0 °C/W\nRθJB Junction-to-board thermal resistance 39.4 42.6 °C/W\nψJT Junction-to-top characterization parameter 16.8 2.9 °C/W\nψJB Junction-to-board characterization parameter 38.4 42.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 12.8 °C/W\n6TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated(1) VDOismeasured with VIN=0.98 ×VOUT(nom) .\n(2) Dropout isonly valid when VOUT≥2.8Vbecause oftheminimum input voltage limits.\n(3) Measured with VIN=VOUT+3VforVOUT≤2.5V.Measured with VIN=VOUT+2.5VforVOUT>2.5V.6.5 Electrical Characteristics\nAt–40°C≤TJ,TA≤125°C,VIN=VOUT(nom) +1Vor2.7V(whichever isgreater), IOUT=1mA, VEN=2V,andCIN=COUT=2.2-\nμFceramic, unless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range 2.7 30 V\nVOUT Output voltage range 1.2 6.5 V\nVOUT DCoutput accuracyVOUT<3.3V –2% 2%\nVOUT≥3.3V –1% 1%\nΔVOUTLine regulation (VOUT(nom) +1V,2.7V)≤VIN≤30V 3 10 mV\nLoad regulationVIN=VOUT(nom) +1.5Vor3V(whichever is\ngreater), 100µA≤IOUT≤150mA20 50 mV\nVDO Dropout voltage(1)(2)TPS70933-Q1, IOUT=50mA 295 650\nmVTPS70933-Q1, IOUT=150mA 975 1540\nTPS70950-Q1, IOUT=50mA 245 500\nTPS70950-Q1, IOUT=150mA 690 1200\nICL Output current limit(3)VOUT=0.9×VOUT(nom) 200 320 500 mA\nIGND Ground pincurrentIOUT=0mA, VOUT≤3.3V 1.3 2.55\nµAIOUT=0mA, VOUT>3.3V 1.4 2.7\nIOUT=100μA,VIN=30V 6.7 10\nIOUT=150mA 350\nISHDN Shutdown current VEN≤0.4V,VIN=2.7V 150 nA\nPSRR Power-supply rejection ratiof=10Hz 80\ndB f=100Hz 62\nf=1kHz 52\nVn Output noise voltageBW=10Hzto100kHz, IOUT=10mA,\nVIN=2.7V,VOUT=1.2V190 μVRMS\nVEN(HI) Enable pinhigh (enabled) 0.9 V\nVEN(LO) Enable pinhigh (disabled) 0 0.4 V\nIEN Enable pincurrent EN=1.0V,VIN=5.5V 300 nA\nIREVReverse current\n(flowing outofINpin)VOUT=3V,VIN=VEN=0V 10 nA\nReverse current\n(flowing intoOUT pin)VOUT=3V,VIN=VEN=0V 100 nA\nTSDThermal shutdown\ntemperatureShutdown, temperature increasing 158\n°C\nReset, temperature decreasing 140\nTJOperating junction\ntemperature–40 125 °C\n(1) Startup time =time from ENassertion to0.95 ×VOUT(nom) andload =47Ω.6.6 Timing Requirements\nAtTJ=–40°Cto125°C,VIN=VOUT(nom) +1Vor2.7V(whichever isgreater), RL=47Ω,VEN=2V,andCIN=COUT=2.2-μF\nceramic, unless otherwise noted. Typical values areatTJ=25°C.\nMIN NOM MAX UNIT\ntSTR Start-up time(1)VOUT(nom) ≤3.3V 200 600 µs\nVOUT(nom) >3.3V 500 1500 µs\nOutput Current (mA)Output Voltage (V)\n0 30 60 90 120 1503.2763.2823.2883.2943.33.306\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nOutput Current (mA)Output Voltage (V)\n0 30 60 90 120 1506.476.4756.486.4856.496.4956.5\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Output Voltage (V)\n5 10 15 20 25 306.4926.4956.4986.5016.5046.507\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nOutput Current (mA)Output Voltage (V)\n0 30 60 90 120 1501.1841.1881.1921.1961.21.204\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Output Voltage (V)\n0 6 12 18 24 301.1981.1991.21.2011.2021.203\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Output Voltage (V)\n5 10 15 20 25 303.29253.2953.29753.33.30253.305\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\n7TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated6.7 Typical Characteristics\nOver operating temperature range (TJ=–40°Cto125°C),IOUT=10mA, VEN=2V,COUT=2.2μF,andVIN=VOUT(nom) +1V\nor2.7V(whichever isgreater), unless otherwise noted. Typical values areatTJ=25°C.\nFigure 1.1.2-V Line Regulation vsVINandTemperature Figure 2.3.3-V Line Regulation vsVINandTemperature\nFigure 3.6.5-V Line Regulation vsVINandTemperature Figure 4.1.2-V Load Regulation vsIOUTandTemperature\nFigure 5.3.3-V Load Regulation vsIOUTandTemperature Figure 6.6.5-V Load Regulation vsIOUTandTemperature\nInput Voltage (V)Current Limit (mA)\n3.5 44.5 55.5 6 6.5240300360420480540\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Current Limit (mA)\n4.8 5.4 66.6 7.2 7.8 8.4280320360400440480\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nOutput Current (mA)Dropout Voltage (mV)\n0 30 60 90 120 150030060090012001500\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nOutput Current (mA)Dropout Voltage (mV)\n0 30 60 90 120 15002004006008001000\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Output Voltage (V)\n-50 0 50 100 1501.1841.1881.1921.1961.21.204\nIOUT = 10 mA\nIOUT = 150 mA\nInput Voltage (V)Dropout Voltage (mV)\n2.4 3.2 4 4.8 5.6 6.44008001200160020002400\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\n8TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto125°C),IOUT=10mA, VEN=2V,COUT=2.2μF,andVIN=VOUT(nom) +1V\nor2.7V(whichever isgreater), unless otherwise noted. Typical values areatTJ=25°C.\nFigure 7.1.2-V Output Voltage vsTemperature Figure 8.6.5-V Dropout Voltage vsVINandTemperature\nFigure 9.3.3-V Dropout Voltage vsIOUTandTemperature Figure 10.Dropout Voltage vsIOUTandTemperature\nFigure 11.1.2-V Current Limit vsVINandTemperature Figure 12.3.3-V Current Limit vsVINandTemperature\nInput Voltage (V)Ground Pin Current ( PA)\n0 5 10 15 20 25 3011.522.533.54\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nOutput CurrentGround Pin Current ( PA)\n0 30 60 90 120 1500150300450600750\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Ground Pin Current ( PA)\n0 5 10 15 20 25 300.511.522.533.5\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Ground Pin Current ( PA)\n5 10 15 20 25 300.511.522.533.5\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Current Limit (mA)\n8.5 99.5 1010.5 11 11.5280320360400440480520\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Ground Pin Current ( PA)\n0 5 10 15 20 25 300.511.522.533.5\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\n9TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto125°C),IOUT=10mA, VEN=2V,COUT=2.2μF,andVIN=VOUT(nom) +1V\nor2.7V(whichever isgreater), unless otherwise noted. Typical values areatTJ=25°C.\nFigure 13.6.5-V Current Limit vsVINandTemperature Figure 14.1.2-V Ground PinCurrent vsVINand\nTemperature\nFigure 15.3.3-V Ground PinCurrent vsVINand\nTemperatureFigure 16.6.5-V Ground PinCurrent vsVINand\nTemperature\nFigure 17.3.3-V Ground Current vsVINand\nTemperature with ENFloatingFigure 18.1.2-V Ground PinCurrent vsIOUTand\nTemperature\nInput Voltage (V)Ground Pin Current ( PA)\n5 10 15 20 25 3000.150.30.450.60.750.9\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nTemperature ( qC)Start-up Time ( Ps)\n-50 0 50 100 1500100200300400500600\n1.2V Output\n3.3V Output\n6.5V Output\nInput Voltage (V)Ground Pin Current ( PA)\n0 5 10 15 20 25 3000.150.30.450.60.750.9\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nInput Voltage (V)Ground Pin Current ( PA)\n0 5 10 15 20 25 3000.150.30.450.60.750.9\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nOutput CurrentGround Pin Current ( PA)\n0 30 60 90 120 1500150300450600750\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\nOutput CurrentGround Pin Current ( PA)\n0 30 60 90 120 1500150300450600750\nTJ = 125qC\nTJ = 85qC\nTJ = 25qC\nTJ = -40qC\n10TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto125°C),IOUT=10mA, VEN=2V,COUT=2.2μF,andVIN=VOUT(nom) +1V\nor2.7V(whichever isgreater), unless otherwise noted. Typical values areatTJ=25°C.\nFigure 19.3.3-V Ground PinCurrent vsIOUTand\nTemperatureFigure 20.6.5-V Ground PinCurrent vsIOUTand\nTemperature\nFigure 21.1.2-V Shutdown Current vsVINandTemperature Figure 22.3.3-V Shutdown Current vsVINandTemperature\nFigure 23.6.5-V Shutdown Current vsVINandTemperature Figure 24.Start-Up Time vsTemperature\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (10 ms / div)\nChannel 4\n(100 mA / div)Channel 2\n(200 mV / div)\nTime (100 s / div) /c109\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (100 s / div) /c109\nChannel 4\n(100 mA / div)Channel 2\n(200 mV / div)\nTime (500 s / div) /c109\nFrequency (Hz)PSRR (dB)\n1E+1 1E+2 1E+3 1E+4 1E+5 1E+6 1E+70102030405060708090\nFrequency (Hz)Noise (PV/\x97Hz)\n1E+1 1E+2 1E+3 1E+4 1E+500.511.522.533.544.555.566.57\n11TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto125°C),IOUT=10mA, VEN=2V,COUT=2.2μF,andVIN=VOUT(nom) +1V\nor2.7V(whichever isgreater), unless otherwise noted. Typical values areatTJ=25°C.\nFigure 25.Power-Supply Rejection Ratio vsFrequency Figure 26.Noise\nChannel 2=VOUT,channel 4=IOUT,VIN=2.7V\nFigure 27.TPS70912-Q1 Load Transient (0mAto50mA)Channel 2=VOUT,channel 4=IOUT,VIN=2.7V\nFigure 28.TPS70912-Q1 Load Transient (1mAto150mA)\nChannel 2=VOUT,channel 4=IOUT,VIN=2.7V\nFigure 29.TPS70912-Q1 Load Transient (50mAto0mA)Channel 2=VOUT,channel 4=IOUT,VIN=2.7V\nFigure 30.TPS70912-Q1 Load Transient (50mAto150mA)\nChannel 4\n(2 V / div)Channel 2\n(50 mV / div)\nTime (50 s / div) /c109\nChannel 4\n(2 V / div)Channel 2\n(50 mV / div)\nTime (50 s / div) /c109\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (10 ms / div)\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (500 s / div) /c109\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (100 s / div) /c109\nChannel 4\n(100 mA / div)Channel 2\n(200 mV / div)\nTime (500 s / div) /c109\n12TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto125°C),IOUT=10mA, VEN=2V,COUT=2.2μF,andVIN=VOUT(nom) +1V\nor2.7V(whichever isgreater), unless otherwise noted. Typical values areatTJ=25°C.\nChannel 2=VOUT,channel 4=IOUT,VIN=4.3V\nFigure 31.TPS70933-Q1 Load Transient (0mAto50mA)Channel 2=VOUT,channel 4=IOUT,VIN=4.3V\nFigure 32.TPS70933-Q1 Load Transient (1mAto150mA)\nChannel 2=VOUT,channel 4=IOUT,VIN=4.3V\nFigure 33.TPS70933-Q1 Load Transient (50mAto0mA)Channel 2=VOUT,channel 4=IOUT,VIN=4.3V\nFigure 34.TPS70933-Q1 Load Transient (50mAto150mA)\nChannel 2=VOUT,channel 4=VIN,IOUT=10mA\nFigure 35.TPS70912-Q1 Line Transient (2.7Vto3.7V)Channel 2=VOUT,channel 4=VIN,IOUT=50mA\nFigure 36.TPS70912-Q1 Line Transient (2.7Vto3.7V)\nChannel 2\n(1 V / div)\nChannel 1\n(1 V / div)\nTime (500 ms / div)\nChannel 2\n(1 V / div)\nChannel 1\n(500 mV / div)\nTime (50 s / div) /c109\nChannel 2\n(1 V / div)\nChannel 1\n(1 V / div)\nTime (500 ms / div)\nChannel 4\n(2 V / div)Channel 2\n(50 mV / div)\nTime (50 s / div) /c109\nChannel 4\n(2 V / div)Channel 2\n(50 mV / div)\nTime (50 s / div) /c109\n13TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nOver operating temperature range (TJ=–40°Cto125°C),IOUT=10mA, VEN=2V,COUT=2.2μF,andVIN=VOUT(nom) +1V\nor2.7V(whichever isgreater), unless otherwise noted. Typical values areatTJ=25°C.\nChannel 2=VOUT,channel 4=VIN,IOUT=10mA\nFigure 37.TPS70933-Q1 Line Transient (4.3Vto5.3V)Channel 2=VOUT,channel 4=VIN,IOUT=50mA\nFigure 38.TPS70933-Q1 Line Transient (4.3Vto5.3V)\nChannel 1=EN,channel 2=VOUT,VIN=4.3V,COUT=2.2µF,\nTPS70633\nFigure 39.Power-Up with EnableChannel 1=VIN,channel 2=VOUT,IOUT=3mA, TPS70633\nFigure 40.Power-Up andPower-Down Response\nChannel 1=VIN,channel 2=VOUT,IOUT=150mA, TPS70633\nFigure 41.Power-Up andPower-Down Response\nThermal\nShutdownCurrent\nLimit\nBandgapIN\nENOUT\nLogic\nGNDDevice\n14TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS709-Q1 series areultralow quiescent current, low-dropout (LDO) linear regulators. The TPS709-Q1\noffers reverse current protection toblock anydischarge current from theoutput intotheinput. The TPS709-Q1\nalso features current limit andthermal shutdown forreliable operation.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Undervoltage Lockout (UVLO)\nThe TPS709-Q1 uses anundervoltage lockout (UVLO) circuit tokeep theoutput shut offuntil theinternal circuitry\noperates properly.\n7.3.2 Shutdown\nThe enable pin(EN) isactive high. Enable thedevice byforcing theENpintoexceed VEN(HI) (0.9 V,minimum).\nTurn offthedevice byforcing theENpintodrop below 0.4V.\n7.3.3 Reverse Current Protection\nThe TPS709-Q1 has integrated reverse current protection. Reverse current protection prevents theflow of\ncurrent from theOUT pintotheINpinwhen output voltage ishigher than input voltage. The reverse current\nprotection circuitry places thepower path inhigh impedance when theoutput voltage ishigher than theinput\nvoltage. This setting reduces leakage current from theoutput totheinput to10nA,typical. The reverse current\nprotection isalways active regardless oftheenable pinlogic state oriftheOUT pinvoltage isgreater than 1.8V.\nReverse current can flow iftheoutput voltage isless than 1.8Vand ifinput voltage isless than theoutput\nvoltage.\nIfvoltage isapplied totheinput pin,then themaximum voltage thatcanbeapplied totheOUT pinisthelower of\nthree times thenominal output voltage or6.5V.Forexample, ifthe1.2-V output voltage version isused, then the\nmaximum reverse bias voltage thatcanbeapplied totheOUT pinis3.6V.Ifthe3.3-V output voltage version is\nused, then themaximum reverse bias voltage thatcanbeapplied totheOUT pinis6.5V.\n15TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedFeature Description (continued)\n7.3.4 Internal Current Limit\nThe TPS709-Q1 internal current limit helps protect theregulator during fault conditions. During current limit, the\noutput sources afixed amount ofcurrent thatislargely independent ofoutput voltage. Insuch acase, theoutput\nvoltage isnotregulated, and canbemeasured as(VOUT=ILIMIT ×RLOAD).The PMOS pass transistor dissipates\n[(VIN–VOUT)×ILIMIT]until athermal shutdown istriggered and thedevice turns off.When cool, thedevice is\nturned onbytheinternal thermal shutdown circuit. Ifthefault condition continues, thedevice cycles between\ncurrent limit andthermal shutdown; seetheThermal Information section formore details.\nThe TPS709-Q1 ischaracterized over therecommended operating output current range upto150 mA. The\ninternal current limit begins tolimit theoutput current ataminimum of200mAofoutput current.\n7.3.5 Thermal Protection\nThermal protection disables theoutput when thejunction temperature rises toapproximately 158°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 140°C,theoutput circuitry isagain\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit can cycle onand off.This cycling limits thedissipation oftheregulator, protecting itfrom damage asa\nresult ofoverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, limit junction temperature to125°C,maximum. Toestimate themargin ofsafety\ninacomplete design (including heatsink), increase theambient temperature until thethermal protection is\ntriggered; useworst-case loads andsignal conditions. Forgood reliability, thermal protection must trigger atleast\n35°Cabove themaximum expected ambient condition oftheparticular application. This configuration produces a\nworst-case junction temperature of125°Catthehighest expected ambient temperature andworst-case load.\nThe TPS709-Q1 internal protection circuitry isdesigned toprotect against overload conditions. This circuitry is\nnot intended toreplace proper heatsinking. Continuously running the TPS709-Q1 into thermal shutdown\ndegrades device reliability.\n16TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Normal Operation\nThe device regulates tothenominal output voltage under thefollowing conditions:\n•The input voltage isatleast ashigh asVIN(min) .\n•The input voltage isgreater than thenominal output voltage added tothedropout voltage.\n•The enable voltage has previously exceeded theenable rising threshold voltage and has notdecreased\nbelow theenable falling threshold.\n•The output current isless than thecurrent limit.\n•The device junction temperature isless than themaximum specified junction temperature.\n7.4.2 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremet fornormal operation, thedevice operates indropout mode. Inthismode ofoperation, the\noutput voltage isthesame astheinput voltage minus thedropout voltage. The transient performance ofthe\ndevice issignificantly degraded because thepass device isinthelinear region andnolonger controls thecurrent\nthrough theLDO. Line orload transients indropout canresult inlarge output voltage deviations.\n7.4.3 Disabled\nThe device isdisabled under thefollowing conditions:\n•The enable voltage isless than theenable falling threshold voltage orhasnotyetexceeded theenable rising\nthreshold.\n•The device junction temperature isgreater than thethermal shutdown temperature.\nTable 1shows theconditions thatlead tothedifferent modes ofoperation.\nTable 1.Device Functional Mode Comparison\nOPERATING MODEPARAMETER\nVIN VEN IOUT TJ\nNormal modeVIN>VOUT(nom) +VDOand\nVIN>VIN(min)VEN>VEN(HI) IOUT<ILIM TJ<125°C\nDropout mode VIN(min) <VIN<VOUT(nom) +VDO VEN>VEN(HI) — TJ<125°C\nDisabled mode\n(any true condition disables the\ndevice)— VEN<VEN(low) — TJ>158°C\n17TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS709-Q1 consumes lowquiescent current and delivers excellent line and load transient performance.\nThis performance, combined with lownoise and good PSRR with little (VIN–VOUT)headroom, makes these\ndevices ideal forRFportable applications, current limit, and thermal protection. The TPS709-Q1 devices are\nspecified from –40°Cto125°C.\n8.1.1 Input andOutput Capacitor Considerations\nThe TPS709-Q1 devices arestable with output capacitors with aneffective capacitance of2.0μForgreater for\noutput voltages below 1.5V.Foroutput voltages equal orgreater than 1.5V,theminimum effective capacitance\nforstability is1.5µF.The maximum capacitance forstability is47µF.The equivalent series resistance (ESR) of\ntheoutput capacitor must bebetween 0Ωand0.2Ωforstability.\nThe effective capacitance istheminimum capacitance value ofacapacitor after taking into account variations\nresulting from tolerances, temperature, and dcbias effects. X5R- and X7R-type ceramic capacitors are\nrecommended because these capacitors have minimal variation invalue andESR over temperature.\nAlthough aninput capacitor isnotrequired forstability, good analog design practice istoconnect a0.1-µFto\n2.2-µFcapacitor from INtoGND. This capacitor counteracts reactive input sources and improves transient\nresponse, input ripple rejection, andPSRR.\n8.1.2 Dropout Voltage\nThe TPS709-Q1 uses aPMOS pass transistor toachieve lowdropout. When (VIN–VOUT)isless than the\ndropout voltage (VDO),thePMOS pass device isinthelinear region ofoperation and theinput-to-output\nresistance istheRDS(ON) ofthePMOS pass element. VDOapproximately scales with theoutput current because\nthePMOS device functions likearesistor indropout.\nThe ground pincurrent ofmany linear voltage regulators increases substantially when thedevice isoperated in\ndropout. This increase inground pincurrent while operating indropout canbeseveral orders ofmagnitude larger\nthan when thedevice isnotindropout. The TPS709-Q1 employs aspecial control loop thatlimits theincrease in\nground pincurrent while operating indropout. This functionality allows forthemost efficient operation while in\ndropout conditions thatcangreatly increase battery runtimes.\n8.1.3 Transient Response\nAswith any regulator, increasing theoutput capacitor size reduces over- and undershoot magnitude, but\nincreases transient response duration.\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (500 s / div) /c109\nChannel 2\n(1 V / div)\nChannel 1\n(500 mV / div)\nTime (50 s / div) /c109\nTPS70933-Q1\nENIN OUT VIVO\n1 µF 2.2 µF\nGND\nNC\n18TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated8.2 Typical Application\nFigure 42.3.3-V, Low-I QRail\n8.2.1 Design Requirements\nTable 2summarizes thedesign requirements forFigure 42.\nTable 2.Design Requirements fora3.3-V, Low-I QRailApplication\nPARAMETER DESIGN SPECIFICATION\nVIN 4.3V\nVOUT 3.3V\nI(IN)(noload) <5µA\nIOUT(max) 150mA\n8.2.2 Detailed Design Procedure\nSelect a2.2-µF,10-V X7R output capacitor tosatisfy theminimum output capacitance requirement with a3.3-V\ndcbias.\nSelect a1.0-µF,10-V X7R input capacitor toprovide input noise filtering and eliminate high-frequency voltage\ntransients.\n8.2.3 Application Curves\nChannel 2=VOUT,channel 4=IOUT,VIN=4.3V\nFigure 43.TPS70933-Q1 Load Transient (50mAto150mA)Channel 1=EN,channel 2=VOUT,VIN=4.3V,COUT=2.2µF,\nTPS70933-Q1\nFigure 44.Power-Up with Enable\n9Power Supply Recommendations\nThis device isdesigned tooperate with aninput supply range of2.7Vto30V.The input voltage range must\nprovide adequate headroom inorder forthedevice tohave aregulated output. This input supply must bewell-\nregulated and stable. Iftheinput supply isnoisy, additional input capacitors with lowESR canhelp improve the\noutput noise performance.\nPower Dissipation (W)Maximum Ambient Temperature ( qC)\n0 0.25 0.5 0.75 1 1.2255075100125\nDBV Package\nDRV Package\n19TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\n10.1.1 Board Layout Recommendations toImprove PSRR andNoise Performance\nInput andoutput capacitors must beplaced asclose tothedevice pins aspossible. Toimprove acperformance\n(such asPSRR, output noise, andtransient response), TIrecommends thattheboard bedesigned with separate\nground planes forVINand VOUT,with theground plane connected only atthedevice GND pin.Inaddition, the\noutput capacitor ground connection must beconnected directly tothedevice GND pin.High ESR capacitors may\ndegrade PSRR performance.\n10.1.2 Power Dissipation\nThe ability toremove heat from thedieisdifferent foreach package type, presenting different considerations in\ntheprinted circuit board (PCB) layout. The PCB area around thedevice that isfree ofother components moves\ntheheat from thedevice totheambient air.Performance data forJEDEC low- andhigh-K boards aregiven inthe\nThermal Information .Using heavier copper increases theeffectiveness inremoving heat from thedevice. The\naddition ofplated through-holes toheat-dissipating layers also improves theheatsink effectiveness.\nPower dissipation depends oninput voltage andload conditions. Power dissipation (PD)canbeapproximated by\ntheproduct oftheoutput current times thevoltage drop across theoutput pass element (VINtoVOUT),asshown\ninEquation 1.\nPD=(VIN–VOUT)×IOUT (1)\nFigure 45shows themaximum ambient temperature versus thepower dissipation oftheTPS709-Q1. This figure\nassumes thedevice issoldered onaJEDEC standard, high-K layout with noairflow over theboard. Actual board\nthermal impedances vary widely. Ifthe application requires high power dissipation, having athorough\nunderstanding oftheboard temperature and thermal impedances ishelpful toensure theTPS709-Q1 does not\noperate above ajunction temperature of125°C.\nFigure 45.Maximum Ambient Temperature vsDevice Power Dissipation\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\n20TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments IncorporatedLayout Guidelines (continued)\nEstimating thejunction temperature canbedone byusing thethermal metricsΨJTandΨJB,shown intheThermal\nInformation .These metrics areamore accurate representation oftheheat transfer characteristics ofthedieand\nthepackage than RθJA.The junction temperature canbeestimated with Equation 2.\nwhere:\n•PDisthepower dissipation shown byEquation 1,\n•TTisthetemperature atthecenter-top oftheICpackage,\n•TBisthePCB temperature measured 1mmaway from theICpackage onthePCB surface . (2)\nNOTE\nBoth TTand TBcan bemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nFor more information about measuring TTand TB,see theapplication note Using New Thermal Metrics\n(SBVA025 ),available fordownload atwww.ti.com .\n      COUTVOUT VIN\nGND PLANECIN\nRepresents via used for application-specific connections.IN\nGND\nEN NCOUT\nInput Ground \nPlane\nOutput Ground \nPlaneGrounded \nThermal Plane\nGrounded \nThermal PlaneInput\nTrace\nOutput TraceEnable \nTraceInput Capacitor\nOutput Capacitor\nDesignates thermal vias.Thermal Pad\nOUT GNDNCINNC EN\n21TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated10.2 Layout Examples\nFigure 46.WSON Layout Example\nFigure 47.SOT23-5 Layout Example\n22TPS709-Q1\nSLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseetheTI\nweb siteatwww.ti.com .11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theTPS709-\nQ1. The TPS70933EVM-110 evaluation module (and related user guide )can berequested attheTexas\nInstruments website through theproduct folders orpurchased directly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits and systems. ASPICE model fortheTPS709 isavailable through theproduct folders under\nSimulation Models .\n11.1.2 Device Nomenclature\nTable 3.Device Nomenclature(1)\nPRODUCT VOUT\nTPS709 xx(x) yyyz -Q1 XX(X) isthenominal output voltage. Foroutput voltages with aresolution of100mV, two\ndigits areused intheordering number; otherwise, three digits areused (forexample, 28=\n2.8V;125=1.25 V).\nYYY isthepackage designator.\nZisthetape andreelquantity (R=3000, T=250).\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\nTPS70933EVM-110 Evaluation Module User Guide\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n23TPS709-Q1\nwww.ti.com SLVSCE6C –DECEMBER 2013 –REVISED JUNE 2018\nProduct Folder Links: TPS709-Q1Submit Documentation Feedback Copyright ©2013 –2018, Texas Instruments Incorporated11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS70912QDBVRQ1 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SLR\nTPS70912QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJD\nTPS70915QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJE\nTPS70918QDBVRQ1 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SLS\nTPS70918QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJF\nTPS70925QDBVRQ1 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SLT\nTPS70925QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJG\nTPS70927QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJH\nTPS70928QDBVRQ1 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SLU\nTPS70928QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJI\nTPS70930QDBVRQ1 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SLV\nTPS70930QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJJ\nTPS70933QDBVRQ1 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SLJ\nTPS70933QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJK\nTPS70936QDBVRQ1 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SLW\nTPS70950QDBVRQ1 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SLX\nTPS70950QDRVRQ1 ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 SJL\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2OBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS709-Q1 :\n•Catalog: TPS709\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS70912QDBVRQ1 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70912QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70915QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70918QDBVRQ1 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70918QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70925QDBVRQ1 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70925QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70927QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70928QDBVRQ1 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70928QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70930QDBVRQ1 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70930QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70933QDBVRQ1 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70933QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70936QDBVRQ1 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70950QDBVRQ1 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70950QDRVRQ1 WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Dec-2020\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS70912QDBVRQ1 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70912QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nTPS70915QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nTPS70918QDBVRQ1 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70918QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nTPS70925QDBVRQ1 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70925QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nTPS70927QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nTPS70928QDBVRQ1 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70928QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nTPS70930QDBVRQ1 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70930QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nTPS70933QDBVRQ1 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70933QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nTPS70936QDBVRQ1 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70950QDBVRQ1 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70950QDRVRQ1 WSON DRV 63000 200.0 183.0 25.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Dec-2020\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS70950QDRVRQ1

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.7V to 30V
  - Output Voltage Range: 1.2V to 6.5V (specific to TPS70950QDRVRQ1, nominal output voltage is 5.0V)
  
- **Current Ratings:**
  - Maximum Output Current: 150 mA
  - Output Current Limit: 200 mA (typical)

- **Power Consumption:**
  - Quiescent Current (IQ): 1 µA (typical)
  - Shutdown Current: 150 nA (typical)

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - WSON-6 (2.00 mm x 2.00 mm)

- **Special Features:**
  - AEC-Q100 qualified for automotive applications
  - Reverse current protection
  - Thermal shutdown and overcurrent protection
  - 2% output voltage accuracy over temperature
  - Low dropout voltage (specific values depend on output current)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The TPS70950QDRVRQ1 is a low-dropout (LDO) linear voltage regulator designed for automotive applications. It features an ultralow quiescent current of 1 µA, making it ideal for battery-powered and always-on systems. The device provides a regulated output voltage with high accuracy and includes protections against thermal overload and current surges.

#### Typical Applications:
- **Automotive Systems:** Used in infotainment systems, body control modules, and navigation systems.
- **Microcontroller Power Supply:** Provides standby power for microcontrollers in low-power applications.
- **Portable Devices:** Suitable for applications requiring low idle power consumption and high efficiency.

This component is particularly beneficial in scenarios where power efficiency is critical, such as in battery-operated devices, due to its low quiescent current and shutdown capabilities.