INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_final_4x4/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
