
WirelessDataLogger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001cc  00800100  00007b20  00007bb4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00007b20  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000441  008002cc  008002cc  00007d80  2**0
                  ALLOC
  3 .stab         0000bb20  00000000  00000000  00007d80  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000061e7  00000000  00000000  000138a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00019a87  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000195  00000000  00000000  00019bc7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001b12  00000000  00000000  00019d5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ead  00000000  00000000  0001b86e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000e5d  00000000  00000000  0001c71b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0001d578  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002ae  00000000  00000000  0001d6d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000896  00000000  00000000  0001d986  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0001e21c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 fb 06 	jmp	0xdf6	; 0xdf6 <__ctors_end>
       4:	0c 94 fe 10 	jmp	0x21fc	; 0x21fc <__vector_1>
       8:	0c 94 2b 11 	jmp	0x2256	; 0x2256 <__vector_2>
       c:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <__vector_3>
      10:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      14:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      18:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      1c:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      20:	0c 94 6e 23 	jmp	0x46dc	; 0x46dc <__vector_8>
      24:	0c 94 eb 17 	jmp	0x2fd6	; 0x2fd6 <__vector_9>
      28:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      2c:	0c 94 f7 16 	jmp	0x2dee	; 0x2dee <__vector_11>
      30:	0c 94 be 17 	jmp	0x2f7c	; 0x2f7c <__vector_12>
      34:	0c 94 64 17 	jmp	0x2ec8	; 0x2ec8 <__vector_13>
      38:	0c 94 91 17 	jmp	0x2f22	; 0x2f22 <__vector_14>
      3c:	0c 94 ca 16 	jmp	0x2d94	; 0x2d94 <__vector_15>
      40:	0c 94 37 17 	jmp	0x2e6e	; 0x2e6e <__vector_16>
      44:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      48:	0c 94 77 16 	jmp	0x2cee	; 0x2cee <__vector_18>
      4c:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      50:	0c 94 f8 18 	jmp	0x31f0	; 0x31f0 <__vector_20>
      54:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      58:	0c 94 88 19 	jmp	0x3310	; 0x3310 <__vector_22>
      5c:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      60:	0c 94 44 0d 	jmp	0x1a88	; 0x1a88 <__vector_24>
      64:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      68:	0c 94 dc 12 	jmp	0x25b8	; 0x25b8 <__vector_26>
      6c:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      70:	0c 94 d3 18 	jmp	0x31a6	; 0x31a6 <__vector_28>
      74:	0c 94 18 07 	jmp	0xe30	; 0xe30 <__bad_interrupt>
      78:	0c 94 63 19 	jmp	0x32c6	; 0x32c6 <__vector_30>

0000007c <CmdlinePrompt>:
      7c:	63 6d 64 3e 00                                      cmd>.

00000081 <CmdlineNotice>:
      81:	63 6d 64 6c 69 6e 65 3a 20 00                       cmdline: .

0000008b <CmdlineCmdNotFound>:
      8b:	63 6f 6d 6d 61 6e 64 20 6e 6f 74 20 66 6f 75 6e     command not foun
      9b:	64 00                                               d.

0000009d <TimerPrescaleFactor>:
      9d:	00 00 01 00 08 00 40 00 00 01 00 04                 ......@.....

000000a9 <TimerRTCPrescaleFactor>:
      a9:	00 00 01 00 08 00 20 00 40 00 80 00 00 01 00 04     ...... .@.......

000000b9 <__c.1555>:
      b9:	1b 5b 25 64 3b 25 64 48 00                          .[%d;%dH.

000000c2 <__c.1547>:
      c2:	1b 5b 3f 32 35 6c 00                                .[?25l.

000000c9 <__c.1545>:
      c9:	1b 5b 3f 32 35 68 00                                .[?25h.

000000d0 <__c.1537>:
      d0:	1b 5b 25 64 6d 00                                   .[%dm.

000000d6 <__c.1530>:
      d6:	1b 5b 32 4a 00                                      .[2J.

000000db <__c.1523>:
      db:	1b 63 00                                            .c.

000000de <__c.1825>:
      de:	43 68 61 72 67 65 20 43 75 72 72 65 6e 74 20 4d     Charge Current M
      ee:	6f 6e 69 74 6f 72 3a 20 25 64 6d 41 2e 00           onitor: %dmA..

000000fc <__c.1798>:
      fc:	77 69 72 65 6c 65 73 73 20 6d 6f 64 75 6c 65 20     wireless module 
     10c:	4f 46 46 21 00                                      OFF!.

00000111 <__c.1796>:
     111:	4c 6f 77 20 74 68 72 65 73 68 6f 6c 64 20 62 61     Low threshold ba
     121:	74 74 65 72 79 2e 2e 2e 4e 65 65 64 20 74 6f 20     ttery...Need to 
     131:	70 72 6f 74 65 63 74 2e 00                          protect..

0000013a <__c.1794>:
     13a:	42 61 74 74 65 72 79 20 56 6f 6c 74 61 67 65 3a     Battery Voltage:
     14a:	20 25 6c 75 6d 56 2e 00                              %lumV..

00000152 <__c.1792>:
     152:	42 61 74 74 65 72 79 20 43 68 61 72 67 69 6e 67     Battery Charging
     162:	21 00                                               !.

00000164 <__c.1790>:
     164:	42 61 74 74 65 72 79 20 46 61 75 6c 74 79 21 00     Battery Faulty!.

00000174 <__c.2157>:
     174:	44 65 6c 65 74 65 20 45 45 50 52 4f 4d 2e 00        Delete EEPROM..

00000183 <__c.2155>:
     183:	56 65 72 69 66 79 20 65 65 70 72 6f 6d 2e 00        Verify eeprom..

00000192 <__c.2153>:
     192:	45 45 50 52 4f 4d 20 57 72 69 74 65 20 50 61 67     EEPROM Write Pag
     1a2:	65 28 36 34 62 79 74 65 73 29 20 30 78 35 35 2e     e(64bytes) 0x55.
	...

000001b3 <__c.2151>:
     1b3:	56 65 72 69 66 79 20 65 65 70 72 6f 6d 2e 00        Verify eeprom..

000001c2 <__c.2149>:
     1c2:	45 45 50 52 4f 4d 20 57 72 69 74 65 20 50 61 67     EEPROM Write Pag
     1d2:	65 28 36 34 62 79 74 65 73 29 20 30 78 41 41 2e     e(64bytes) 0xAA.
	...

000001e3 <__c.2135>:
     1e3:	45 45 50 52 4f 4d 20 4d 65 6d 6f 72 79 20 53 69     EEPROM Memory Si
     1f3:	7a 65 3a 55 6e 6b 6e 6f 77 6e 2e 00                 ze:Unknown..

000001ff <__c.2133>:
     1ff:	45 45 50 52 4f 4d 20 4d 65 6d 6f 72 79 20 53 69     EEPROM Memory Si
     20f:	7a 65 3a 36 34 4b 62 2e 00                          ze:64Kb..

00000218 <__c.2131>:
     218:	45 45 50 52 4f 4d 20 4d 65 6d 6f 72 79 20 53 69     EEPROM Memory Si
     228:	7a 65 3a 33 32 4b 62 2e 00                          ze:32Kb..

00000231 <__c.2095>:
     231:	25 64 00                                            %d.

00000234 <__c.2093>:
     234:	45 72 61 73 65 20 25 64 20 50 61 67 65 73 3a 00     Erase %d Pages:.

00000244 <__c.2088>:
     244:	45 4e 55 4d 5f 45 45 50 5f 44 45 56 49 43 45 5f     ENUM_EEP_DEVICE_
     254:	4d 45 4d 4f 52 59 5f 4e 4f 4e 45 00                 MEMORY_NONE.

00000260 <__c.2052>:
     260:	0d 0a 00                                            ...

00000263 <__c.2047>:
     263:	25 30 34 58 3a 00                                   %04X:.

00000269 <__c.2045>:
     269:	50 61 67 65 53 69 7a 65 3a 25 64 00                 PageSize:%d.

00000275 <__c.2043>:
     275:	45 4e 55 4d 5f 45 45 50 5f 44 45 56 49 43 45 5f     ENUM_EEP_DEVICE_
     285:	4d 45 4d 4f 52 59 5f 4e 4f 4e 45 00                 MEMORY_NONE.

00000291 <__c.2338>:
     291:	44 65 62 75 67 20 53 6f 66 74 77 61 72 65 2e 2e     Debug Software..
     2a1:	2e 52 65 61 64 79 2e 00                             .Ready..

000002a9 <__c.2295>:
     2a9:	22 00                                               ".

000002ab <__c.2293>:
     2ab:	22 00                                               ".

000002ad <__c.2288>:
     2ad:	22 00                                               ".

000002af <__c.2286>:
     2af:	22 00                                               ".

000002b1 <__c.2281>:
     2b1:	4f 4b 00                                            OK.

000002b4 <__c.2279>:
     2b4:	41 54 2b 43 4f 50 53 3d 3f 0d 00                    AT+COPS=?..

000002bf <__c.2247>:
     2bf:	4e 65 74 77 6f 72 6b 20 61 63 63 65 73 73 20 64     Network access d
     2cf:	65 6e 69 65 64 2e 00                                enied..

000002d6 <__c.2245>:
     2d6:	47 50 52 53 20 61 63 63 65 73 73 20 64 65 6e 69     GPRS access deni
     2e6:	65 64 2e 00                                         ed..

000002ea <__c.2240>:
     2ea:	4e 65 74 77 6f 72 6b 20 61 63 63 65 73 73 20 64     Network access d
     2fa:	65 6e 69 65 64 2e 00                                enied..

00000301 <__c.2238>:
     301:	47 50 52 53 20 61 63 63 65 73 73 20 64 65 6e 69     GPRS access deni
     311:	65 64 2e 00                                         ed..

00000315 <__c.2236>:
     315:	41 54 2b 43 4f 50 53 3d 31 2c 32 2c 25 73 0d 00     AT+COPS=1,2,%s..

00000325 <__c.2213>:
     325:	2c 00                                               ,.

00000327 <__c.2210>:
     327:	4f 4b 00                                            OK.

0000032a <__c.2208>:
     32a:	41 54 2b 43 47 52 45 47 3f 0d 00                    AT+CGREG?..

00000335 <__c.2206>:
     335:	47 50 52 53 20 52 65 67 69 73 74 72 61 74 69 6f     GPRS Registratio
     345:	6e 2e 00                                            n..

00000348 <__c.2181>:
     348:	4f 4b 00                                            OK.

0000034b <__c.2179>:
     34b:	41 54 2b 43 52 45 47 3f 0d 00                       AT+CREG?..

00000355 <__c.2177>:
     355:	0d 0a 4e 65 74 77 6f 72 6b 20 52 65 67 69 73 74     ..Network Regist
     365:	72 61 74 69 6f 6e 20 52 65 70 6f 72 74 2e 00        ration Report..

00000374 <__c.2161>:
     374:	41 54 2b 49 50 52 3d 25 6c 75 3b 26 57 0d 00        AT+IPR=%lu;&W..

00000383 <__c.2146>:
     383:	4f 4b 00                                            OK.

00000386 <__c.2144>:
     386:	41 54 45 30 0d 00                                   ATE0..

0000038c <__c.2142>:
     38c:	4f 4b 00                                            OK.

0000038f <__c.2140>:
     38f:	41 54 0d 00                                         AT..

00000393 <__c.2138>:
     393:	53 65 61 72 63 68 69 6e 67 3a 25 6c 75 62 73 70     Searching:%lubsp
	...

000003a4 <__c.2056>:
     3a4:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     3b4:	4f 46 46 2e 00                                      OFF..

000003b9 <__c.2054>:
     3b9:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     3c9:	4f 46 46 20 53 65 72 69 6f 75 73 20 50 72 6f 62     OFF Serious Prob
     3d9:	6c 65 6d 21 21 21 00                                lem!!!.

000003e0 <__c.2049>:
     3e0:	6f 66 66 20 6d 6f 64 65 20 6b 65 79 20 70 72 6f     off mode key pro
     3f0:	63 65 64 75 72 65 00                                cedure.

000003f7 <__c.2047>:
     3f7:	4f 4b 00                                            OK.

000003fa <__c.2045>:
     3fa:	41 54 23 53 48 44 4e 0d 00                          AT#SHDN..

00000403 <__c.2043>:
     403:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     413:	69 73 20 4f 4e 2e 00                                is ON..

0000041a <__c.2041>:
     41a:	73 74 61 72 74 20 6d 6f 64 65 6d 50 77 72 4f 66     start modemPwrOf
     42a:	66 50 72 6f 63 2e 00                                fProc..

00000431 <__c.2023>:
     431:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     441:	69 73 20 4f 46 46 2e 00                             is OFF..

00000449 <__c.2021>:
     449:	47 53 4d 20 4d 6f 64 65 6d 20 50 6f 77 65 72 20     GSM Modem Power 
     459:	69 73 20 4f 4e 2e 00                                is ON..

00000460 <__c.2019>:
     460:	50 72 6f 74 65 63 74 20 6d 6f 64 65 6d 20 33 47     Protect modem 3G
     470:	2e 2e 2e 20 4c 6f 77 20 62 61 74 74 65 72 79 2e     ... Low battery.
	...

00000481 <__c.2017>:
     481:	77 61 69 74 28 31 30 73 65 63 29 2e 2e 2e 73 74     wait(10sec)...st
     491:	61 72 74 20 69 67 6e 69 74 69 6f 6e 2e 00           art ignition..

0000049f <__c.2015>:
     49f:	73 74 61 72 74 20 6d 6f 64 65 6d 50 77 72 4f 6e     start modemPwrOn
     4af:	50 72 6f 63 2e 00                                   Proc..

000004b5 <__c.2000>:
     4b5:	6d 6f 64 65 6d 33 47 48 77 53 68 44 77 6e 55 6e     modem3GHwShDwnUn
     4c5:	63 6f 6e 64 69 74 69 6f 6e 61 6c 00                 conditional.

000004d1 <__c.2057>:
     4d1:	54 69 6d 65 3a 25 78 3a 25 78 3a 25 78 0d 0a 00     Time:%x:%x:%x...

000004e1 <__c.2055>:
     4e1:	44 61 74 65 3a 25 78 2f 25 78 2f 25 78 20 20 00     Date:%x/%x/%x  .

000004f1 <__c.1963>:
     4f1:	4d 65 61 73 75 72 65 3a 20 52 54 43 5f 43 52 59     Measure: RTC_CRY
     501:	53 54 41 4c 5f 46 52 51 20 3d 20 25 75 48 7a 2e     STAL_FRQ = %uHz.
	...

00000512 <__c.1961>:
     512:	44 65 73 69 72 61 62 6c 65 20 63 72 79 73 74 61     Desirable crysta
     522:	6c 20 76 61 6c 75 65 20 33 32 37 36 38 48 7a 2f     l value 32768Hz/
     532:	30 2e 35 25 2e 00                                   0.5%..

00000538 <__c.1956>:
     538:	57 61 69 74 69 6e 67 20 32 20 73 65 63 6f 6e 64     Waiting 2 second
     548:	2e 2e 2e 00                                         ....

0000054c <__c.2645>:
     54c:	73 74 61 72 74 20 63 68 61 72 67 65 72 5f 74 65     start charger_te
     55c:	73 74 2e 00                                         st..

00000560 <__c.2625>:
     560:	67 70 73 20 70 6f 77 65 72 20 4f 4e 00              gps power ON.

0000056d <__c.2623>:
     56d:	0d 0a 57 65 6c 63 6f 6d 65 20 74 6f 20 47 50 53     ..Welcome to GPS
     57d:	20 54 65 73 74 21 00                                 Test!.

00000584 <__c.2606>:
     584:	73 74 61 72 74 20 72 61 64 69 6f 20 55 48 46 20     start radio UHF 
     594:	74 65 73 74 2e 00                                   test..

0000059a <__c.2564>:
     59a:	53 6c 65 65 70 20 43 75 72 72 65 6e 74 20 3c 20     Sleep Current < 
     5aa:	35 30 75 41 2e 00                                   50uA..

000005b0 <__c.2562>:
     5b0:	53 74 61 72 74 69 6e 67 20 53 6c 65 65 70 20 54     Starting Sleep T
     5c0:	65 73 74 2e 00                                      est..

000005c5 <__c.2542>:
     5c5:	6d 6f 64 65 6d 20 67 73 6d 20 74 65 73 74 20 66     modem gsm test f
     5d5:	61 69 6c 65 64 2e 00                                ailed..

000005dc <__c.2540>:
     5dc:	53 65 74 20 6d 6f 64 65 6d 20 53 75 63 63 65 73     Set modem Succes
     5ec:	73 66 75 6c 2e 2e 2e 00                             sful....

000005f4 <__c.2538>:
     5f4:	54 65 73 74 20 43 6f 6d 6d 75 6e 69 63 61 74 69     Test Communicati
     604:	6f 6e 20 53 75 63 63 65 73 73 66 75 6c 2e 2e 2e     on Successful...
	...

00000615 <__c.2536>:
     615:	53 74 61 72 74 20 54 65 73 74 20 43 6f 6d 6d 75     Start Test Commu
     625:	6e 69 63 61 74 69 6f 6e 2e 00                       nication..

0000062f <__c.2534>:
     62f:	4f 4b 00                                            OK.

00000632 <__c.2532>:
     632:	41 54 0d 00                                         AT..

00000636 <__c.2530>:
     636:	4f 4b 2e 2e 2e 00                                   OK....

0000063c <__c.2528>:
     63c:	53 65 74 20 6d 6f 64 65 6d 20 62 61 75 64 72 61     Set modem baudra
     64c:	74 65 20 31 39 32 30 30 62 73 70 2e 00              te 19200bsp..

00000659 <__c.2526>:
     659:	49 67 6e 69 74 69 6f 6e 20 6d 6f 64 65 6d 2e 2e     Ignition modem..
     669:	2e 00                                               ..

0000066b <__c.2524>:
     66b:	73 74 61 72 74 20 6d 6f 64 65 6d 20 67 73 6d 20     start modem gsm 
     67b:	74 65 73 74 2e 00                                   test..

00000681 <__c.2510>:
     681:	65 65 70 45 72 61 73 65 41 6c 6c 2e 2e 2e 66 61     eepEraseAll...fa
     691:	69 6c 00                                            il.

00000694 <__c.2508>:
     694:	45 45 70 72 6f 6d 20 69 73 20 66 61 69 6c 65 64     EEprom is failed
     6a4:	2e 00                                               ..

000006a6 <__c.2506>:
     6a6:	45 45 70 72 6f 6d 20 69 73 20 73 75 63 63 65 73     EEprom is succes
     6b6:	73 66 75 6c 2e 00                                   sful..

000006bc <__c.2504>:
     6bc:	53 74 61 72 74 20 54 65 73 74 69 6e 67 20 45 45     Start Testing EE
     6cc:	70 72 6f 6d 3a 20 32 34 4c 43 36 34 2f 32 35 36     prom: 24LC64/256
	...

000006dd <__c.2459>:
     6dd:	52 54 43 20 6f 73 63 69 6c 6c 61 74 6f 72 20 66     RTC oscillator f
     6ed:	61 69 6c 65 64 2e 2e 2e 2e 2e 00                    ailed......

000006f8 <__c.2457>:
     6f8:	52 54 43 20 6f 73 63 69 6c 6c 61 74 6f 72 20 73     RTC oscillator s
     708:	75 63 63 65 73 73 66 75 6c 2e 00                    uccessful..

00000713 <__c.2455>:
     713:	53 74 61 72 74 20 74 65 73 74 69 6e 67 20 52 54     Start testing RT
     723:	43 20 6f 73 63 69 6c 6c 61 74 6f 72 2e 2e 2e 00     C oscillator....

00000733 <__c.2453>:
     733:	46 6f 72 6d 61 74 3a 20 44 44 2f 4d 4d 2f 59 59     Format: DD/MM/YY
     743:	20 48 48 3a 4d 4d 3a 53 53 20 2d 20 55 70 64 61      HH:MM:SS - Upda
     753:	74 65 64 20 6e 6f 74 20 64 6f 6e 65 2e 00           ted not done..

00000761 <__c.2445>:
     761:	3a 00                                               :.

00000763 <__c.2440>:
     763:	3a 00                                               :.

00000765 <__c.2435>:
     765:	20 00                                                .

00000767 <__c.2430>:
     767:	2f 00                                               /.

00000769 <__c.2425>:
     769:	2f 00                                               /.

0000076b <__c.2413>:
     76b:	38 20 2d 20 6d 6f 64 65 6d 20 64 69 72 65 63 74     8 - modem direct
     77b:	20 63 6f 6e 6e 65 63 74 69 6f 6e 00                  connection.

00000787 <__c.2411>:
     787:	37 20 2d 20 73 6c 65 65 70 5f 74 65 73 74 00        7 - sleep_test.

00000796 <__c.2409>:
     796:	36 20 2d 20 67 73 6d 5f 74 65 73 74 00              6 - gsm_test.

000007a3 <__c.2407>:
     7a3:	35 20 2d 20 67 70 73 5f 74 65 73 74 00              5 - gps_test.

000007b0 <__c.2405>:
     7b0:	34 20 2d 20 72 61 64 69 6f 5f 75 68 66 5f 74 65     4 - radio_uhf_te
     7c0:	73 74 00                                            st.

000007c3 <__c.2403>:
     7c3:	33 20 2d 20 63 68 61 72 67 65 72 5f 74 65 73 74     3 - charger_test
	...

000007d4 <__c.2401>:
     7d4:	32 20 2d 20 65 65 70 72 6f 6d 5f 74 65 73 74 00     2 - eeprom_test.

000007e4 <__c.2399>:
     7e4:	31 20 2d 20 72 74 63 5f 74 65 73 74 00              1 - rtc_test.

000007f1 <__c.2397>:
     7f1:	71 20 2d 20 65 78 69 74 00                          q - exit.

000007fa <__c.2395>:
     7fa:	68 20 2d 20 64 69 73 70 6c 61 79 73 20 61 76 61     h - displays ava
     80a:	69 6c 61 62 6c 65 20 63 6f 6d 6d 61 6e 64 73 00     ilable commands.

0000081a <__c.2393>:
     81a:	41 76 61 69 6c 61 62 6c 65 20 63 6f 6d 6d 61 6e     Available comman
     82a:	64 73 20 61 72 65 3a 00                             ds are:.

00000832 <__c.2377>:
     832:	45 78 69 74 65 64 20 70 72 6f 67 72 61 6d 21 00     Exited program!.

00000842 <__c.2369>:
     842:	44 41 54 45 3a 4a 61 6e 20 20 31 20 32 30 31 38     DATE:Jan  1 2018
     852:	20 20 54 49 4d 45 3a 31 31 3a 35 37 3a 31 34 00       TIME:11:57:14.

00000862 <__c.2367>:
     862:	50 52 4f 47 52 41 4d 20 56 45 52 2d 31 2e 30 2e     PROGRAM VER-1.0.
     872:	31 00                                               1.

00000874 <__c.2365>:
     874:	57 42 52 44 32 30 30 2d 56 45 52 32 20 43 61 72     WBRD200-VER2 Car
     884:	64 2e 00                                            d..

00000887 <__c.2363>:
     887:	4c 6f 67 67 65 72 20 57 69 72 65 6c 65 73 73 20     Logger Wireless 
     897:	54 65 73 74 69 6e 67 2e 00                          Testing..

000008a0 <__c.1769>:
     8a0:	0d 0a 00                                            ...

000008a3 <__c.1750>:
     8a3:	0d 0a 00                                            ...

000008a6 <__c.2299>:
     8a6:	2c 00                                               ,.

000008a8 <__c.2297>:
     8a8:	2c 00                                               ,.

000008aa <__c.2295>:
     8aa:	4f 4b 00                                            OK.

000008ad <__c.2293>:
     8ad:	41 54 2b 43 47 44 43 4f 4e 54 3f 0d 00              AT+CGDCONT?..

000008ba <__c.2281>:
     8ba:	4f 4b 00                                            OK.

000008bd <__c.2279>:
     8bd:	41 54 2b 43 47 41 54 54 3d 31 0d 00                 AT+CGATT=1..

000008c9 <__c.2277>:
     8c9:	3a 00                                               :.

000008cb <__c.2275>:
     8cb:	2b 43 47 41 54 54 3a 00                             +CGATT:.

000008d3 <__c.2273>:
     8d3:	41 54 2b 43 47 41 54 54 3f 0d 00                    AT+CGATT?..

000008de <__c.2235>:
     8de:	4f 4b 00                                            OK.

000008e1 <__c.2233>:
     8e1:	41 54 23 53 48 3d 31 0d 00                          AT#SH=1..

000008ea <__c.2231>:
     8ea:	4f 4b 00                                            OK.

000008ed <__c.2229>:
     8ed:	2b 2b 2b 00                                         +++.

000008f1 <__c.2224>:
     8f1:	43 4f 4e 4e 45 43 54 00                             CONNECT.

000008f9 <__c.2222>:
     8f9:	41 54 23 53 44 3d 31 2c 30 2c 31 30 31 38 2c 22     AT#SD=1,0,1018,"
     909:	70 72 6f 78 79 2e 70 68 79 74 65 63 68 2e 63 6f     proxy.phytech.co
     919:	6d 22 0d 00                                         m"..

0000091d <__c.2220>:
     91d:	31 30 31 38 2c 22 70 72 6f 78 79 2e 70 68 79 74     1018,"proxy.phyt
     92d:	65 63 68 2e 63 6f 6d 22 00                          ech.com".

00000936 <__c.2215>:
     936:	4f 4b 00                                            OK.

00000939 <__c.2213>:
     939:	41 54 23 53 47 41 43 54 3d 31 2c 31 0d 00           AT#SGACT=1,1..

00000947 <__c.2208>:
     947:	4f 4b 00                                            OK.

0000094a <__c.2206>:
     94a:	41 54 23 53 43 46 47 3d 31 2c 31 2c 35 30 30 2c     AT#SCFG=1,1,500,
     95a:	36 30 2c 33 30 30 2c 31 30 0d 00                    60,300,10..

00000965 <__c.2204>:
     965:	4f 4b 00                                            OK.

00000968 <__c.2202>:
     968:	41 54 2b 43 47 45 51 52 45 51 3d 31 2c 34 2c 30     AT+CGEQREQ=1,4,0
     978:	2c 30 2c 30 2c 30 2c 32 2c 30 2c 22 30 45 30 22     ,0,0,0,2,0,"0E0"
     988:	2c 22 30 45 30 22 2c 33 2c 30 2c 30 0d 00           ,"0E0",3,0,0..

00000996 <__c.2200>:
     996:	4f 4b 00                                            OK.

00000999 <__c.2198>:
     999:	41 54 2b 43 47 51 52 45 51 3d 31 2c 30 2c 30 2c     AT+CGQREQ=1,0,0,
     9a9:	33 2c 30 2c 30 0d 00                                3,0,0..

000009b0 <__c.2196>:
     9b0:	4f 4b 00                                            OK.

000009b3 <__c.2194>:
     9b3:	41 54 23 53 43 46 47 3d 33 2c 31 2c 35 30 30 2c     AT#SCFG=3,1,500,
     9c3:	36 30 2c 33 30 30 2c 31 30 0d 00                    60,300,10..

000009ce <__c.2192>:
     9ce:	4f 4b 00                                            OK.

000009d1 <__c.2190>:
     9d1:	41 54 2b 43 47 45 51 52 45 51 3d 33 2c 34 2c 30     AT+CGEQREQ=3,4,0
     9e1:	2c 30 2c 30 2c 30 2c 32 2c 30 2c 22 30 45 30 22     ,0,0,0,2,0,"0E0"
     9f1:	2c 22 30 45 30 22 2c 33 2c 30 2c 30 0d 00           ,"0E0",3,0,0..

000009ff <__c.2188>:
     9ff:	4f 4b 00                                            OK.

00000a02 <__c.2186>:
     a02:	41 54 2b 43 47 51 52 45 51 3d 33 2c 30 2c 30 2c     AT+CGQREQ=3,0,0,
     a12:	33 2c 30 2c 30 0d 00                                3,0,0..

00000a19 <__c.2184>:
     a19:	4f 4b 00                                            OK.

00000a1c <__c.2182>:
     a1c:	41 54 23 4d 4f 4e 49 0d 00                          AT#MONI..

00000a25 <__c.2180>:
     a25:	45 2d 55 54 52 41 4e 20 41 63 63 65 73 73 20 54     E-UTRAN Access T
     a35:	65 63 68 6e 6f 6c 6f 67 79 20 53 65 6c 65 63 74     echnology Select
     a45:	65 64 00                                            ed.

00000a48 <__c.2178>:
     a48:	55 54 52 41 4e 20 77 2f 48 53 44 50 41 20 61 6e     UTRAN w/HSDPA an
     a58:	64 20 48 53 55 50 41 20 41 63 63 65 73 73 20 54     d HSUPA Access T
     a68:	65 63 68 6e 6f 6c 6f 67 79 20 53 65 6c 65 63 74     echnology Select
     a78:	65 64 00                                            ed.

00000a7b <__c.2176>:
     a7b:	55 54 52 41 4e 20 77 2f 48 53 55 50 41 20 41 63     UTRAN w/HSUPA Ac
     a8b:	63 65 73 73 20 54 65 63 68 6e 6f 6c 6f 67 79 20     cess Technology 
     a9b:	53 65 6c 65 63 74 65 64 00                          Selected.

00000aa4 <__c.2174>:
     aa4:	55 54 52 41 4e 20 77 2f 48 53 44 50 41 20 41 63     UTRAN w/HSDPA Ac
     ab4:	63 65 73 73 20 54 65 63 68 6e 6f 6c 6f 67 79 20     cess Technology 
     ac4:	53 65 6c 65 63 74 65 64 00                          Selected.

00000acd <__c.2172>:
     acd:	47 53 4d 20 77 2f 45 47 50 52 53 20 41 63 63 65     GSM w/EGPRS Acce
     add:	73 73 20 54 65 63 68 6e 6f 6c 6f 67 79 20 53 65     ss Technology Se
     aed:	6c 65 63 74 65 64 00                                lected.

00000af4 <__c.2170>:
     af4:	55 54 52 41 4e 28 33 47 29 20 41 63 63 65 73 73     UTRAN(3G) Access
     b04:	20 54 65 63 68 6e 6f 6c 6f 67 79 20 53 65 6c 65      Technology Sele
     b14:	63 74 65 64 00                                      cted.

00000b19 <__c.2168>:
     b19:	47 53 4d 2f 47 50 52 53 20 41 63 63 65 73 73 20     GSM/GPRS Access 
     b29:	54 65 63 68 6e 6f 6c 6f 67 79 20 53 65 6c 65 63     Technology Selec
     b39:	74 65 64 00                                         ted.

00000b3d <__c.2166>:
     b3d:	2c 00                                               ,.

00000b3f <__c.2164>:
     b3f:	2c 00                                               ,.

00000b41 <__c.2162>:
     b41:	2c 00                                               ,.

00000b43 <__c.2160>:
     b43:	4f 4b 00                                            OK.

00000b46 <__c.2158>:
     b46:	41 54 2b 43 4f 50 53 3f 0d 00                       AT+COPS?..

00000b50 <__c.2156>:
     b50:	4f 4b 00                                            OK.

00000b53 <__c.2154>:
     b53:	41 54 2b 43 53 51 0d 00                             AT+CSQ..

00000b5b <__c.2152>:
     b5b:	2d 2d 2d 2d 2d 2d 20 20 4e 65 74 77 6f 72 6b 20     ------  Network 
     b6b:	49 6e 66 6f 72 6d 61 74 69 6f 6e 20 20 2d 2d 2d     Information  ---
     b7b:	2d 2d 2d 2d 2d 2d 00                                ------.

00000b82 <__c.2150>:
     b82:	4f 4b 00                                            OK.

00000b85 <__c.2148>:
     b85:	41 54 2b 43 4f 50 53 3d 30 0d 00                    AT+COPS=0..

00000b90 <__c.2146>:
     b90:	41 54 2b 43 47 44 43 4f 4e 54 3d 25 64 2c 22 49     AT+CGDCONT=%d,"I
     ba0:	50 22 2c 25 73 2c 22 30 2e 30 2e 30 2e 30 22 2c     P",%s,"0.0.0.0",
     bb0:	30 2c 30 0d 00                                      0,0..

00000bb5 <__c.2144>:
     bb5:	4c 6f 63 61 6c 20 41 50 4e 20 43 6f 6e 66 69 67     Local APN Config
     bc5:	75 72 61 74 69 6f 6e 2e 00                          uration..

00000bce <__c.2142>:
     bce:	52 6f 61 6d 69 6e 67 20 41 50 4e 20 43 6f 6e 66     Roaming APN Conf
     bde:	69 67 75 72 61 74 69 6f 6e 2e 00                    iguration..

00000be9 <__c.2140>:
     be9:	41 50 4e 3a 00                                      APN:.

00000bee <__c.2138>:
     bee:	2d 2d 2d 2d 2d 2d 20 41 50 4e 20 43 6f 6e 66 69     ------ APN Confi
     bfe:	67 75 72 61 74 69 6f 6e 20 20 2d 2d 2d 2d 2d 2d     guration  ------
     c0e:	2d 2d 2d 00                                         ---.

00000c12 <__c.2125>:
     c12:	39 37 32 00                                         972.

00000c16 <__c.2123>:
     c16:	3a 00                                               :.

00000c18 <__c.2121>:
     c18:	4f 4b 00                                            OK.

00000c1b <__c.2119>:
     c1b:	41 54 23 43 43 49 44 0d 00                          AT#CCID..

00000c24 <__c.2108>:
     c24:	53 69 6d 20 63 61 72 64 20 6e 6f 74 20 66 6f 75     Sim card not fou
     c34:	6e 64 2e 00                                         nd..

00000c38 <__c.2106>:
     c38:	23 51 53 53 3a 20 00                                #QSS: .

00000c3f <__c.2104>:
     c3f:	4f 4b 00                                            OK.

00000c42 <__c.2102>:
     c42:	41 54 23 51 53 53 3f 0d 00                          AT#QSS?..

00000c4b <__c.2072>:
     c4b:	4f 4b 00                                            OK.

00000c4e <__c.2070>:
     c4e:	41 54 26 4b 30 3b 26 44 30 3b 2b 49 43 46 3d 33     AT&K0;&D0;+ICF=3
     c5e:	3b 26 50 30 3b 26 57 0d 00                          ;&P0;&W..

00000c67 <__c.2068>:
     c67:	4f 4b 00                                            OK.

00000c6a <__c.2066>:
     c6a:	41 54 23 53 4c 45 44 53 41 56 0d 00                 AT#SLEDSAV..

00000c76 <__c.2064>:
     c76:	4f 4b 00                                            OK.

00000c79 <__c.2062>:
     c79:	41 54 23 53 4c 45 44 3d 32 2c 31 30 0d 00           AT#SLED=2,10..

00000c87 <__c.2060>:
     c87:	4f 4b 00                                            OK.

00000c8a <__c.2058>:
     c8a:	41 54 23 47 50 49 4f 3d 31 2c 30 2c 32 0d 00        AT#GPIO=1,0,2..

00000c99 <__c.2056>:
     c99:	4f 4b 00                                            OK.

00000c9c <__c.2054>:
     c9c:	41 54 23 53 54 49 41 3d 31 0d 00                    AT#STIA=1..

00000ca7 <__c.2050>:
     ca7:	4c 6f 63 61 6c 20 53 69 6d 20 43 61 72 64 20 44     Local Sim Card D
     cb7:	65 74 65 63 74 65 64 2e 00                          etected..

00000cc0 <__c.2048>:
     cc0:	52 6f 61 6d 69 6e 67 20 53 69 6d 20 43 61 72 64     Roaming Sim Card
     cd0:	20 44 65 74 65 63 74 65 64 2e 00                     Detected..

00000cdb <__c.2046>:
     cdb:	2d 2d 2d 2d 20 20 4d 6f 64 65 6d 20 53 65 74 74     ----  Modem Sett
     ceb:	69 6e 67 20 20 2d 2d 2d 2d 00                       ing  ----.

00000cf5 <__c.2044>:
     cf5:	4f 4b 00                                            OK.

00000cf8 <__c.2042>:
     cf8:	41 54 2b 57 53 34 36 3f 0d 00                       AT+WS46?..

00000d02 <__c.2040>:
     d02:	4f 4b 00                                            OK.

00000d05 <__c.2038>:
     d05:	41 54 2b 43 47 53 4e 0d 00                          AT+CGSN..

00000d0e <__c.2036>:
     d0e:	4f 4b 00                                            OK.

00000d11 <__c.2034>:
     d11:	41 54 2b 43 47 4d 49 0d 00                          AT+CGMI..

00000d1a <__c.2032>:
     d1a:	4f 4b 00                                            OK.

00000d1d <__c.2030>:
     d1d:	41 54 2b 43 47 4d 52 0d 00                          AT+CGMR..

00000d26 <__c.2028>:
     d26:	4d 6f 64 65 6d 20 34 47 20 54 65 63 68 6e 6f 6c     Modem 4G Technol
     d36:	6f 67 79 00                                         ogy.

00000d3a <__c.2026>:
     d3a:	4c 45 39 31 30 2d 53 56 4c 00                       LE910-SVL.

00000d44 <__c.2024>:
     d44:	4c 45 39 31 30 00                                   LE910.

00000d4a <__c.2022>:
     d4a:	4d 6f 64 65 6d 20 33 47 20 54 65 63 68 6e 6f 6c     Modem 3G Technol
     d5a:	6f 67 79 00                                         ogy.

00000d5e <__c.2020>:
     d5e:	55 45 39 31 30 00                                   UE910.

00000d64 <__c.2018>:
     d64:	48 45 39 31 30 00                                   HE910.

00000d6a <__c.2016>:
     d6a:	4d 6f 64 65 6d 20 32 47 20 54 65 63 68 6e 6f 6c     Modem 2G Technol
     d7a:	6f 67 79 20 00                                      ogy .

00000d7f <__c.2014>:
     d7f:	4f 4b 00                                            OK.

00000d82 <__c.2012>:
     d82:	41 54 2b 43 47 4d 4d 0d 00                          AT+CGMM..

00000d8b <__c.2010>:
     d8b:	2d 2d 2d 2d 20 20 4d 6f 64 65 6d 20 49 6e 66 6f     ----  Modem Info
     d9b:	72 6d 61 74 69 6f 6e 20 20 2d 2d 2d 2d 00           rmation  ----.

00000da9 <__c.2237>:
     da9:	4a 54 41 47 5f 52 53 54 00                          JTAG_RST.

00000db2 <__c.2235>:
     db2:	57 41 54 43 48 44 4f 47 5f 52 53 54 00              WATCHDOG_RST.

00000dbf <__c.2233>:
     dbf:	42 52 4f 57 4e 4f 55 54 5f 52 53 54 00              BROWNOUT_RST.

00000dcc <__c.2231>:
     dcc:	45 58 54 45 52 4e 41 4c 5f 52 53 54 00              EXTERNAL_RST.

00000dd9 <__c.2229>:
     dd9:	50 4f 57 45 52 5f 52 53 54 00                       POWER_RST.

00000de3 <__c.2202>:
     de3:	50 6f 77 65 72 20 6f 6e 20 64 65 74 65 63 74 65     Power on detecte
     df3:	64 2e 00                                            d..

00000df6 <__ctors_end>:
     df6:	11 24       	eor	r1, r1
     df8:	1f be       	out	0x3f, r1	; 63
     dfa:	cf ef       	ldi	r28, 0xFF	; 255
     dfc:	d0 e1       	ldi	r29, 0x10	; 16
     dfe:	de bf       	out	0x3e, r29	; 62
     e00:	cd bf       	out	0x3d, r28	; 61

00000e02 <__do_copy_data>:
     e02:	12 e0       	ldi	r17, 0x02	; 2
     e04:	a0 e0       	ldi	r26, 0x00	; 0
     e06:	b1 e0       	ldi	r27, 0x01	; 1
     e08:	e0 e2       	ldi	r30, 0x20	; 32
     e0a:	fb e7       	ldi	r31, 0x7B	; 123
     e0c:	02 c0       	rjmp	.+4      	; 0xe12 <.do_copy_data_start>

00000e0e <.do_copy_data_loop>:
     e0e:	05 90       	lpm	r0, Z+
     e10:	0d 92       	st	X+, r0

00000e12 <.do_copy_data_start>:
     e12:	ac 3c       	cpi	r26, 0xCC	; 204
     e14:	b1 07       	cpc	r27, r17
     e16:	d9 f7       	brne	.-10     	; 0xe0e <.do_copy_data_loop>

00000e18 <__do_clear_bss>:
     e18:	17 e0       	ldi	r17, 0x07	; 7
     e1a:	ac ec       	ldi	r26, 0xCC	; 204
     e1c:	b2 e0       	ldi	r27, 0x02	; 2
     e1e:	01 c0       	rjmp	.+2      	; 0xe22 <.do_clear_bss_start>

00000e20 <.do_clear_bss_loop>:
     e20:	1d 92       	st	X+, r1

00000e22 <.do_clear_bss_start>:
     e22:	ad 30       	cpi	r26, 0x0D	; 13
     e24:	b1 07       	cpc	r27, r17
     e26:	e1 f7       	brne	.-8      	; 0xe20 <.do_clear_bss_loop>
     e28:	0e 94 97 36 	call	0x6d2e	; 0x6d2e <main>
     e2c:	0c 94 8e 3d 	jmp	0x7b1c	; 0x7b1c <_exit>

00000e30 <__bad_interrupt>:
     e30:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000e34 <__fixunssfsi>:
     e34:	ef 92       	push	r14
     e36:	ff 92       	push	r15
     e38:	0f 93       	push	r16
     e3a:	1f 93       	push	r17
     e3c:	7b 01       	movw	r14, r22
     e3e:	8c 01       	movw	r16, r24
     e40:	20 e0       	ldi	r18, 0x00	; 0
     e42:	30 e0       	ldi	r19, 0x00	; 0
     e44:	40 e0       	ldi	r20, 0x00	; 0
     e46:	5f e4       	ldi	r21, 0x4F	; 79
     e48:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <__gesf2>
     e4c:	88 23       	and	r24, r24
     e4e:	8c f0       	brlt	.+34     	; 0xe72 <__fixunssfsi+0x3e>
     e50:	c8 01       	movw	r24, r16
     e52:	b7 01       	movw	r22, r14
     e54:	20 e0       	ldi	r18, 0x00	; 0
     e56:	30 e0       	ldi	r19, 0x00	; 0
     e58:	40 e0       	ldi	r20, 0x00	; 0
     e5a:	5f e4       	ldi	r21, 0x4F	; 79
     e5c:	0e 94 92 08 	call	0x1124	; 0x1124 <__subsf3>
     e60:	0e 94 78 0a 	call	0x14f0	; 0x14f0 <__fixsfsi>
     e64:	9b 01       	movw	r18, r22
     e66:	ac 01       	movw	r20, r24
     e68:	20 50       	subi	r18, 0x00	; 0
     e6a:	30 40       	sbci	r19, 0x00	; 0
     e6c:	40 40       	sbci	r20, 0x00	; 0
     e6e:	50 48       	sbci	r21, 0x80	; 128
     e70:	06 c0       	rjmp	.+12     	; 0xe7e <__fixunssfsi+0x4a>
     e72:	c8 01       	movw	r24, r16
     e74:	b7 01       	movw	r22, r14
     e76:	0e 94 78 0a 	call	0x14f0	; 0x14f0 <__fixsfsi>
     e7a:	9b 01       	movw	r18, r22
     e7c:	ac 01       	movw	r20, r24
     e7e:	b9 01       	movw	r22, r18
     e80:	ca 01       	movw	r24, r20
     e82:	1f 91       	pop	r17
     e84:	0f 91       	pop	r16
     e86:	ff 90       	pop	r15
     e88:	ef 90       	pop	r14
     e8a:	08 95       	ret

00000e8c <_fpadd_parts>:
     e8c:	a0 e0       	ldi	r26, 0x00	; 0
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	ec e4       	ldi	r30, 0x4C	; 76
     e92:	f7 e0       	ldi	r31, 0x07	; 7
     e94:	0c 94 46 37 	jmp	0x6e8c	; 0x6e8c <__prologue_saves__>
     e98:	dc 01       	movw	r26, r24
     e9a:	2b 01       	movw	r4, r22
     e9c:	fa 01       	movw	r30, r20
     e9e:	9c 91       	ld	r25, X
     ea0:	92 30       	cpi	r25, 0x02	; 2
     ea2:	08 f4       	brcc	.+2      	; 0xea6 <_fpadd_parts+0x1a>
     ea4:	39 c1       	rjmp	.+626    	; 0x1118 <__stack+0x19>
     ea6:	eb 01       	movw	r28, r22
     ea8:	88 81       	ld	r24, Y
     eaa:	82 30       	cpi	r24, 0x02	; 2
     eac:	08 f4       	brcc	.+2      	; 0xeb0 <_fpadd_parts+0x24>
     eae:	33 c1       	rjmp	.+614    	; 0x1116 <__stack+0x17>
     eb0:	94 30       	cpi	r25, 0x04	; 4
     eb2:	69 f4       	brne	.+26     	; 0xece <_fpadd_parts+0x42>
     eb4:	84 30       	cpi	r24, 0x04	; 4
     eb6:	09 f0       	breq	.+2      	; 0xeba <_fpadd_parts+0x2e>
     eb8:	2f c1       	rjmp	.+606    	; 0x1118 <__stack+0x19>
     eba:	11 96       	adiw	r26, 0x01	; 1
     ebc:	9c 91       	ld	r25, X
     ebe:	11 97       	sbiw	r26, 0x01	; 1
     ec0:	89 81       	ldd	r24, Y+1	; 0x01
     ec2:	98 17       	cp	r25, r24
     ec4:	09 f4       	brne	.+2      	; 0xec8 <_fpadd_parts+0x3c>
     ec6:	28 c1       	rjmp	.+592    	; 0x1118 <__stack+0x19>
     ec8:	a6 e2       	ldi	r26, 0x26	; 38
     eca:	b1 e0       	ldi	r27, 0x01	; 1
     ecc:	25 c1       	rjmp	.+586    	; 0x1118 <__stack+0x19>
     ece:	84 30       	cpi	r24, 0x04	; 4
     ed0:	09 f4       	brne	.+2      	; 0xed4 <_fpadd_parts+0x48>
     ed2:	21 c1       	rjmp	.+578    	; 0x1116 <__stack+0x17>
     ed4:	82 30       	cpi	r24, 0x02	; 2
     ed6:	a9 f4       	brne	.+42     	; 0xf02 <_fpadd_parts+0x76>
     ed8:	92 30       	cpi	r25, 0x02	; 2
     eda:	09 f0       	breq	.+2      	; 0xede <_fpadd_parts+0x52>
     edc:	1d c1       	rjmp	.+570    	; 0x1118 <__stack+0x19>
     ede:	9a 01       	movw	r18, r20
     ee0:	ad 01       	movw	r20, r26
     ee2:	88 e0       	ldi	r24, 0x08	; 8
     ee4:	ea 01       	movw	r28, r20
     ee6:	09 90       	ld	r0, Y+
     ee8:	ae 01       	movw	r20, r28
     eea:	e9 01       	movw	r28, r18
     eec:	09 92       	st	Y+, r0
     eee:	9e 01       	movw	r18, r28
     ef0:	81 50       	subi	r24, 0x01	; 1
     ef2:	c1 f7       	brne	.-16     	; 0xee4 <_fpadd_parts+0x58>
     ef4:	e2 01       	movw	r28, r4
     ef6:	89 81       	ldd	r24, Y+1	; 0x01
     ef8:	11 96       	adiw	r26, 0x01	; 1
     efa:	9c 91       	ld	r25, X
     efc:	89 23       	and	r24, r25
     efe:	81 83       	std	Z+1, r24	; 0x01
     f00:	08 c1       	rjmp	.+528    	; 0x1112 <__stack+0x13>
     f02:	92 30       	cpi	r25, 0x02	; 2
     f04:	09 f4       	brne	.+2      	; 0xf08 <_fpadd_parts+0x7c>
     f06:	07 c1       	rjmp	.+526    	; 0x1116 <__stack+0x17>
     f08:	12 96       	adiw	r26, 0x02	; 2
     f0a:	2d 90       	ld	r2, X+
     f0c:	3c 90       	ld	r3, X
     f0e:	13 97       	sbiw	r26, 0x03	; 3
     f10:	eb 01       	movw	r28, r22
     f12:	8a 81       	ldd	r24, Y+2	; 0x02
     f14:	9b 81       	ldd	r25, Y+3	; 0x03
     f16:	14 96       	adiw	r26, 0x04	; 4
     f18:	ad 90       	ld	r10, X+
     f1a:	bd 90       	ld	r11, X+
     f1c:	cd 90       	ld	r12, X+
     f1e:	dc 90       	ld	r13, X
     f20:	17 97       	sbiw	r26, 0x07	; 7
     f22:	ec 80       	ldd	r14, Y+4	; 0x04
     f24:	fd 80       	ldd	r15, Y+5	; 0x05
     f26:	0e 81       	ldd	r16, Y+6	; 0x06
     f28:	1f 81       	ldd	r17, Y+7	; 0x07
     f2a:	91 01       	movw	r18, r2
     f2c:	28 1b       	sub	r18, r24
     f2e:	39 0b       	sbc	r19, r25
     f30:	b9 01       	movw	r22, r18
     f32:	37 ff       	sbrs	r19, 7
     f34:	04 c0       	rjmp	.+8      	; 0xf3e <_fpadd_parts+0xb2>
     f36:	66 27       	eor	r22, r22
     f38:	77 27       	eor	r23, r23
     f3a:	62 1b       	sub	r22, r18
     f3c:	73 0b       	sbc	r23, r19
     f3e:	60 32       	cpi	r22, 0x20	; 32
     f40:	71 05       	cpc	r23, r1
     f42:	0c f0       	brlt	.+2      	; 0xf46 <_fpadd_parts+0xba>
     f44:	61 c0       	rjmp	.+194    	; 0x1008 <_fpadd_parts+0x17c>
     f46:	12 16       	cp	r1, r18
     f48:	13 06       	cpc	r1, r19
     f4a:	6c f5       	brge	.+90     	; 0xfa6 <_fpadd_parts+0x11a>
     f4c:	37 01       	movw	r6, r14
     f4e:	48 01       	movw	r8, r16
     f50:	06 2e       	mov	r0, r22
     f52:	04 c0       	rjmp	.+8      	; 0xf5c <_fpadd_parts+0xd0>
     f54:	96 94       	lsr	r9
     f56:	87 94       	ror	r8
     f58:	77 94       	ror	r7
     f5a:	67 94       	ror	r6
     f5c:	0a 94       	dec	r0
     f5e:	d2 f7       	brpl	.-12     	; 0xf54 <_fpadd_parts+0xc8>
     f60:	21 e0       	ldi	r18, 0x01	; 1
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	40 e0       	ldi	r20, 0x00	; 0
     f66:	50 e0       	ldi	r21, 0x00	; 0
     f68:	04 c0       	rjmp	.+8      	; 0xf72 <_fpadd_parts+0xe6>
     f6a:	22 0f       	add	r18, r18
     f6c:	33 1f       	adc	r19, r19
     f6e:	44 1f       	adc	r20, r20
     f70:	55 1f       	adc	r21, r21
     f72:	6a 95       	dec	r22
     f74:	d2 f7       	brpl	.-12     	; 0xf6a <_fpadd_parts+0xde>
     f76:	21 50       	subi	r18, 0x01	; 1
     f78:	30 40       	sbci	r19, 0x00	; 0
     f7a:	40 40       	sbci	r20, 0x00	; 0
     f7c:	50 40       	sbci	r21, 0x00	; 0
     f7e:	2e 21       	and	r18, r14
     f80:	3f 21       	and	r19, r15
     f82:	40 23       	and	r20, r16
     f84:	51 23       	and	r21, r17
     f86:	21 15       	cp	r18, r1
     f88:	31 05       	cpc	r19, r1
     f8a:	41 05       	cpc	r20, r1
     f8c:	51 05       	cpc	r21, r1
     f8e:	21 f0       	breq	.+8      	; 0xf98 <_fpadd_parts+0x10c>
     f90:	21 e0       	ldi	r18, 0x01	; 1
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	40 e0       	ldi	r20, 0x00	; 0
     f96:	50 e0       	ldi	r21, 0x00	; 0
     f98:	79 01       	movw	r14, r18
     f9a:	8a 01       	movw	r16, r20
     f9c:	e6 28       	or	r14, r6
     f9e:	f7 28       	or	r15, r7
     fa0:	08 29       	or	r16, r8
     fa2:	19 29       	or	r17, r9
     fa4:	3c c0       	rjmp	.+120    	; 0x101e <_fpadd_parts+0x192>
     fa6:	23 2b       	or	r18, r19
     fa8:	d1 f1       	breq	.+116    	; 0x101e <_fpadd_parts+0x192>
     faa:	26 0e       	add	r2, r22
     fac:	37 1e       	adc	r3, r23
     fae:	35 01       	movw	r6, r10
     fb0:	46 01       	movw	r8, r12
     fb2:	06 2e       	mov	r0, r22
     fb4:	04 c0       	rjmp	.+8      	; 0xfbe <_fpadd_parts+0x132>
     fb6:	96 94       	lsr	r9
     fb8:	87 94       	ror	r8
     fba:	77 94       	ror	r7
     fbc:	67 94       	ror	r6
     fbe:	0a 94       	dec	r0
     fc0:	d2 f7       	brpl	.-12     	; 0xfb6 <_fpadd_parts+0x12a>
     fc2:	21 e0       	ldi	r18, 0x01	; 1
     fc4:	30 e0       	ldi	r19, 0x00	; 0
     fc6:	40 e0       	ldi	r20, 0x00	; 0
     fc8:	50 e0       	ldi	r21, 0x00	; 0
     fca:	04 c0       	rjmp	.+8      	; 0xfd4 <_fpadd_parts+0x148>
     fcc:	22 0f       	add	r18, r18
     fce:	33 1f       	adc	r19, r19
     fd0:	44 1f       	adc	r20, r20
     fd2:	55 1f       	adc	r21, r21
     fd4:	6a 95       	dec	r22
     fd6:	d2 f7       	brpl	.-12     	; 0xfcc <_fpadd_parts+0x140>
     fd8:	21 50       	subi	r18, 0x01	; 1
     fda:	30 40       	sbci	r19, 0x00	; 0
     fdc:	40 40       	sbci	r20, 0x00	; 0
     fde:	50 40       	sbci	r21, 0x00	; 0
     fe0:	2a 21       	and	r18, r10
     fe2:	3b 21       	and	r19, r11
     fe4:	4c 21       	and	r20, r12
     fe6:	5d 21       	and	r21, r13
     fe8:	21 15       	cp	r18, r1
     fea:	31 05       	cpc	r19, r1
     fec:	41 05       	cpc	r20, r1
     fee:	51 05       	cpc	r21, r1
     ff0:	21 f0       	breq	.+8      	; 0xffa <_fpadd_parts+0x16e>
     ff2:	21 e0       	ldi	r18, 0x01	; 1
     ff4:	30 e0       	ldi	r19, 0x00	; 0
     ff6:	40 e0       	ldi	r20, 0x00	; 0
     ff8:	50 e0       	ldi	r21, 0x00	; 0
     ffa:	59 01       	movw	r10, r18
     ffc:	6a 01       	movw	r12, r20
     ffe:	a6 28       	or	r10, r6
    1000:	b7 28       	or	r11, r7
    1002:	c8 28       	or	r12, r8
    1004:	d9 28       	or	r13, r9
    1006:	0b c0       	rjmp	.+22     	; 0x101e <_fpadd_parts+0x192>
    1008:	82 15       	cp	r24, r2
    100a:	93 05       	cpc	r25, r3
    100c:	2c f0       	brlt	.+10     	; 0x1018 <_fpadd_parts+0x18c>
    100e:	1c 01       	movw	r2, r24
    1010:	aa 24       	eor	r10, r10
    1012:	bb 24       	eor	r11, r11
    1014:	65 01       	movw	r12, r10
    1016:	03 c0       	rjmp	.+6      	; 0x101e <_fpadd_parts+0x192>
    1018:	ee 24       	eor	r14, r14
    101a:	ff 24       	eor	r15, r15
    101c:	87 01       	movw	r16, r14
    101e:	11 96       	adiw	r26, 0x01	; 1
    1020:	9c 91       	ld	r25, X
    1022:	d2 01       	movw	r26, r4
    1024:	11 96       	adiw	r26, 0x01	; 1
    1026:	8c 91       	ld	r24, X
    1028:	98 17       	cp	r25, r24
    102a:	09 f4       	brne	.+2      	; 0x102e <_fpadd_parts+0x1a2>
    102c:	45 c0       	rjmp	.+138    	; 0x10b8 <_fpadd_parts+0x22c>
    102e:	99 23       	and	r25, r25
    1030:	39 f0       	breq	.+14     	; 0x1040 <_fpadd_parts+0x1b4>
    1032:	a8 01       	movw	r20, r16
    1034:	97 01       	movw	r18, r14
    1036:	2a 19       	sub	r18, r10
    1038:	3b 09       	sbc	r19, r11
    103a:	4c 09       	sbc	r20, r12
    103c:	5d 09       	sbc	r21, r13
    103e:	06 c0       	rjmp	.+12     	; 0x104c <_fpadd_parts+0x1c0>
    1040:	a6 01       	movw	r20, r12
    1042:	95 01       	movw	r18, r10
    1044:	2e 19       	sub	r18, r14
    1046:	3f 09       	sbc	r19, r15
    1048:	40 0b       	sbc	r20, r16
    104a:	51 0b       	sbc	r21, r17
    104c:	57 fd       	sbrc	r21, 7
    104e:	08 c0       	rjmp	.+16     	; 0x1060 <_fpadd_parts+0x1d4>
    1050:	11 82       	std	Z+1, r1	; 0x01
    1052:	33 82       	std	Z+3, r3	; 0x03
    1054:	22 82       	std	Z+2, r2	; 0x02
    1056:	24 83       	std	Z+4, r18	; 0x04
    1058:	35 83       	std	Z+5, r19	; 0x05
    105a:	46 83       	std	Z+6, r20	; 0x06
    105c:	57 83       	std	Z+7, r21	; 0x07
    105e:	1d c0       	rjmp	.+58     	; 0x109a <_fpadd_parts+0x20e>
    1060:	81 e0       	ldi	r24, 0x01	; 1
    1062:	81 83       	std	Z+1, r24	; 0x01
    1064:	33 82       	std	Z+3, r3	; 0x03
    1066:	22 82       	std	Z+2, r2	; 0x02
    1068:	88 27       	eor	r24, r24
    106a:	99 27       	eor	r25, r25
    106c:	dc 01       	movw	r26, r24
    106e:	82 1b       	sub	r24, r18
    1070:	93 0b       	sbc	r25, r19
    1072:	a4 0b       	sbc	r26, r20
    1074:	b5 0b       	sbc	r27, r21
    1076:	84 83       	std	Z+4, r24	; 0x04
    1078:	95 83       	std	Z+5, r25	; 0x05
    107a:	a6 83       	std	Z+6, r26	; 0x06
    107c:	b7 83       	std	Z+7, r27	; 0x07
    107e:	0d c0       	rjmp	.+26     	; 0x109a <_fpadd_parts+0x20e>
    1080:	22 0f       	add	r18, r18
    1082:	33 1f       	adc	r19, r19
    1084:	44 1f       	adc	r20, r20
    1086:	55 1f       	adc	r21, r21
    1088:	24 83       	std	Z+4, r18	; 0x04
    108a:	35 83       	std	Z+5, r19	; 0x05
    108c:	46 83       	std	Z+6, r20	; 0x06
    108e:	57 83       	std	Z+7, r21	; 0x07
    1090:	82 81       	ldd	r24, Z+2	; 0x02
    1092:	93 81       	ldd	r25, Z+3	; 0x03
    1094:	01 97       	sbiw	r24, 0x01	; 1
    1096:	93 83       	std	Z+3, r25	; 0x03
    1098:	82 83       	std	Z+2, r24	; 0x02
    109a:	24 81       	ldd	r18, Z+4	; 0x04
    109c:	35 81       	ldd	r19, Z+5	; 0x05
    109e:	46 81       	ldd	r20, Z+6	; 0x06
    10a0:	57 81       	ldd	r21, Z+7	; 0x07
    10a2:	da 01       	movw	r26, r20
    10a4:	c9 01       	movw	r24, r18
    10a6:	01 97       	sbiw	r24, 0x01	; 1
    10a8:	a1 09       	sbc	r26, r1
    10aa:	b1 09       	sbc	r27, r1
    10ac:	8f 5f       	subi	r24, 0xFF	; 255
    10ae:	9f 4f       	sbci	r25, 0xFF	; 255
    10b0:	af 4f       	sbci	r26, 0xFF	; 255
    10b2:	bf 43       	sbci	r27, 0x3F	; 63
    10b4:	28 f3       	brcs	.-54     	; 0x1080 <_fpadd_parts+0x1f4>
    10b6:	0b c0       	rjmp	.+22     	; 0x10ce <_fpadd_parts+0x242>
    10b8:	91 83       	std	Z+1, r25	; 0x01
    10ba:	33 82       	std	Z+3, r3	; 0x03
    10bc:	22 82       	std	Z+2, r2	; 0x02
    10be:	ea 0c       	add	r14, r10
    10c0:	fb 1c       	adc	r15, r11
    10c2:	0c 1d       	adc	r16, r12
    10c4:	1d 1d       	adc	r17, r13
    10c6:	e4 82       	std	Z+4, r14	; 0x04
    10c8:	f5 82       	std	Z+5, r15	; 0x05
    10ca:	06 83       	std	Z+6, r16	; 0x06
    10cc:	17 83       	std	Z+7, r17	; 0x07
    10ce:	83 e0       	ldi	r24, 0x03	; 3
    10d0:	80 83       	st	Z, r24
    10d2:	24 81       	ldd	r18, Z+4	; 0x04
    10d4:	35 81       	ldd	r19, Z+5	; 0x05
    10d6:	46 81       	ldd	r20, Z+6	; 0x06
    10d8:	57 81       	ldd	r21, Z+7	; 0x07
    10da:	57 ff       	sbrs	r21, 7
    10dc:	1a c0       	rjmp	.+52     	; 0x1112 <__stack+0x13>
    10de:	c9 01       	movw	r24, r18
    10e0:	aa 27       	eor	r26, r26
    10e2:	97 fd       	sbrc	r25, 7
    10e4:	a0 95       	com	r26
    10e6:	ba 2f       	mov	r27, r26
    10e8:	81 70       	andi	r24, 0x01	; 1
    10ea:	90 70       	andi	r25, 0x00	; 0
    10ec:	a0 70       	andi	r26, 0x00	; 0
    10ee:	b0 70       	andi	r27, 0x00	; 0
    10f0:	56 95       	lsr	r21
    10f2:	47 95       	ror	r20
    10f4:	37 95       	ror	r19
    10f6:	27 95       	ror	r18
    10f8:	82 2b       	or	r24, r18
    10fa:	93 2b       	or	r25, r19
    10fc:	a4 2b       	or	r26, r20
    10fe:	b5 2b       	or	r27, r21
    1100:	84 83       	std	Z+4, r24	; 0x04
    1102:	95 83       	std	Z+5, r25	; 0x05
    1104:	a6 83       	std	Z+6, r26	; 0x06
    1106:	b7 83       	std	Z+7, r27	; 0x07
    1108:	82 81       	ldd	r24, Z+2	; 0x02
    110a:	93 81       	ldd	r25, Z+3	; 0x03
    110c:	01 96       	adiw	r24, 0x01	; 1
    110e:	93 83       	std	Z+3, r25	; 0x03
    1110:	82 83       	std	Z+2, r24	; 0x02
    1112:	df 01       	movw	r26, r30
    1114:	01 c0       	rjmp	.+2      	; 0x1118 <__stack+0x19>
    1116:	d2 01       	movw	r26, r4
    1118:	cd 01       	movw	r24, r26
    111a:	cd b7       	in	r28, 0x3d	; 61
    111c:	de b7       	in	r29, 0x3e	; 62
    111e:	e2 e1       	ldi	r30, 0x12	; 18
    1120:	0c 94 62 37 	jmp	0x6ec4	; 0x6ec4 <__epilogue_restores__>

00001124 <__subsf3>:
    1124:	a0 e2       	ldi	r26, 0x20	; 32
    1126:	b0 e0       	ldi	r27, 0x00	; 0
    1128:	e8 e9       	ldi	r30, 0x98	; 152
    112a:	f8 e0       	ldi	r31, 0x08	; 8
    112c:	0c 94 52 37 	jmp	0x6ea4	; 0x6ea4 <__prologue_saves__+0x18>
    1130:	69 83       	std	Y+1, r22	; 0x01
    1132:	7a 83       	std	Y+2, r23	; 0x02
    1134:	8b 83       	std	Y+3, r24	; 0x03
    1136:	9c 83       	std	Y+4, r25	; 0x04
    1138:	2d 83       	std	Y+5, r18	; 0x05
    113a:	3e 83       	std	Y+6, r19	; 0x06
    113c:	4f 83       	std	Y+7, r20	; 0x07
    113e:	58 87       	std	Y+8, r21	; 0x08
    1140:	e9 e0       	ldi	r30, 0x09	; 9
    1142:	ee 2e       	mov	r14, r30
    1144:	f1 2c       	mov	r15, r1
    1146:	ec 0e       	add	r14, r28
    1148:	fd 1e       	adc	r15, r29
    114a:	ce 01       	movw	r24, r28
    114c:	01 96       	adiw	r24, 0x01	; 1
    114e:	b7 01       	movw	r22, r14
    1150:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    1154:	8e 01       	movw	r16, r28
    1156:	0f 5e       	subi	r16, 0xEF	; 239
    1158:	1f 4f       	sbci	r17, 0xFF	; 255
    115a:	ce 01       	movw	r24, r28
    115c:	05 96       	adiw	r24, 0x05	; 5
    115e:	b8 01       	movw	r22, r16
    1160:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    1164:	8a 89       	ldd	r24, Y+18	; 0x12
    1166:	91 e0       	ldi	r25, 0x01	; 1
    1168:	89 27       	eor	r24, r25
    116a:	8a 8b       	std	Y+18, r24	; 0x12
    116c:	c7 01       	movw	r24, r14
    116e:	b8 01       	movw	r22, r16
    1170:	ae 01       	movw	r20, r28
    1172:	47 5e       	subi	r20, 0xE7	; 231
    1174:	5f 4f       	sbci	r21, 0xFF	; 255
    1176:	0e 94 46 07 	call	0xe8c	; 0xe8c <_fpadd_parts>
    117a:	0e 94 1b 0b 	call	0x1636	; 0x1636 <__pack_f>
    117e:	a0 96       	adiw	r28, 0x20	; 32
    1180:	e6 e0       	ldi	r30, 0x06	; 6
    1182:	0c 94 6e 37 	jmp	0x6edc	; 0x6edc <__epilogue_restores__+0x18>

00001186 <__addsf3>:
    1186:	a0 e2       	ldi	r26, 0x20	; 32
    1188:	b0 e0       	ldi	r27, 0x00	; 0
    118a:	e9 ec       	ldi	r30, 0xC9	; 201
    118c:	f8 e0       	ldi	r31, 0x08	; 8
    118e:	0c 94 52 37 	jmp	0x6ea4	; 0x6ea4 <__prologue_saves__+0x18>
    1192:	69 83       	std	Y+1, r22	; 0x01
    1194:	7a 83       	std	Y+2, r23	; 0x02
    1196:	8b 83       	std	Y+3, r24	; 0x03
    1198:	9c 83       	std	Y+4, r25	; 0x04
    119a:	2d 83       	std	Y+5, r18	; 0x05
    119c:	3e 83       	std	Y+6, r19	; 0x06
    119e:	4f 83       	std	Y+7, r20	; 0x07
    11a0:	58 87       	std	Y+8, r21	; 0x08
    11a2:	f9 e0       	ldi	r31, 0x09	; 9
    11a4:	ef 2e       	mov	r14, r31
    11a6:	f1 2c       	mov	r15, r1
    11a8:	ec 0e       	add	r14, r28
    11aa:	fd 1e       	adc	r15, r29
    11ac:	ce 01       	movw	r24, r28
    11ae:	01 96       	adiw	r24, 0x01	; 1
    11b0:	b7 01       	movw	r22, r14
    11b2:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    11b6:	8e 01       	movw	r16, r28
    11b8:	0f 5e       	subi	r16, 0xEF	; 239
    11ba:	1f 4f       	sbci	r17, 0xFF	; 255
    11bc:	ce 01       	movw	r24, r28
    11be:	05 96       	adiw	r24, 0x05	; 5
    11c0:	b8 01       	movw	r22, r16
    11c2:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    11c6:	c7 01       	movw	r24, r14
    11c8:	b8 01       	movw	r22, r16
    11ca:	ae 01       	movw	r20, r28
    11cc:	47 5e       	subi	r20, 0xE7	; 231
    11ce:	5f 4f       	sbci	r21, 0xFF	; 255
    11d0:	0e 94 46 07 	call	0xe8c	; 0xe8c <_fpadd_parts>
    11d4:	0e 94 1b 0b 	call	0x1636	; 0x1636 <__pack_f>
    11d8:	a0 96       	adiw	r28, 0x20	; 32
    11da:	e6 e0       	ldi	r30, 0x06	; 6
    11dc:	0c 94 6e 37 	jmp	0x6edc	; 0x6edc <__epilogue_restores__+0x18>

000011e0 <__mulsf3>:
    11e0:	a0 e2       	ldi	r26, 0x20	; 32
    11e2:	b0 e0       	ldi	r27, 0x00	; 0
    11e4:	e6 ef       	ldi	r30, 0xF6	; 246
    11e6:	f8 e0       	ldi	r31, 0x08	; 8
    11e8:	0c 94 46 37 	jmp	0x6e8c	; 0x6e8c <__prologue_saves__>
    11ec:	69 83       	std	Y+1, r22	; 0x01
    11ee:	7a 83       	std	Y+2, r23	; 0x02
    11f0:	8b 83       	std	Y+3, r24	; 0x03
    11f2:	9c 83       	std	Y+4, r25	; 0x04
    11f4:	2d 83       	std	Y+5, r18	; 0x05
    11f6:	3e 83       	std	Y+6, r19	; 0x06
    11f8:	4f 83       	std	Y+7, r20	; 0x07
    11fa:	58 87       	std	Y+8, r21	; 0x08
    11fc:	ce 01       	movw	r24, r28
    11fe:	01 96       	adiw	r24, 0x01	; 1
    1200:	be 01       	movw	r22, r28
    1202:	67 5f       	subi	r22, 0xF7	; 247
    1204:	7f 4f       	sbci	r23, 0xFF	; 255
    1206:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    120a:	ce 01       	movw	r24, r28
    120c:	05 96       	adiw	r24, 0x05	; 5
    120e:	be 01       	movw	r22, r28
    1210:	6f 5e       	subi	r22, 0xEF	; 239
    1212:	7f 4f       	sbci	r23, 0xFF	; 255
    1214:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    1218:	99 85       	ldd	r25, Y+9	; 0x09
    121a:	92 30       	cpi	r25, 0x02	; 2
    121c:	88 f0       	brcs	.+34     	; 0x1240 <__mulsf3+0x60>
    121e:	89 89       	ldd	r24, Y+17	; 0x11
    1220:	82 30       	cpi	r24, 0x02	; 2
    1222:	c8 f0       	brcs	.+50     	; 0x1256 <__mulsf3+0x76>
    1224:	94 30       	cpi	r25, 0x04	; 4
    1226:	19 f4       	brne	.+6      	; 0x122e <__mulsf3+0x4e>
    1228:	82 30       	cpi	r24, 0x02	; 2
    122a:	51 f4       	brne	.+20     	; 0x1240 <__mulsf3+0x60>
    122c:	04 c0       	rjmp	.+8      	; 0x1236 <__mulsf3+0x56>
    122e:	84 30       	cpi	r24, 0x04	; 4
    1230:	29 f4       	brne	.+10     	; 0x123c <__mulsf3+0x5c>
    1232:	92 30       	cpi	r25, 0x02	; 2
    1234:	81 f4       	brne	.+32     	; 0x1256 <__mulsf3+0x76>
    1236:	86 e2       	ldi	r24, 0x26	; 38
    1238:	91 e0       	ldi	r25, 0x01	; 1
    123a:	c6 c0       	rjmp	.+396    	; 0x13c8 <__mulsf3+0x1e8>
    123c:	92 30       	cpi	r25, 0x02	; 2
    123e:	49 f4       	brne	.+18     	; 0x1252 <__mulsf3+0x72>
    1240:	20 e0       	ldi	r18, 0x00	; 0
    1242:	9a 85       	ldd	r25, Y+10	; 0x0a
    1244:	8a 89       	ldd	r24, Y+18	; 0x12
    1246:	98 13       	cpse	r25, r24
    1248:	21 e0       	ldi	r18, 0x01	; 1
    124a:	2a 87       	std	Y+10, r18	; 0x0a
    124c:	ce 01       	movw	r24, r28
    124e:	09 96       	adiw	r24, 0x09	; 9
    1250:	bb c0       	rjmp	.+374    	; 0x13c8 <__mulsf3+0x1e8>
    1252:	82 30       	cpi	r24, 0x02	; 2
    1254:	49 f4       	brne	.+18     	; 0x1268 <__mulsf3+0x88>
    1256:	20 e0       	ldi	r18, 0x00	; 0
    1258:	9a 85       	ldd	r25, Y+10	; 0x0a
    125a:	8a 89       	ldd	r24, Y+18	; 0x12
    125c:	98 13       	cpse	r25, r24
    125e:	21 e0       	ldi	r18, 0x01	; 1
    1260:	2a 8b       	std	Y+18, r18	; 0x12
    1262:	ce 01       	movw	r24, r28
    1264:	41 96       	adiw	r24, 0x11	; 17
    1266:	b0 c0       	rjmp	.+352    	; 0x13c8 <__mulsf3+0x1e8>
    1268:	2d 84       	ldd	r2, Y+13	; 0x0d
    126a:	3e 84       	ldd	r3, Y+14	; 0x0e
    126c:	4f 84       	ldd	r4, Y+15	; 0x0f
    126e:	58 88       	ldd	r5, Y+16	; 0x10
    1270:	6d 88       	ldd	r6, Y+21	; 0x15
    1272:	7e 88       	ldd	r7, Y+22	; 0x16
    1274:	8f 88       	ldd	r8, Y+23	; 0x17
    1276:	98 8c       	ldd	r9, Y+24	; 0x18
    1278:	ee 24       	eor	r14, r14
    127a:	ff 24       	eor	r15, r15
    127c:	87 01       	movw	r16, r14
    127e:	aa 24       	eor	r10, r10
    1280:	bb 24       	eor	r11, r11
    1282:	65 01       	movw	r12, r10
    1284:	40 e0       	ldi	r20, 0x00	; 0
    1286:	50 e0       	ldi	r21, 0x00	; 0
    1288:	60 e0       	ldi	r22, 0x00	; 0
    128a:	70 e0       	ldi	r23, 0x00	; 0
    128c:	e0 e0       	ldi	r30, 0x00	; 0
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	c1 01       	movw	r24, r2
    1292:	81 70       	andi	r24, 0x01	; 1
    1294:	90 70       	andi	r25, 0x00	; 0
    1296:	89 2b       	or	r24, r25
    1298:	e9 f0       	breq	.+58     	; 0x12d4 <__mulsf3+0xf4>
    129a:	e6 0c       	add	r14, r6
    129c:	f7 1c       	adc	r15, r7
    129e:	08 1d       	adc	r16, r8
    12a0:	19 1d       	adc	r17, r9
    12a2:	9a 01       	movw	r18, r20
    12a4:	ab 01       	movw	r20, r22
    12a6:	2a 0d       	add	r18, r10
    12a8:	3b 1d       	adc	r19, r11
    12aa:	4c 1d       	adc	r20, r12
    12ac:	5d 1d       	adc	r21, r13
    12ae:	80 e0       	ldi	r24, 0x00	; 0
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	a0 e0       	ldi	r26, 0x00	; 0
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	e6 14       	cp	r14, r6
    12b8:	f7 04       	cpc	r15, r7
    12ba:	08 05       	cpc	r16, r8
    12bc:	19 05       	cpc	r17, r9
    12be:	20 f4       	brcc	.+8      	; 0x12c8 <__mulsf3+0xe8>
    12c0:	81 e0       	ldi	r24, 0x01	; 1
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	a0 e0       	ldi	r26, 0x00	; 0
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	ba 01       	movw	r22, r20
    12ca:	a9 01       	movw	r20, r18
    12cc:	48 0f       	add	r20, r24
    12ce:	59 1f       	adc	r21, r25
    12d0:	6a 1f       	adc	r22, r26
    12d2:	7b 1f       	adc	r23, r27
    12d4:	aa 0c       	add	r10, r10
    12d6:	bb 1c       	adc	r11, r11
    12d8:	cc 1c       	adc	r12, r12
    12da:	dd 1c       	adc	r13, r13
    12dc:	97 fe       	sbrs	r9, 7
    12de:	08 c0       	rjmp	.+16     	; 0x12f0 <__mulsf3+0x110>
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	a0 e0       	ldi	r26, 0x00	; 0
    12e6:	b0 e0       	ldi	r27, 0x00	; 0
    12e8:	a8 2a       	or	r10, r24
    12ea:	b9 2a       	or	r11, r25
    12ec:	ca 2a       	or	r12, r26
    12ee:	db 2a       	or	r13, r27
    12f0:	31 96       	adiw	r30, 0x01	; 1
    12f2:	e0 32       	cpi	r30, 0x20	; 32
    12f4:	f1 05       	cpc	r31, r1
    12f6:	49 f0       	breq	.+18     	; 0x130a <__mulsf3+0x12a>
    12f8:	66 0c       	add	r6, r6
    12fa:	77 1c       	adc	r7, r7
    12fc:	88 1c       	adc	r8, r8
    12fe:	99 1c       	adc	r9, r9
    1300:	56 94       	lsr	r5
    1302:	47 94       	ror	r4
    1304:	37 94       	ror	r3
    1306:	27 94       	ror	r2
    1308:	c3 cf       	rjmp	.-122    	; 0x1290 <__mulsf3+0xb0>
    130a:	fa 85       	ldd	r31, Y+10	; 0x0a
    130c:	ea 89       	ldd	r30, Y+18	; 0x12
    130e:	2b 89       	ldd	r18, Y+19	; 0x13
    1310:	3c 89       	ldd	r19, Y+20	; 0x14
    1312:	8b 85       	ldd	r24, Y+11	; 0x0b
    1314:	9c 85       	ldd	r25, Y+12	; 0x0c
    1316:	28 0f       	add	r18, r24
    1318:	39 1f       	adc	r19, r25
    131a:	2e 5f       	subi	r18, 0xFE	; 254
    131c:	3f 4f       	sbci	r19, 0xFF	; 255
    131e:	17 c0       	rjmp	.+46     	; 0x134e <__mulsf3+0x16e>
    1320:	ca 01       	movw	r24, r20
    1322:	81 70       	andi	r24, 0x01	; 1
    1324:	90 70       	andi	r25, 0x00	; 0
    1326:	89 2b       	or	r24, r25
    1328:	61 f0       	breq	.+24     	; 0x1342 <__mulsf3+0x162>
    132a:	16 95       	lsr	r17
    132c:	07 95       	ror	r16
    132e:	f7 94       	ror	r15
    1330:	e7 94       	ror	r14
    1332:	80 e0       	ldi	r24, 0x00	; 0
    1334:	90 e0       	ldi	r25, 0x00	; 0
    1336:	a0 e0       	ldi	r26, 0x00	; 0
    1338:	b0 e8       	ldi	r27, 0x80	; 128
    133a:	e8 2a       	or	r14, r24
    133c:	f9 2a       	or	r15, r25
    133e:	0a 2b       	or	r16, r26
    1340:	1b 2b       	or	r17, r27
    1342:	76 95       	lsr	r23
    1344:	67 95       	ror	r22
    1346:	57 95       	ror	r21
    1348:	47 95       	ror	r20
    134a:	2f 5f       	subi	r18, 0xFF	; 255
    134c:	3f 4f       	sbci	r19, 0xFF	; 255
    134e:	77 fd       	sbrc	r23, 7
    1350:	e7 cf       	rjmp	.-50     	; 0x1320 <__mulsf3+0x140>
    1352:	0c c0       	rjmp	.+24     	; 0x136c <__mulsf3+0x18c>
    1354:	44 0f       	add	r20, r20
    1356:	55 1f       	adc	r21, r21
    1358:	66 1f       	adc	r22, r22
    135a:	77 1f       	adc	r23, r23
    135c:	17 fd       	sbrc	r17, 7
    135e:	41 60       	ori	r20, 0x01	; 1
    1360:	ee 0c       	add	r14, r14
    1362:	ff 1c       	adc	r15, r15
    1364:	00 1f       	adc	r16, r16
    1366:	11 1f       	adc	r17, r17
    1368:	21 50       	subi	r18, 0x01	; 1
    136a:	30 40       	sbci	r19, 0x00	; 0
    136c:	40 30       	cpi	r20, 0x00	; 0
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	59 07       	cpc	r21, r25
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	69 07       	cpc	r22, r25
    1376:	90 e4       	ldi	r25, 0x40	; 64
    1378:	79 07       	cpc	r23, r25
    137a:	60 f3       	brcs	.-40     	; 0x1354 <__mulsf3+0x174>
    137c:	2b 8f       	std	Y+27, r18	; 0x1b
    137e:	3c 8f       	std	Y+28, r19	; 0x1c
    1380:	db 01       	movw	r26, r22
    1382:	ca 01       	movw	r24, r20
    1384:	8f 77       	andi	r24, 0x7F	; 127
    1386:	90 70       	andi	r25, 0x00	; 0
    1388:	a0 70       	andi	r26, 0x00	; 0
    138a:	b0 70       	andi	r27, 0x00	; 0
    138c:	80 34       	cpi	r24, 0x40	; 64
    138e:	91 05       	cpc	r25, r1
    1390:	a1 05       	cpc	r26, r1
    1392:	b1 05       	cpc	r27, r1
    1394:	61 f4       	brne	.+24     	; 0x13ae <__mulsf3+0x1ce>
    1396:	47 fd       	sbrc	r20, 7
    1398:	0a c0       	rjmp	.+20     	; 0x13ae <__mulsf3+0x1ce>
    139a:	e1 14       	cp	r14, r1
    139c:	f1 04       	cpc	r15, r1
    139e:	01 05       	cpc	r16, r1
    13a0:	11 05       	cpc	r17, r1
    13a2:	29 f0       	breq	.+10     	; 0x13ae <__mulsf3+0x1ce>
    13a4:	40 5c       	subi	r20, 0xC0	; 192
    13a6:	5f 4f       	sbci	r21, 0xFF	; 255
    13a8:	6f 4f       	sbci	r22, 0xFF	; 255
    13aa:	7f 4f       	sbci	r23, 0xFF	; 255
    13ac:	40 78       	andi	r20, 0x80	; 128
    13ae:	1a 8e       	std	Y+26, r1	; 0x1a
    13b0:	fe 17       	cp	r31, r30
    13b2:	11 f0       	breq	.+4      	; 0x13b8 <__mulsf3+0x1d8>
    13b4:	81 e0       	ldi	r24, 0x01	; 1
    13b6:	8a 8f       	std	Y+26, r24	; 0x1a
    13b8:	4d 8f       	std	Y+29, r20	; 0x1d
    13ba:	5e 8f       	std	Y+30, r21	; 0x1e
    13bc:	6f 8f       	std	Y+31, r22	; 0x1f
    13be:	78 a3       	std	Y+32, r23	; 0x20
    13c0:	83 e0       	ldi	r24, 0x03	; 3
    13c2:	89 8f       	std	Y+25, r24	; 0x19
    13c4:	ce 01       	movw	r24, r28
    13c6:	49 96       	adiw	r24, 0x19	; 25
    13c8:	0e 94 1b 0b 	call	0x1636	; 0x1636 <__pack_f>
    13cc:	a0 96       	adiw	r28, 0x20	; 32
    13ce:	e2 e1       	ldi	r30, 0x12	; 18
    13d0:	0c 94 62 37 	jmp	0x6ec4	; 0x6ec4 <__epilogue_restores__>

000013d4 <__gesf2>:
    13d4:	a8 e1       	ldi	r26, 0x18	; 24
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	e0 ef       	ldi	r30, 0xF0	; 240
    13da:	f9 e0       	ldi	r31, 0x09	; 9
    13dc:	0c 94 52 37 	jmp	0x6ea4	; 0x6ea4 <__prologue_saves__+0x18>
    13e0:	69 83       	std	Y+1, r22	; 0x01
    13e2:	7a 83       	std	Y+2, r23	; 0x02
    13e4:	8b 83       	std	Y+3, r24	; 0x03
    13e6:	9c 83       	std	Y+4, r25	; 0x04
    13e8:	2d 83       	std	Y+5, r18	; 0x05
    13ea:	3e 83       	std	Y+6, r19	; 0x06
    13ec:	4f 83       	std	Y+7, r20	; 0x07
    13ee:	58 87       	std	Y+8, r21	; 0x08
    13f0:	89 e0       	ldi	r24, 0x09	; 9
    13f2:	e8 2e       	mov	r14, r24
    13f4:	f1 2c       	mov	r15, r1
    13f6:	ec 0e       	add	r14, r28
    13f8:	fd 1e       	adc	r15, r29
    13fa:	ce 01       	movw	r24, r28
    13fc:	01 96       	adiw	r24, 0x01	; 1
    13fe:	b7 01       	movw	r22, r14
    1400:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    1404:	8e 01       	movw	r16, r28
    1406:	0f 5e       	subi	r16, 0xEF	; 239
    1408:	1f 4f       	sbci	r17, 0xFF	; 255
    140a:	ce 01       	movw	r24, r28
    140c:	05 96       	adiw	r24, 0x05	; 5
    140e:	b8 01       	movw	r22, r16
    1410:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    1414:	89 85       	ldd	r24, Y+9	; 0x09
    1416:	82 30       	cpi	r24, 0x02	; 2
    1418:	40 f0       	brcs	.+16     	; 0x142a <__gesf2+0x56>
    141a:	89 89       	ldd	r24, Y+17	; 0x11
    141c:	82 30       	cpi	r24, 0x02	; 2
    141e:	28 f0       	brcs	.+10     	; 0x142a <__gesf2+0x56>
    1420:	c7 01       	movw	r24, r14
    1422:	b8 01       	movw	r22, r16
    1424:	0e 94 68 0c 	call	0x18d0	; 0x18d0 <__fpcmp_parts_f>
    1428:	01 c0       	rjmp	.+2      	; 0x142c <__gesf2+0x58>
    142a:	8f ef       	ldi	r24, 0xFF	; 255
    142c:	68 96       	adiw	r28, 0x18	; 24
    142e:	e6 e0       	ldi	r30, 0x06	; 6
    1430:	0c 94 6e 37 	jmp	0x6edc	; 0x6edc <__epilogue_restores__+0x18>

00001434 <__floatsisf>:
    1434:	a8 e0       	ldi	r26, 0x08	; 8
    1436:	b0 e0       	ldi	r27, 0x00	; 0
    1438:	e0 e2       	ldi	r30, 0x20	; 32
    143a:	fa e0       	ldi	r31, 0x0A	; 10
    143c:	0c 94 4f 37 	jmp	0x6e9e	; 0x6e9e <__prologue_saves__+0x12>
    1440:	9b 01       	movw	r18, r22
    1442:	ac 01       	movw	r20, r24
    1444:	83 e0       	ldi	r24, 0x03	; 3
    1446:	89 83       	std	Y+1, r24	; 0x01
    1448:	da 01       	movw	r26, r20
    144a:	c9 01       	movw	r24, r18
    144c:	88 27       	eor	r24, r24
    144e:	b7 fd       	sbrc	r27, 7
    1450:	83 95       	inc	r24
    1452:	99 27       	eor	r25, r25
    1454:	aa 27       	eor	r26, r26
    1456:	bb 27       	eor	r27, r27
    1458:	b8 2e       	mov	r11, r24
    145a:	21 15       	cp	r18, r1
    145c:	31 05       	cpc	r19, r1
    145e:	41 05       	cpc	r20, r1
    1460:	51 05       	cpc	r21, r1
    1462:	19 f4       	brne	.+6      	; 0x146a <__floatsisf+0x36>
    1464:	82 e0       	ldi	r24, 0x02	; 2
    1466:	89 83       	std	Y+1, r24	; 0x01
    1468:	3a c0       	rjmp	.+116    	; 0x14de <__floatsisf+0xaa>
    146a:	88 23       	and	r24, r24
    146c:	a9 f0       	breq	.+42     	; 0x1498 <__floatsisf+0x64>
    146e:	20 30       	cpi	r18, 0x00	; 0
    1470:	80 e0       	ldi	r24, 0x00	; 0
    1472:	38 07       	cpc	r19, r24
    1474:	80 e0       	ldi	r24, 0x00	; 0
    1476:	48 07       	cpc	r20, r24
    1478:	80 e8       	ldi	r24, 0x80	; 128
    147a:	58 07       	cpc	r21, r24
    147c:	29 f4       	brne	.+10     	; 0x1488 <__floatsisf+0x54>
    147e:	60 e0       	ldi	r22, 0x00	; 0
    1480:	70 e0       	ldi	r23, 0x00	; 0
    1482:	80 e0       	ldi	r24, 0x00	; 0
    1484:	9f ec       	ldi	r25, 0xCF	; 207
    1486:	30 c0       	rjmp	.+96     	; 0x14e8 <__floatsisf+0xb4>
    1488:	ee 24       	eor	r14, r14
    148a:	ff 24       	eor	r15, r15
    148c:	87 01       	movw	r16, r14
    148e:	e2 1a       	sub	r14, r18
    1490:	f3 0a       	sbc	r15, r19
    1492:	04 0b       	sbc	r16, r20
    1494:	15 0b       	sbc	r17, r21
    1496:	02 c0       	rjmp	.+4      	; 0x149c <__floatsisf+0x68>
    1498:	79 01       	movw	r14, r18
    149a:	8a 01       	movw	r16, r20
    149c:	8e e1       	ldi	r24, 0x1E	; 30
    149e:	c8 2e       	mov	r12, r24
    14a0:	d1 2c       	mov	r13, r1
    14a2:	dc 82       	std	Y+4, r13	; 0x04
    14a4:	cb 82       	std	Y+3, r12	; 0x03
    14a6:	ed 82       	std	Y+5, r14	; 0x05
    14a8:	fe 82       	std	Y+6, r15	; 0x06
    14aa:	0f 83       	std	Y+7, r16	; 0x07
    14ac:	18 87       	std	Y+8, r17	; 0x08
    14ae:	c8 01       	movw	r24, r16
    14b0:	b7 01       	movw	r22, r14
    14b2:	0e 94 cc 0a 	call	0x1598	; 0x1598 <__clzsi2>
    14b6:	01 97       	sbiw	r24, 0x01	; 1
    14b8:	18 16       	cp	r1, r24
    14ba:	19 06       	cpc	r1, r25
    14bc:	84 f4       	brge	.+32     	; 0x14de <__floatsisf+0xaa>
    14be:	08 2e       	mov	r0, r24
    14c0:	04 c0       	rjmp	.+8      	; 0x14ca <__floatsisf+0x96>
    14c2:	ee 0c       	add	r14, r14
    14c4:	ff 1c       	adc	r15, r15
    14c6:	00 1f       	adc	r16, r16
    14c8:	11 1f       	adc	r17, r17
    14ca:	0a 94       	dec	r0
    14cc:	d2 f7       	brpl	.-12     	; 0x14c2 <__floatsisf+0x8e>
    14ce:	ed 82       	std	Y+5, r14	; 0x05
    14d0:	fe 82       	std	Y+6, r15	; 0x06
    14d2:	0f 83       	std	Y+7, r16	; 0x07
    14d4:	18 87       	std	Y+8, r17	; 0x08
    14d6:	c8 1a       	sub	r12, r24
    14d8:	d9 0a       	sbc	r13, r25
    14da:	dc 82       	std	Y+4, r13	; 0x04
    14dc:	cb 82       	std	Y+3, r12	; 0x03
    14de:	ba 82       	std	Y+2, r11	; 0x02
    14e0:	ce 01       	movw	r24, r28
    14e2:	01 96       	adiw	r24, 0x01	; 1
    14e4:	0e 94 1b 0b 	call	0x1636	; 0x1636 <__pack_f>
    14e8:	28 96       	adiw	r28, 0x08	; 8
    14ea:	e9 e0       	ldi	r30, 0x09	; 9
    14ec:	0c 94 6b 37 	jmp	0x6ed6	; 0x6ed6 <__epilogue_restores__+0x12>

000014f0 <__fixsfsi>:
    14f0:	ac e0       	ldi	r26, 0x0C	; 12
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	ee e7       	ldi	r30, 0x7E	; 126
    14f6:	fa e0       	ldi	r31, 0x0A	; 10
    14f8:	0c 94 56 37 	jmp	0x6eac	; 0x6eac <__prologue_saves__+0x20>
    14fc:	69 83       	std	Y+1, r22	; 0x01
    14fe:	7a 83       	std	Y+2, r23	; 0x02
    1500:	8b 83       	std	Y+3, r24	; 0x03
    1502:	9c 83       	std	Y+4, r25	; 0x04
    1504:	ce 01       	movw	r24, r28
    1506:	01 96       	adiw	r24, 0x01	; 1
    1508:	be 01       	movw	r22, r28
    150a:	6b 5f       	subi	r22, 0xFB	; 251
    150c:	7f 4f       	sbci	r23, 0xFF	; 255
    150e:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__unpack_f>
    1512:	8d 81       	ldd	r24, Y+5	; 0x05
    1514:	82 30       	cpi	r24, 0x02	; 2
    1516:	61 f1       	breq	.+88     	; 0x1570 <__fixsfsi+0x80>
    1518:	82 30       	cpi	r24, 0x02	; 2
    151a:	50 f1       	brcs	.+84     	; 0x1570 <__fixsfsi+0x80>
    151c:	84 30       	cpi	r24, 0x04	; 4
    151e:	21 f4       	brne	.+8      	; 0x1528 <__fixsfsi+0x38>
    1520:	8e 81       	ldd	r24, Y+6	; 0x06
    1522:	88 23       	and	r24, r24
    1524:	51 f1       	breq	.+84     	; 0x157a <__fixsfsi+0x8a>
    1526:	2e c0       	rjmp	.+92     	; 0x1584 <__fixsfsi+0x94>
    1528:	2f 81       	ldd	r18, Y+7	; 0x07
    152a:	38 85       	ldd	r19, Y+8	; 0x08
    152c:	37 fd       	sbrc	r19, 7
    152e:	20 c0       	rjmp	.+64     	; 0x1570 <__fixsfsi+0x80>
    1530:	6e 81       	ldd	r22, Y+6	; 0x06
    1532:	2f 31       	cpi	r18, 0x1F	; 31
    1534:	31 05       	cpc	r19, r1
    1536:	1c f0       	brlt	.+6      	; 0x153e <__fixsfsi+0x4e>
    1538:	66 23       	and	r22, r22
    153a:	f9 f0       	breq	.+62     	; 0x157a <__fixsfsi+0x8a>
    153c:	23 c0       	rjmp	.+70     	; 0x1584 <__fixsfsi+0x94>
    153e:	8e e1       	ldi	r24, 0x1E	; 30
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	82 1b       	sub	r24, r18
    1544:	93 0b       	sbc	r25, r19
    1546:	29 85       	ldd	r18, Y+9	; 0x09
    1548:	3a 85       	ldd	r19, Y+10	; 0x0a
    154a:	4b 85       	ldd	r20, Y+11	; 0x0b
    154c:	5c 85       	ldd	r21, Y+12	; 0x0c
    154e:	04 c0       	rjmp	.+8      	; 0x1558 <__fixsfsi+0x68>
    1550:	56 95       	lsr	r21
    1552:	47 95       	ror	r20
    1554:	37 95       	ror	r19
    1556:	27 95       	ror	r18
    1558:	8a 95       	dec	r24
    155a:	d2 f7       	brpl	.-12     	; 0x1550 <__fixsfsi+0x60>
    155c:	66 23       	and	r22, r22
    155e:	b1 f0       	breq	.+44     	; 0x158c <__fixsfsi+0x9c>
    1560:	50 95       	com	r21
    1562:	40 95       	com	r20
    1564:	30 95       	com	r19
    1566:	21 95       	neg	r18
    1568:	3f 4f       	sbci	r19, 0xFF	; 255
    156a:	4f 4f       	sbci	r20, 0xFF	; 255
    156c:	5f 4f       	sbci	r21, 0xFF	; 255
    156e:	0e c0       	rjmp	.+28     	; 0x158c <__fixsfsi+0x9c>
    1570:	20 e0       	ldi	r18, 0x00	; 0
    1572:	30 e0       	ldi	r19, 0x00	; 0
    1574:	40 e0       	ldi	r20, 0x00	; 0
    1576:	50 e0       	ldi	r21, 0x00	; 0
    1578:	09 c0       	rjmp	.+18     	; 0x158c <__fixsfsi+0x9c>
    157a:	2f ef       	ldi	r18, 0xFF	; 255
    157c:	3f ef       	ldi	r19, 0xFF	; 255
    157e:	4f ef       	ldi	r20, 0xFF	; 255
    1580:	5f e7       	ldi	r21, 0x7F	; 127
    1582:	04 c0       	rjmp	.+8      	; 0x158c <__fixsfsi+0x9c>
    1584:	20 e0       	ldi	r18, 0x00	; 0
    1586:	30 e0       	ldi	r19, 0x00	; 0
    1588:	40 e0       	ldi	r20, 0x00	; 0
    158a:	50 e8       	ldi	r21, 0x80	; 128
    158c:	b9 01       	movw	r22, r18
    158e:	ca 01       	movw	r24, r20
    1590:	2c 96       	adiw	r28, 0x0c	; 12
    1592:	e2 e0       	ldi	r30, 0x02	; 2
    1594:	0c 94 72 37 	jmp	0x6ee4	; 0x6ee4 <__epilogue_restores__+0x20>

00001598 <__clzsi2>:
    1598:	ef 92       	push	r14
    159a:	ff 92       	push	r15
    159c:	0f 93       	push	r16
    159e:	1f 93       	push	r17
    15a0:	7b 01       	movw	r14, r22
    15a2:	8c 01       	movw	r16, r24
    15a4:	80 e0       	ldi	r24, 0x00	; 0
    15a6:	e8 16       	cp	r14, r24
    15a8:	80 e0       	ldi	r24, 0x00	; 0
    15aa:	f8 06       	cpc	r15, r24
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	08 07       	cpc	r16, r24
    15b0:	80 e0       	ldi	r24, 0x00	; 0
    15b2:	18 07       	cpc	r17, r24
    15b4:	88 f4       	brcc	.+34     	; 0x15d8 <__clzsi2+0x40>
    15b6:	8f ef       	ldi	r24, 0xFF	; 255
    15b8:	e8 16       	cp	r14, r24
    15ba:	f1 04       	cpc	r15, r1
    15bc:	01 05       	cpc	r16, r1
    15be:	11 05       	cpc	r17, r1
    15c0:	31 f0       	breq	.+12     	; 0x15ce <__clzsi2+0x36>
    15c2:	28 f0       	brcs	.+10     	; 0x15ce <__clzsi2+0x36>
    15c4:	88 e0       	ldi	r24, 0x08	; 8
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	a0 e0       	ldi	r26, 0x00	; 0
    15ca:	b0 e0       	ldi	r27, 0x00	; 0
    15cc:	17 c0       	rjmp	.+46     	; 0x15fc <__clzsi2+0x64>
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	90 e0       	ldi	r25, 0x00	; 0
    15d2:	a0 e0       	ldi	r26, 0x00	; 0
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	12 c0       	rjmp	.+36     	; 0x15fc <__clzsi2+0x64>
    15d8:	80 e0       	ldi	r24, 0x00	; 0
    15da:	e8 16       	cp	r14, r24
    15dc:	80 e0       	ldi	r24, 0x00	; 0
    15de:	f8 06       	cpc	r15, r24
    15e0:	80 e0       	ldi	r24, 0x00	; 0
    15e2:	08 07       	cpc	r16, r24
    15e4:	81 e0       	ldi	r24, 0x01	; 1
    15e6:	18 07       	cpc	r17, r24
    15e8:	28 f0       	brcs	.+10     	; 0x15f4 <__clzsi2+0x5c>
    15ea:	88 e1       	ldi	r24, 0x18	; 24
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	a0 e0       	ldi	r26, 0x00	; 0
    15f0:	b0 e0       	ldi	r27, 0x00	; 0
    15f2:	04 c0       	rjmp	.+8      	; 0x15fc <__clzsi2+0x64>
    15f4:	80 e1       	ldi	r24, 0x10	; 16
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	a0 e0       	ldi	r26, 0x00	; 0
    15fa:	b0 e0       	ldi	r27, 0x00	; 0
    15fc:	20 e2       	ldi	r18, 0x20	; 32
    15fe:	30 e0       	ldi	r19, 0x00	; 0
    1600:	40 e0       	ldi	r20, 0x00	; 0
    1602:	50 e0       	ldi	r21, 0x00	; 0
    1604:	28 1b       	sub	r18, r24
    1606:	39 0b       	sbc	r19, r25
    1608:	4a 0b       	sbc	r20, r26
    160a:	5b 0b       	sbc	r21, r27
    160c:	04 c0       	rjmp	.+8      	; 0x1616 <__clzsi2+0x7e>
    160e:	16 95       	lsr	r17
    1610:	07 95       	ror	r16
    1612:	f7 94       	ror	r15
    1614:	e7 94       	ror	r14
    1616:	8a 95       	dec	r24
    1618:	d2 f7       	brpl	.-12     	; 0x160e <__clzsi2+0x76>
    161a:	f7 01       	movw	r30, r14
    161c:	e2 5d       	subi	r30, 0xD2	; 210
    161e:	fe 4f       	sbci	r31, 0xFE	; 254
    1620:	80 81       	ld	r24, Z
    1622:	28 1b       	sub	r18, r24
    1624:	31 09       	sbc	r19, r1
    1626:	41 09       	sbc	r20, r1
    1628:	51 09       	sbc	r21, r1
    162a:	c9 01       	movw	r24, r18
    162c:	1f 91       	pop	r17
    162e:	0f 91       	pop	r16
    1630:	ff 90       	pop	r15
    1632:	ef 90       	pop	r14
    1634:	08 95       	ret

00001636 <__pack_f>:
    1636:	df 92       	push	r13
    1638:	ef 92       	push	r14
    163a:	ff 92       	push	r15
    163c:	0f 93       	push	r16
    163e:	1f 93       	push	r17
    1640:	fc 01       	movw	r30, r24
    1642:	e4 80       	ldd	r14, Z+4	; 0x04
    1644:	f5 80       	ldd	r15, Z+5	; 0x05
    1646:	06 81       	ldd	r16, Z+6	; 0x06
    1648:	17 81       	ldd	r17, Z+7	; 0x07
    164a:	d1 80       	ldd	r13, Z+1	; 0x01
    164c:	80 81       	ld	r24, Z
    164e:	82 30       	cpi	r24, 0x02	; 2
    1650:	48 f4       	brcc	.+18     	; 0x1664 <__pack_f+0x2e>
    1652:	80 e0       	ldi	r24, 0x00	; 0
    1654:	90 e0       	ldi	r25, 0x00	; 0
    1656:	a0 e1       	ldi	r26, 0x10	; 16
    1658:	b0 e0       	ldi	r27, 0x00	; 0
    165a:	e8 2a       	or	r14, r24
    165c:	f9 2a       	or	r15, r25
    165e:	0a 2b       	or	r16, r26
    1660:	1b 2b       	or	r17, r27
    1662:	a5 c0       	rjmp	.+330    	; 0x17ae <__pack_f+0x178>
    1664:	84 30       	cpi	r24, 0x04	; 4
    1666:	09 f4       	brne	.+2      	; 0x166a <__pack_f+0x34>
    1668:	9f c0       	rjmp	.+318    	; 0x17a8 <__pack_f+0x172>
    166a:	82 30       	cpi	r24, 0x02	; 2
    166c:	21 f4       	brne	.+8      	; 0x1676 <__pack_f+0x40>
    166e:	ee 24       	eor	r14, r14
    1670:	ff 24       	eor	r15, r15
    1672:	87 01       	movw	r16, r14
    1674:	05 c0       	rjmp	.+10     	; 0x1680 <__pack_f+0x4a>
    1676:	e1 14       	cp	r14, r1
    1678:	f1 04       	cpc	r15, r1
    167a:	01 05       	cpc	r16, r1
    167c:	11 05       	cpc	r17, r1
    167e:	19 f4       	brne	.+6      	; 0x1686 <__pack_f+0x50>
    1680:	e0 e0       	ldi	r30, 0x00	; 0
    1682:	f0 e0       	ldi	r31, 0x00	; 0
    1684:	96 c0       	rjmp	.+300    	; 0x17b2 <__pack_f+0x17c>
    1686:	62 81       	ldd	r22, Z+2	; 0x02
    1688:	73 81       	ldd	r23, Z+3	; 0x03
    168a:	9f ef       	ldi	r25, 0xFF	; 255
    168c:	62 38       	cpi	r22, 0x82	; 130
    168e:	79 07       	cpc	r23, r25
    1690:	0c f0       	brlt	.+2      	; 0x1694 <__pack_f+0x5e>
    1692:	5b c0       	rjmp	.+182    	; 0x174a <__pack_f+0x114>
    1694:	22 e8       	ldi	r18, 0x82	; 130
    1696:	3f ef       	ldi	r19, 0xFF	; 255
    1698:	26 1b       	sub	r18, r22
    169a:	37 0b       	sbc	r19, r23
    169c:	2a 31       	cpi	r18, 0x1A	; 26
    169e:	31 05       	cpc	r19, r1
    16a0:	2c f0       	brlt	.+10     	; 0x16ac <__pack_f+0x76>
    16a2:	20 e0       	ldi	r18, 0x00	; 0
    16a4:	30 e0       	ldi	r19, 0x00	; 0
    16a6:	40 e0       	ldi	r20, 0x00	; 0
    16a8:	50 e0       	ldi	r21, 0x00	; 0
    16aa:	2a c0       	rjmp	.+84     	; 0x1700 <__pack_f+0xca>
    16ac:	b8 01       	movw	r22, r16
    16ae:	a7 01       	movw	r20, r14
    16b0:	02 2e       	mov	r0, r18
    16b2:	04 c0       	rjmp	.+8      	; 0x16bc <__pack_f+0x86>
    16b4:	76 95       	lsr	r23
    16b6:	67 95       	ror	r22
    16b8:	57 95       	ror	r21
    16ba:	47 95       	ror	r20
    16bc:	0a 94       	dec	r0
    16be:	d2 f7       	brpl	.-12     	; 0x16b4 <__pack_f+0x7e>
    16c0:	81 e0       	ldi	r24, 0x01	; 1
    16c2:	90 e0       	ldi	r25, 0x00	; 0
    16c4:	a0 e0       	ldi	r26, 0x00	; 0
    16c6:	b0 e0       	ldi	r27, 0x00	; 0
    16c8:	04 c0       	rjmp	.+8      	; 0x16d2 <__pack_f+0x9c>
    16ca:	88 0f       	add	r24, r24
    16cc:	99 1f       	adc	r25, r25
    16ce:	aa 1f       	adc	r26, r26
    16d0:	bb 1f       	adc	r27, r27
    16d2:	2a 95       	dec	r18
    16d4:	d2 f7       	brpl	.-12     	; 0x16ca <__pack_f+0x94>
    16d6:	01 97       	sbiw	r24, 0x01	; 1
    16d8:	a1 09       	sbc	r26, r1
    16da:	b1 09       	sbc	r27, r1
    16dc:	8e 21       	and	r24, r14
    16de:	9f 21       	and	r25, r15
    16e0:	a0 23       	and	r26, r16
    16e2:	b1 23       	and	r27, r17
    16e4:	00 97       	sbiw	r24, 0x00	; 0
    16e6:	a1 05       	cpc	r26, r1
    16e8:	b1 05       	cpc	r27, r1
    16ea:	21 f0       	breq	.+8      	; 0x16f4 <__pack_f+0xbe>
    16ec:	81 e0       	ldi	r24, 0x01	; 1
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	a0 e0       	ldi	r26, 0x00	; 0
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	9a 01       	movw	r18, r20
    16f6:	ab 01       	movw	r20, r22
    16f8:	28 2b       	or	r18, r24
    16fa:	39 2b       	or	r19, r25
    16fc:	4a 2b       	or	r20, r26
    16fe:	5b 2b       	or	r21, r27
    1700:	da 01       	movw	r26, r20
    1702:	c9 01       	movw	r24, r18
    1704:	8f 77       	andi	r24, 0x7F	; 127
    1706:	90 70       	andi	r25, 0x00	; 0
    1708:	a0 70       	andi	r26, 0x00	; 0
    170a:	b0 70       	andi	r27, 0x00	; 0
    170c:	80 34       	cpi	r24, 0x40	; 64
    170e:	91 05       	cpc	r25, r1
    1710:	a1 05       	cpc	r26, r1
    1712:	b1 05       	cpc	r27, r1
    1714:	39 f4       	brne	.+14     	; 0x1724 <__pack_f+0xee>
    1716:	27 ff       	sbrs	r18, 7
    1718:	09 c0       	rjmp	.+18     	; 0x172c <__pack_f+0xf6>
    171a:	20 5c       	subi	r18, 0xC0	; 192
    171c:	3f 4f       	sbci	r19, 0xFF	; 255
    171e:	4f 4f       	sbci	r20, 0xFF	; 255
    1720:	5f 4f       	sbci	r21, 0xFF	; 255
    1722:	04 c0       	rjmp	.+8      	; 0x172c <__pack_f+0xf6>
    1724:	21 5c       	subi	r18, 0xC1	; 193
    1726:	3f 4f       	sbci	r19, 0xFF	; 255
    1728:	4f 4f       	sbci	r20, 0xFF	; 255
    172a:	5f 4f       	sbci	r21, 0xFF	; 255
    172c:	e0 e0       	ldi	r30, 0x00	; 0
    172e:	f0 e0       	ldi	r31, 0x00	; 0
    1730:	20 30       	cpi	r18, 0x00	; 0
    1732:	a0 e0       	ldi	r26, 0x00	; 0
    1734:	3a 07       	cpc	r19, r26
    1736:	a0 e0       	ldi	r26, 0x00	; 0
    1738:	4a 07       	cpc	r20, r26
    173a:	a0 e4       	ldi	r26, 0x40	; 64
    173c:	5a 07       	cpc	r21, r26
    173e:	10 f0       	brcs	.+4      	; 0x1744 <__pack_f+0x10e>
    1740:	e1 e0       	ldi	r30, 0x01	; 1
    1742:	f0 e0       	ldi	r31, 0x00	; 0
    1744:	79 01       	movw	r14, r18
    1746:	8a 01       	movw	r16, r20
    1748:	27 c0       	rjmp	.+78     	; 0x1798 <__pack_f+0x162>
    174a:	60 38       	cpi	r22, 0x80	; 128
    174c:	71 05       	cpc	r23, r1
    174e:	64 f5       	brge	.+88     	; 0x17a8 <__pack_f+0x172>
    1750:	fb 01       	movw	r30, r22
    1752:	e1 58       	subi	r30, 0x81	; 129
    1754:	ff 4f       	sbci	r31, 0xFF	; 255
    1756:	d8 01       	movw	r26, r16
    1758:	c7 01       	movw	r24, r14
    175a:	8f 77       	andi	r24, 0x7F	; 127
    175c:	90 70       	andi	r25, 0x00	; 0
    175e:	a0 70       	andi	r26, 0x00	; 0
    1760:	b0 70       	andi	r27, 0x00	; 0
    1762:	80 34       	cpi	r24, 0x40	; 64
    1764:	91 05       	cpc	r25, r1
    1766:	a1 05       	cpc	r26, r1
    1768:	b1 05       	cpc	r27, r1
    176a:	39 f4       	brne	.+14     	; 0x177a <__pack_f+0x144>
    176c:	e7 fe       	sbrs	r14, 7
    176e:	0d c0       	rjmp	.+26     	; 0x178a <__pack_f+0x154>
    1770:	80 e4       	ldi	r24, 0x40	; 64
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	a0 e0       	ldi	r26, 0x00	; 0
    1776:	b0 e0       	ldi	r27, 0x00	; 0
    1778:	04 c0       	rjmp	.+8      	; 0x1782 <__pack_f+0x14c>
    177a:	8f e3       	ldi	r24, 0x3F	; 63
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	a0 e0       	ldi	r26, 0x00	; 0
    1780:	b0 e0       	ldi	r27, 0x00	; 0
    1782:	e8 0e       	add	r14, r24
    1784:	f9 1e       	adc	r15, r25
    1786:	0a 1f       	adc	r16, r26
    1788:	1b 1f       	adc	r17, r27
    178a:	17 ff       	sbrs	r17, 7
    178c:	05 c0       	rjmp	.+10     	; 0x1798 <__pack_f+0x162>
    178e:	16 95       	lsr	r17
    1790:	07 95       	ror	r16
    1792:	f7 94       	ror	r15
    1794:	e7 94       	ror	r14
    1796:	31 96       	adiw	r30, 0x01	; 1
    1798:	87 e0       	ldi	r24, 0x07	; 7
    179a:	16 95       	lsr	r17
    179c:	07 95       	ror	r16
    179e:	f7 94       	ror	r15
    17a0:	e7 94       	ror	r14
    17a2:	8a 95       	dec	r24
    17a4:	d1 f7       	brne	.-12     	; 0x179a <__pack_f+0x164>
    17a6:	05 c0       	rjmp	.+10     	; 0x17b2 <__pack_f+0x17c>
    17a8:	ee 24       	eor	r14, r14
    17aa:	ff 24       	eor	r15, r15
    17ac:	87 01       	movw	r16, r14
    17ae:	ef ef       	ldi	r30, 0xFF	; 255
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	6e 2f       	mov	r22, r30
    17b4:	67 95       	ror	r22
    17b6:	66 27       	eor	r22, r22
    17b8:	67 95       	ror	r22
    17ba:	90 2f       	mov	r25, r16
    17bc:	9f 77       	andi	r25, 0x7F	; 127
    17be:	d7 94       	ror	r13
    17c0:	dd 24       	eor	r13, r13
    17c2:	d7 94       	ror	r13
    17c4:	8e 2f       	mov	r24, r30
    17c6:	86 95       	lsr	r24
    17c8:	49 2f       	mov	r20, r25
    17ca:	46 2b       	or	r20, r22
    17cc:	58 2f       	mov	r21, r24
    17ce:	5d 29       	or	r21, r13
    17d0:	b7 01       	movw	r22, r14
    17d2:	ca 01       	movw	r24, r20
    17d4:	1f 91       	pop	r17
    17d6:	0f 91       	pop	r16
    17d8:	ff 90       	pop	r15
    17da:	ef 90       	pop	r14
    17dc:	df 90       	pop	r13
    17de:	08 95       	ret

000017e0 <__unpack_f>:
    17e0:	fc 01       	movw	r30, r24
    17e2:	db 01       	movw	r26, r22
    17e4:	40 81       	ld	r20, Z
    17e6:	51 81       	ldd	r21, Z+1	; 0x01
    17e8:	22 81       	ldd	r18, Z+2	; 0x02
    17ea:	62 2f       	mov	r22, r18
    17ec:	6f 77       	andi	r22, 0x7F	; 127
    17ee:	70 e0       	ldi	r23, 0x00	; 0
    17f0:	22 1f       	adc	r18, r18
    17f2:	22 27       	eor	r18, r18
    17f4:	22 1f       	adc	r18, r18
    17f6:	93 81       	ldd	r25, Z+3	; 0x03
    17f8:	89 2f       	mov	r24, r25
    17fa:	88 0f       	add	r24, r24
    17fc:	82 2b       	or	r24, r18
    17fe:	28 2f       	mov	r18, r24
    1800:	30 e0       	ldi	r19, 0x00	; 0
    1802:	99 1f       	adc	r25, r25
    1804:	99 27       	eor	r25, r25
    1806:	99 1f       	adc	r25, r25
    1808:	11 96       	adiw	r26, 0x01	; 1
    180a:	9c 93       	st	X, r25
    180c:	11 97       	sbiw	r26, 0x01	; 1
    180e:	21 15       	cp	r18, r1
    1810:	31 05       	cpc	r19, r1
    1812:	a9 f5       	brne	.+106    	; 0x187e <__unpack_f+0x9e>
    1814:	41 15       	cp	r20, r1
    1816:	51 05       	cpc	r21, r1
    1818:	61 05       	cpc	r22, r1
    181a:	71 05       	cpc	r23, r1
    181c:	11 f4       	brne	.+4      	; 0x1822 <__unpack_f+0x42>
    181e:	82 e0       	ldi	r24, 0x02	; 2
    1820:	37 c0       	rjmp	.+110    	; 0x1890 <__unpack_f+0xb0>
    1822:	82 e8       	ldi	r24, 0x82	; 130
    1824:	9f ef       	ldi	r25, 0xFF	; 255
    1826:	13 96       	adiw	r26, 0x03	; 3
    1828:	9c 93       	st	X, r25
    182a:	8e 93       	st	-X, r24
    182c:	12 97       	sbiw	r26, 0x02	; 2
    182e:	9a 01       	movw	r18, r20
    1830:	ab 01       	movw	r20, r22
    1832:	67 e0       	ldi	r22, 0x07	; 7
    1834:	22 0f       	add	r18, r18
    1836:	33 1f       	adc	r19, r19
    1838:	44 1f       	adc	r20, r20
    183a:	55 1f       	adc	r21, r21
    183c:	6a 95       	dec	r22
    183e:	d1 f7       	brne	.-12     	; 0x1834 <__unpack_f+0x54>
    1840:	83 e0       	ldi	r24, 0x03	; 3
    1842:	8c 93       	st	X, r24
    1844:	0d c0       	rjmp	.+26     	; 0x1860 <__unpack_f+0x80>
    1846:	22 0f       	add	r18, r18
    1848:	33 1f       	adc	r19, r19
    184a:	44 1f       	adc	r20, r20
    184c:	55 1f       	adc	r21, r21
    184e:	12 96       	adiw	r26, 0x02	; 2
    1850:	8d 91       	ld	r24, X+
    1852:	9c 91       	ld	r25, X
    1854:	13 97       	sbiw	r26, 0x03	; 3
    1856:	01 97       	sbiw	r24, 0x01	; 1
    1858:	13 96       	adiw	r26, 0x03	; 3
    185a:	9c 93       	st	X, r25
    185c:	8e 93       	st	-X, r24
    185e:	12 97       	sbiw	r26, 0x02	; 2
    1860:	20 30       	cpi	r18, 0x00	; 0
    1862:	80 e0       	ldi	r24, 0x00	; 0
    1864:	38 07       	cpc	r19, r24
    1866:	80 e0       	ldi	r24, 0x00	; 0
    1868:	48 07       	cpc	r20, r24
    186a:	80 e4       	ldi	r24, 0x40	; 64
    186c:	58 07       	cpc	r21, r24
    186e:	58 f3       	brcs	.-42     	; 0x1846 <__unpack_f+0x66>
    1870:	14 96       	adiw	r26, 0x04	; 4
    1872:	2d 93       	st	X+, r18
    1874:	3d 93       	st	X+, r19
    1876:	4d 93       	st	X+, r20
    1878:	5c 93       	st	X, r21
    187a:	17 97       	sbiw	r26, 0x07	; 7
    187c:	08 95       	ret
    187e:	2f 3f       	cpi	r18, 0xFF	; 255
    1880:	31 05       	cpc	r19, r1
    1882:	79 f4       	brne	.+30     	; 0x18a2 <__unpack_f+0xc2>
    1884:	41 15       	cp	r20, r1
    1886:	51 05       	cpc	r21, r1
    1888:	61 05       	cpc	r22, r1
    188a:	71 05       	cpc	r23, r1
    188c:	19 f4       	brne	.+6      	; 0x1894 <__unpack_f+0xb4>
    188e:	84 e0       	ldi	r24, 0x04	; 4
    1890:	8c 93       	st	X, r24
    1892:	08 95       	ret
    1894:	64 ff       	sbrs	r22, 4
    1896:	03 c0       	rjmp	.+6      	; 0x189e <__unpack_f+0xbe>
    1898:	81 e0       	ldi	r24, 0x01	; 1
    189a:	8c 93       	st	X, r24
    189c:	12 c0       	rjmp	.+36     	; 0x18c2 <__unpack_f+0xe2>
    189e:	1c 92       	st	X, r1
    18a0:	10 c0       	rjmp	.+32     	; 0x18c2 <__unpack_f+0xe2>
    18a2:	2f 57       	subi	r18, 0x7F	; 127
    18a4:	30 40       	sbci	r19, 0x00	; 0
    18a6:	13 96       	adiw	r26, 0x03	; 3
    18a8:	3c 93       	st	X, r19
    18aa:	2e 93       	st	-X, r18
    18ac:	12 97       	sbiw	r26, 0x02	; 2
    18ae:	83 e0       	ldi	r24, 0x03	; 3
    18b0:	8c 93       	st	X, r24
    18b2:	87 e0       	ldi	r24, 0x07	; 7
    18b4:	44 0f       	add	r20, r20
    18b6:	55 1f       	adc	r21, r21
    18b8:	66 1f       	adc	r22, r22
    18ba:	77 1f       	adc	r23, r23
    18bc:	8a 95       	dec	r24
    18be:	d1 f7       	brne	.-12     	; 0x18b4 <__unpack_f+0xd4>
    18c0:	70 64       	ori	r23, 0x40	; 64
    18c2:	14 96       	adiw	r26, 0x04	; 4
    18c4:	4d 93       	st	X+, r20
    18c6:	5d 93       	st	X+, r21
    18c8:	6d 93       	st	X+, r22
    18ca:	7c 93       	st	X, r23
    18cc:	17 97       	sbiw	r26, 0x07	; 7
    18ce:	08 95       	ret

000018d0 <__fpcmp_parts_f>:
    18d0:	1f 93       	push	r17
    18d2:	dc 01       	movw	r26, r24
    18d4:	fb 01       	movw	r30, r22
    18d6:	9c 91       	ld	r25, X
    18d8:	92 30       	cpi	r25, 0x02	; 2
    18da:	08 f4       	brcc	.+2      	; 0x18de <__fpcmp_parts_f+0xe>
    18dc:	47 c0       	rjmp	.+142    	; 0x196c <__fpcmp_parts_f+0x9c>
    18de:	80 81       	ld	r24, Z
    18e0:	82 30       	cpi	r24, 0x02	; 2
    18e2:	08 f4       	brcc	.+2      	; 0x18e6 <__fpcmp_parts_f+0x16>
    18e4:	43 c0       	rjmp	.+134    	; 0x196c <__fpcmp_parts_f+0x9c>
    18e6:	94 30       	cpi	r25, 0x04	; 4
    18e8:	51 f4       	brne	.+20     	; 0x18fe <__fpcmp_parts_f+0x2e>
    18ea:	11 96       	adiw	r26, 0x01	; 1
    18ec:	1c 91       	ld	r17, X
    18ee:	84 30       	cpi	r24, 0x04	; 4
    18f0:	99 f5       	brne	.+102    	; 0x1958 <__fpcmp_parts_f+0x88>
    18f2:	81 81       	ldd	r24, Z+1	; 0x01
    18f4:	68 2f       	mov	r22, r24
    18f6:	70 e0       	ldi	r23, 0x00	; 0
    18f8:	61 1b       	sub	r22, r17
    18fa:	71 09       	sbc	r23, r1
    18fc:	3f c0       	rjmp	.+126    	; 0x197c <__fpcmp_parts_f+0xac>
    18fe:	84 30       	cpi	r24, 0x04	; 4
    1900:	21 f0       	breq	.+8      	; 0x190a <__fpcmp_parts_f+0x3a>
    1902:	92 30       	cpi	r25, 0x02	; 2
    1904:	31 f4       	brne	.+12     	; 0x1912 <__fpcmp_parts_f+0x42>
    1906:	82 30       	cpi	r24, 0x02	; 2
    1908:	b9 f1       	breq	.+110    	; 0x1978 <__fpcmp_parts_f+0xa8>
    190a:	81 81       	ldd	r24, Z+1	; 0x01
    190c:	88 23       	and	r24, r24
    190e:	89 f1       	breq	.+98     	; 0x1972 <__fpcmp_parts_f+0xa2>
    1910:	2d c0       	rjmp	.+90     	; 0x196c <__fpcmp_parts_f+0x9c>
    1912:	11 96       	adiw	r26, 0x01	; 1
    1914:	1c 91       	ld	r17, X
    1916:	11 97       	sbiw	r26, 0x01	; 1
    1918:	82 30       	cpi	r24, 0x02	; 2
    191a:	f1 f0       	breq	.+60     	; 0x1958 <__fpcmp_parts_f+0x88>
    191c:	81 81       	ldd	r24, Z+1	; 0x01
    191e:	18 17       	cp	r17, r24
    1920:	d9 f4       	brne	.+54     	; 0x1958 <__fpcmp_parts_f+0x88>
    1922:	12 96       	adiw	r26, 0x02	; 2
    1924:	2d 91       	ld	r18, X+
    1926:	3c 91       	ld	r19, X
    1928:	13 97       	sbiw	r26, 0x03	; 3
    192a:	82 81       	ldd	r24, Z+2	; 0x02
    192c:	93 81       	ldd	r25, Z+3	; 0x03
    192e:	82 17       	cp	r24, r18
    1930:	93 07       	cpc	r25, r19
    1932:	94 f0       	brlt	.+36     	; 0x1958 <__fpcmp_parts_f+0x88>
    1934:	28 17       	cp	r18, r24
    1936:	39 07       	cpc	r19, r25
    1938:	bc f0       	brlt	.+46     	; 0x1968 <__fpcmp_parts_f+0x98>
    193a:	14 96       	adiw	r26, 0x04	; 4
    193c:	8d 91       	ld	r24, X+
    193e:	9d 91       	ld	r25, X+
    1940:	0d 90       	ld	r0, X+
    1942:	bc 91       	ld	r27, X
    1944:	a0 2d       	mov	r26, r0
    1946:	24 81       	ldd	r18, Z+4	; 0x04
    1948:	35 81       	ldd	r19, Z+5	; 0x05
    194a:	46 81       	ldd	r20, Z+6	; 0x06
    194c:	57 81       	ldd	r21, Z+7	; 0x07
    194e:	28 17       	cp	r18, r24
    1950:	39 07       	cpc	r19, r25
    1952:	4a 07       	cpc	r20, r26
    1954:	5b 07       	cpc	r21, r27
    1956:	18 f4       	brcc	.+6      	; 0x195e <__fpcmp_parts_f+0x8e>
    1958:	11 23       	and	r17, r17
    195a:	41 f0       	breq	.+16     	; 0x196c <__fpcmp_parts_f+0x9c>
    195c:	0a c0       	rjmp	.+20     	; 0x1972 <__fpcmp_parts_f+0xa2>
    195e:	82 17       	cp	r24, r18
    1960:	93 07       	cpc	r25, r19
    1962:	a4 07       	cpc	r26, r20
    1964:	b5 07       	cpc	r27, r21
    1966:	40 f4       	brcc	.+16     	; 0x1978 <__fpcmp_parts_f+0xa8>
    1968:	11 23       	and	r17, r17
    196a:	19 f0       	breq	.+6      	; 0x1972 <__fpcmp_parts_f+0xa2>
    196c:	61 e0       	ldi	r22, 0x01	; 1
    196e:	70 e0       	ldi	r23, 0x00	; 0
    1970:	05 c0       	rjmp	.+10     	; 0x197c <__fpcmp_parts_f+0xac>
    1972:	6f ef       	ldi	r22, 0xFF	; 255
    1974:	7f ef       	ldi	r23, 0xFF	; 255
    1976:	02 c0       	rjmp	.+4      	; 0x197c <__fpcmp_parts_f+0xac>
    1978:	60 e0       	ldi	r22, 0x00	; 0
    197a:	70 e0       	ldi	r23, 0x00	; 0
    197c:	cb 01       	movw	r24, r22
    197e:	1f 91       	pop	r17
    1980:	08 95       	ret

00001982 <a2dInit>:
// functions

// initialize a2d converter
void a2dInit(void)
{
	sbi(ADCSR, ADEN);				// enable ADC (turn on ADC power)
    1982:	aa e7       	ldi	r26, 0x7A	; 122
    1984:	b0 e0       	ldi	r27, 0x00	; 0
    1986:	8c 91       	ld	r24, X
    1988:	80 68       	ori	r24, 0x80	; 128
    198a:	8c 93       	st	X, r24
	cbi(ADCSR, ADFR);				// default to single sample convert mode
    198c:	8c 91       	ld	r24, X
    198e:	8f 7d       	andi	r24, 0xDF	; 223
    1990:	8c 93       	st	X, r24
}

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(uint8_t prescale)
{
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
    1992:	8c 91       	ld	r24, X
    1994:	88 7f       	andi	r24, 0xF8	; 248
    1996:	86 60       	ori	r24, 0x06	; 6
    1998:	8c 93       	st	X, r24
}

// configure A2D converter voltage reference
void a2dSetReference(uint8_t ref)
{
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
    199a:	ec e7       	ldi	r30, 0x7C	; 124
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 81       	ld	r24, Z
    19a0:	80 6c       	ori	r24, 0xC0	; 192
    19a2:	80 83       	st	Z, r24
{
	sbi(ADCSR, ADEN);				// enable ADC (turn on ADC power)
	cbi(ADCSR, ADFR);				// default to single sample convert mode
	a2dSetPrescaler(ADC_PRESCALE);	// set default prescaler
	a2dSetReference(ADC_REFERENCE);	// set default reference
	cbi(ADMUX, ADLAR);				// set to right-adjusted result
    19a4:	80 81       	ld	r24, Z
    19a6:	8f 7d       	andi	r24, 0xDF	; 223
    19a8:	80 83       	st	Z, r24

	sbi(ADCSR, ADIE);				// enable ADC interrupts
    19aa:	8c 91       	ld	r24, X
    19ac:	88 60       	ori	r24, 0x08	; 8
    19ae:	8c 93       	st	X, r24

	a2dCompleteFlag = FALSE;		// clear conversion complete flag
    19b0:	10 92 07 06 	sts	0x0607, r1
	sei();							// turn on interrupts (if not already on)
    19b4:	78 94       	sei
}
    19b6:	08 95       	ret

000019b8 <a2dOff>:

// turn off a2d converter
void a2dOff(void)
{
	cbi(ADCSR, ADIE);				// disable ADC interrupts
    19b8:	ea e7       	ldi	r30, 0x7A	; 122
    19ba:	f0 e0       	ldi	r31, 0x00	; 0
    19bc:	80 81       	ld	r24, Z
    19be:	87 7f       	andi	r24, 0xF7	; 247
    19c0:	80 83       	st	Z, r24
	cbi(ADCSR, ADEN);				// disable ADC (turn off ADC power)
    19c2:	80 81       	ld	r24, Z
    19c4:	8f 77       	andi	r24, 0x7F	; 127
    19c6:	80 83       	st	Z, r24
}
    19c8:	08 95       	ret

000019ca <a2dSetPrescaler>:

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(uint8_t prescale)
{
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
    19ca:	ea e7       	ldi	r30, 0x7A	; 122
    19cc:	f0 e0       	ldi	r31, 0x00	; 0
    19ce:	90 81       	ld	r25, Z
    19d0:	98 7f       	andi	r25, 0xF8	; 248
    19d2:	98 2b       	or	r25, r24
    19d4:	90 83       	st	Z, r25
}
    19d6:	08 95       	ret

000019d8 <a2dSetReference>:

// configure A2D converter voltage reference
void a2dSetReference(uint8_t ref)
{
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
    19d8:	ec e7       	ldi	r30, 0x7C	; 124
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	90 81       	ld	r25, Z
    19de:	82 95       	swap	r24
    19e0:	88 0f       	add	r24, r24
    19e2:	88 0f       	add	r24, r24
    19e4:	80 7c       	andi	r24, 0xC0	; 192
    19e6:	9f 73       	andi	r25, 0x3F	; 63
    19e8:	98 2b       	or	r25, r24
    19ea:	90 83       	st	Z, r25
}
    19ec:	08 95       	ret

000019ee <a2dSetChannel>:

// sets the a2d input channel
void a2dSetChannel(uint8_t ch)
{
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
    19ee:	ec e7       	ldi	r30, 0x7C	; 124
    19f0:	f0 e0       	ldi	r31, 0x00	; 0
    19f2:	90 81       	ld	r25, Z
    19f4:	8f 71       	andi	r24, 0x1F	; 31
    19f6:	90 7e       	andi	r25, 0xE0	; 224
    19f8:	89 2b       	or	r24, r25
    19fa:	80 83       	st	Z, r24
}
    19fc:	08 95       	ret

000019fe <a2dStartConvert>:

// start a conversion on the current a2d input channel
void a2dStartConvert(void)
{
	sbi(ADCSR, ADIF);	// clear hardware "conversion complete" flag 
    19fe:	ea e7       	ldi	r30, 0x7A	; 122
    1a00:	f0 e0       	ldi	r31, 0x00	; 0
    1a02:	80 81       	ld	r24, Z
    1a04:	80 61       	ori	r24, 0x10	; 16
    1a06:	80 83       	st	Z, r24
	sbi(ADCSR, ADSC);	// start conversion
    1a08:	80 81       	ld	r24, Z
    1a0a:	80 64       	ori	r24, 0x40	; 64
    1a0c:	80 83       	st	Z, r24
}
    1a0e:	08 95       	ret

00001a10 <a2dIsComplete>:

// return TRUE if conversion is complete
uint8_t a2dIsComplete(void)
{
	return bit_is_set(ADCSR, ADSC);
    1a10:	80 91 7a 00 	lds	r24, 0x007A
}
    1a14:	80 74       	andi	r24, 0x40	; 64
    1a16:	08 95       	ret

00001a18 <a2dConvert10bit>:

// Perform a 10-bit conversion
// starts conversion, waits until conversion is done, and returns result
unsigned short a2dConvert10bit(uint8_t ch)
{
	a2dCompleteFlag = FALSE;				// clear conversion complete flag
    1a18:	10 92 07 06 	sts	0x0607, r1
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
    1a1c:	90 91 7c 00 	lds	r25, 0x007C
    1a20:	8f 71       	andi	r24, 0x1F	; 31
    1a22:	90 7e       	andi	r25, 0xE0	; 224
    1a24:	89 2b       	or	r24, r25
    1a26:	80 93 7c 00 	sts	0x007C, r24
	sbi(ADCSR, ADIF);						// clear hardware "conversion complete" flag 
    1a2a:	80 91 7a 00 	lds	r24, 0x007A
    1a2e:	80 61       	ori	r24, 0x10	; 16
    1a30:	80 93 7a 00 	sts	0x007A, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1a34:	2c e5       	ldi	r18, 0x5C	; 92
    1a36:	30 e0       	ldi	r19, 0x00	; 0
	do{
		set_sleep_mode(SLEEP_MODE_ADC);
    1a38:	83 b7       	in	r24, 0x33	; 51
    1a3a:	81 7f       	andi	r24, 0xF1	; 241
    1a3c:	82 60       	ori	r24, 0x02	; 2
    1a3e:	83 bf       	out	0x33, r24	; 51
		sleep_enable();
    1a40:	83 b7       	in	r24, 0x33	; 51
    1a42:	81 60       	ori	r24, 0x01	; 1
    1a44:	83 bf       	out	0x33, r24	; 51
		sleep_cpu();
    1a46:	88 95       	sleep
		sleep_disable();
    1a48:	83 b7       	in	r24, 0x33	; 51
    1a4a:	8e 7f       	andi	r24, 0xFE	; 254
    1a4c:	83 bf       	out	0x33, r24	; 51
    1a4e:	88 e8       	ldi	r24, 0x88	; 136
    1a50:	93 e1       	ldi	r25, 0x13	; 19
    1a52:	f9 01       	movw	r30, r18
    1a54:	31 97       	sbiw	r30, 0x01	; 1
    1a56:	f1 f7       	brne	.-4      	; 0x1a54 <a2dConvert10bit+0x3c>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a58:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a5a:	d9 f7       	brne	.-10     	; 0x1a52 <a2dConvert10bit+0x3a>
		_delay_ms(500);
	 }while(!a2dCompleteFlag);
    1a5c:	80 91 07 06 	lds	r24, 0x0607
    1a60:	88 23       	and	r24, r24
    1a62:	51 f3       	breq	.-44     	; 0x1a38 <a2dConvert10bit+0x20>
	//while(!a2dCompleteFlag);				// wait until conversion complete
	//while( bit_is_clear(ADCSR, ADIF) );		// wait until conversion complete
	//while( bit_is_set(ADCSR, ADSC) );		// wait until conversion complete

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	return (inb(ADCL) | (inb(ADCH)<<8));	// read ADC (full 10 bits);
    1a64:	20 91 78 00 	lds	r18, 0x0078
    1a68:	40 91 79 00 	lds	r20, 0x0079
    1a6c:	94 2f       	mov	r25, r20
    1a6e:	80 e0       	ldi	r24, 0x00	; 0
    1a70:	30 e0       	ldi	r19, 0x00	; 0
    1a72:	28 2b       	or	r18, r24
    1a74:	39 2b       	or	r19, r25
}
    1a76:	c9 01       	movw	r24, r18
    1a78:	08 95       	ret

00001a7a <a2dConvert8bit>:
// Perform a 8-bit conversion.
// starts conversion, waits until conversion is done, and returns result
uint8_t a2dConvert8bit(uint8_t  ch)
{
	// do 10-bit conversion and return highest 8 bits
	return a2dConvert10bit(ch)>>2;			// return ADC MSB byte
    1a7a:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <a2dConvert10bit>
    1a7e:	96 95       	lsr	r25
    1a80:	87 95       	ror	r24
    1a82:	96 95       	lsr	r25
    1a84:	87 95       	ror	r24
}
    1a86:	08 95       	ret

00001a88 <__vector_24>:

//! Interrupt handler for ADC complete interrupt.
SIGNAL(ADC_vect)
{
    1a88:	1f 92       	push	r1
    1a8a:	0f 92       	push	r0
    1a8c:	0f b6       	in	r0, 0x3f	; 63
    1a8e:	0f 92       	push	r0
    1a90:	11 24       	eor	r1, r1
    1a92:	8f 93       	push	r24
	// set the a2d conversion flag to indicate "complete"
	a2dCompleteFlag = TRUE;
    1a94:	8f ef       	ldi	r24, 0xFF	; 255
    1a96:	80 93 07 06 	sts	0x0607, r24
}
    1a9a:	8f 91       	pop	r24
    1a9c:	0f 90       	pop	r0
    1a9e:	0f be       	out	0x3f, r0	; 63
    1aa0:	0f 90       	pop	r0
    1aa2:	1f 90       	pop	r1
    1aa4:	18 95       	reti

00001aa6 <bufferInit>:
// global variables

// initialization

void bufferInit(cBuffer* buffer, unsigned char *start, unsigned short size)
{
    1aa6:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    1aa8:	8f b7       	in	r24, 0x3f	; 63
    1aaa:	f8 94       	cli
	// set start pointer of the buffer
	buffer->dataptr = start;
    1aac:	71 83       	std	Z+1, r23	; 0x01
    1aae:	60 83       	st	Z, r22
	buffer->size = size;
    1ab0:	53 83       	std	Z+3, r21	; 0x03
    1ab2:	42 83       	std	Z+2, r20	; 0x02
	// initialize index and length
	buffer->dataindex = 0;
    1ab4:	17 82       	std	Z+7, r1	; 0x07
    1ab6:	16 82       	std	Z+6, r1	; 0x06
	buffer->datalength = 0;
    1ab8:	15 82       	std	Z+5, r1	; 0x05
    1aba:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
    1abc:	8f bf       	out	0x3f, r24	; 63
}
    1abe:	08 95       	ret

00001ac0 <bufferGetFromFront>:

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
    1ac0:	dc 01       	movw	r26, r24
	unsigned char data = 0;
	// begin critical section
	CRITICAL_SECTION_START;
    1ac2:	4f b7       	in	r20, 0x3f	; 63
    1ac4:	f8 94       	cli
	// check to see if there's data in the buffer
	if(buffer->datalength)
    1ac6:	14 96       	adiw	r26, 0x04	; 4
    1ac8:	8d 91       	ld	r24, X+
    1aca:	9c 91       	ld	r25, X
    1acc:	15 97       	sbiw	r26, 0x05	; 5
    1ace:	89 2b       	or	r24, r25
    1ad0:	11 f4       	brne	.+4      	; 0x1ad6 <bufferGetFromFront+0x16>
    1ad2:	e0 e0       	ldi	r30, 0x00	; 0
    1ad4:	25 c0       	rjmp	.+74     	; 0x1b20 <bufferGetFromFront+0x60>
	{
		// get the first character from buffer
		data = buffer->dataptr[buffer->dataindex];
    1ad6:	16 96       	adiw	r26, 0x06	; 6
    1ad8:	8d 91       	ld	r24, X+
    1ada:	9c 91       	ld	r25, X
    1adc:	17 97       	sbiw	r26, 0x07	; 7
    1ade:	ed 91       	ld	r30, X+
    1ae0:	fc 91       	ld	r31, X
    1ae2:	11 97       	sbiw	r26, 0x01	; 1
    1ae4:	e8 0f       	add	r30, r24
    1ae6:	f9 1f       	adc	r31, r25
    1ae8:	e0 81       	ld	r30, Z
		// move index down and decrement length
		buffer->dataindex++;
    1aea:	01 96       	adiw	r24, 0x01	; 1
    1aec:	17 96       	adiw	r26, 0x07	; 7
    1aee:	9c 93       	st	X, r25
    1af0:	8e 93       	st	-X, r24
    1af2:	16 97       	sbiw	r26, 0x06	; 6
		if(buffer->dataindex >= buffer->size)
    1af4:	12 96       	adiw	r26, 0x02	; 2
    1af6:	2d 91       	ld	r18, X+
    1af8:	3c 91       	ld	r19, X
    1afa:	13 97       	sbiw	r26, 0x03	; 3
    1afc:	82 17       	cp	r24, r18
    1afe:	93 07       	cpc	r25, r19
    1b00:	30 f0       	brcs	.+12     	; 0x1b0e <bufferGetFromFront+0x4e>
		{
			buffer->dataindex -= buffer->size;
    1b02:	82 1b       	sub	r24, r18
    1b04:	93 0b       	sbc	r25, r19
    1b06:	17 96       	adiw	r26, 0x07	; 7
    1b08:	9c 93       	st	X, r25
    1b0a:	8e 93       	st	-X, r24
    1b0c:	16 97       	sbiw	r26, 0x06	; 6
		}
		buffer->datalength--;
    1b0e:	14 96       	adiw	r26, 0x04	; 4
    1b10:	8d 91       	ld	r24, X+
    1b12:	9c 91       	ld	r25, X
    1b14:	15 97       	sbiw	r26, 0x05	; 5
    1b16:	01 97       	sbiw	r24, 0x01	; 1
    1b18:	15 96       	adiw	r26, 0x05	; 5
    1b1a:	9c 93       	st	X, r25
    1b1c:	8e 93       	st	-X, r24
    1b1e:	14 97       	sbiw	r26, 0x04	; 4
	}
	// end critical section
	CRITICAL_SECTION_END;
    1b20:	4f bf       	out	0x3f, r20	; 63
	// return
	return data;
}
    1b22:	8e 2f       	mov	r24, r30
    1b24:	08 95       	ret

00001b26 <bufferDumpFromFront>:

void bufferDumpFromFront(cBuffer* buffer, unsigned short numbytes)
{
    1b26:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    1b28:	4f b7       	in	r20, 0x3f	; 63
    1b2a:	f8 94       	cli
	// dump numbytes from the front of the buffer
	// are we dumping less than the entire buffer?
	if(numbytes < buffer->datalength)
    1b2c:	84 81       	ldd	r24, Z+4	; 0x04
    1b2e:	95 81       	ldd	r25, Z+5	; 0x05
    1b30:	68 17       	cp	r22, r24
    1b32:	79 07       	cpc	r23, r25
    1b34:	b0 f4       	brcc	.+44     	; 0x1b62 <bufferDumpFromFront+0x3c>
	{
		// move index down by numbytes and decrement length by numbytes
		buffer->dataindex += numbytes;
    1b36:	86 81       	ldd	r24, Z+6	; 0x06
    1b38:	97 81       	ldd	r25, Z+7	; 0x07
    1b3a:	86 0f       	add	r24, r22
    1b3c:	97 1f       	adc	r25, r23
    1b3e:	97 83       	std	Z+7, r25	; 0x07
    1b40:	86 83       	std	Z+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
    1b42:	22 81       	ldd	r18, Z+2	; 0x02
    1b44:	33 81       	ldd	r19, Z+3	; 0x03
    1b46:	82 17       	cp	r24, r18
    1b48:	93 07       	cpc	r25, r19
    1b4a:	20 f0       	brcs	.+8      	; 0x1b54 <bufferDumpFromFront+0x2e>
		{
			buffer->dataindex -= buffer->size;
    1b4c:	82 1b       	sub	r24, r18
    1b4e:	93 0b       	sbc	r25, r19
    1b50:	97 83       	std	Z+7, r25	; 0x07
    1b52:	86 83       	std	Z+6, r24	; 0x06
		}
		buffer->datalength -= numbytes;
    1b54:	84 81       	ldd	r24, Z+4	; 0x04
    1b56:	95 81       	ldd	r25, Z+5	; 0x05
    1b58:	86 1b       	sub	r24, r22
    1b5a:	97 0b       	sbc	r25, r23
    1b5c:	95 83       	std	Z+5, r25	; 0x05
    1b5e:	84 83       	std	Z+4, r24	; 0x04
    1b60:	02 c0       	rjmp	.+4      	; 0x1b66 <bufferDumpFromFront+0x40>
	}
	else
	{
		// flush the whole buffer
		buffer->datalength = 0;
    1b62:	15 82       	std	Z+5, r1	; 0x05
    1b64:	14 82       	std	Z+4, r1	; 0x04
	}
	// end critical section
	CRITICAL_SECTION_END;
    1b66:	4f bf       	out	0x3f, r20	; 63
}
    1b68:	08 95       	ret

00001b6a <bufferGetAtIndex>:

unsigned char bufferGetAtIndex(cBuffer* buffer, unsigned short index)
{
    1b6a:	fc 01       	movw	r30, r24
    1b6c:	cb 01       	movw	r24, r22
	// begin critical section
	CRITICAL_SECTION_START;
    1b6e:	2f b7       	in	r18, 0x3f	; 63
    1b70:	f8 94       	cli
	// return character at index in buffer
	unsigned char data = buffer->dataptr[(buffer->dataindex+index)%(buffer->size)];
	// end critical section
	CRITICAL_SECTION_END;
    1b72:	2f bf       	out	0x3f, r18	; 63
    1b74:	26 81       	ldd	r18, Z+6	; 0x06
    1b76:	37 81       	ldd	r19, Z+7	; 0x07
    1b78:	62 81       	ldd	r22, Z+2	; 0x02
    1b7a:	73 81       	ldd	r23, Z+3	; 0x03
    1b7c:	82 0f       	add	r24, r18
    1b7e:	93 1f       	adc	r25, r19
    1b80:	0e 94 10 37 	call	0x6e20	; 0x6e20 <__udivmodhi4>
    1b84:	01 90       	ld	r0, Z+
    1b86:	f0 81       	ld	r31, Z
    1b88:	e0 2d       	mov	r30, r0
    1b8a:	e8 0f       	add	r30, r24
    1b8c:	f9 1f       	adc	r31, r25
	return data;
}
    1b8e:	80 81       	ld	r24, Z
    1b90:	08 95       	ret

00001b92 <bufferAddToEnd>:

unsigned char bufferAddToEnd(cBuffer* buffer, unsigned char data)
{
    1b92:	1f 93       	push	r17
    1b94:	cf 93       	push	r28
    1b96:	df 93       	push	r29
    1b98:	ec 01       	movw	r28, r24
    1b9a:	16 2f       	mov	r17, r22
	// begin critical section
	CRITICAL_SECTION_START;
    1b9c:	4f b7       	in	r20, 0x3f	; 63
    1b9e:	f8 94       	cli
	// make sure the buffer has room
	if(buffer->datalength < buffer->size)
    1ba0:	2c 81       	ldd	r18, Y+4	; 0x04
    1ba2:	3d 81       	ldd	r19, Y+5	; 0x05
    1ba4:	6a 81       	ldd	r22, Y+2	; 0x02
    1ba6:	7b 81       	ldd	r23, Y+3	; 0x03
    1ba8:	26 17       	cp	r18, r22
    1baa:	37 07       	cpc	r19, r23
    1bac:	98 f4       	brcc	.+38     	; 0x1bd4 <bufferAddToEnd+0x42>
	{
		// save data byte at end of buffer
		buffer->dataptr[(buffer->dataindex + buffer->datalength) % buffer->size] = data;
    1bae:	8e 81       	ldd	r24, Y+6	; 0x06
    1bb0:	9f 81       	ldd	r25, Y+7	; 0x07
    1bb2:	82 0f       	add	r24, r18
    1bb4:	93 1f       	adc	r25, r19
    1bb6:	0e 94 10 37 	call	0x6e20	; 0x6e20 <__udivmodhi4>
    1bba:	e8 81       	ld	r30, Y
    1bbc:	f9 81       	ldd	r31, Y+1	; 0x01
    1bbe:	e8 0f       	add	r30, r24
    1bc0:	f9 1f       	adc	r31, r25
    1bc2:	10 83       	st	Z, r17
		// increment the length
		buffer->datalength++;
    1bc4:	8c 81       	ldd	r24, Y+4	; 0x04
    1bc6:	9d 81       	ldd	r25, Y+5	; 0x05
    1bc8:	01 96       	adiw	r24, 0x01	; 1
    1bca:	9d 83       	std	Y+5, r25	; 0x05
    1bcc:	8c 83       	std	Y+4, r24	; 0x04
		// end critical section
		CRITICAL_SECTION_END;
    1bce:	4f bf       	out	0x3f, r20	; 63
    1bd0:	8f ef       	ldi	r24, 0xFF	; 255
    1bd2:	02 c0       	rjmp	.+4      	; 0x1bd8 <bufferAddToEnd+0x46>
		// return success
		return -1;
	}
	// end critical section
	CRITICAL_SECTION_END;
    1bd4:	4f bf       	out	0x3f, r20	; 63
    1bd6:	80 e0       	ldi	r24, 0x00	; 0
	// return failure
	return 0;
}
    1bd8:	df 91       	pop	r29
    1bda:	cf 91       	pop	r28
    1bdc:	1f 91       	pop	r17
    1bde:	08 95       	ret

00001be0 <bufferIsNotFull>:

unsigned short bufferIsNotFull(cBuffer* buffer)
{
    1be0:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    1be2:	8f b7       	in	r24, 0x3f	; 63
    1be4:	f8 94       	cli
	// check to see if the buffer has room
	// return true if there is room
	unsigned short bytesleft = (buffer->size - buffer->datalength);
	// end critical section
	CRITICAL_SECTION_END;
    1be6:	8f bf       	out	0x3f, r24	; 63
    1be8:	22 81       	ldd	r18, Z+2	; 0x02
    1bea:	33 81       	ldd	r19, Z+3	; 0x03
    1bec:	84 81       	ldd	r24, Z+4	; 0x04
    1bee:	95 81       	ldd	r25, Z+5	; 0x05
    1bf0:	28 1b       	sub	r18, r24
    1bf2:	39 0b       	sbc	r19, r25
	return bytesleft;
}
    1bf4:	c9 01       	movw	r24, r18
    1bf6:	08 95       	ret

00001bf8 <bufferFlush>:

void bufferFlush(cBuffer* buffer)
{
    1bf8:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    1bfa:	8f b7       	in	r24, 0x3f	; 63
    1bfc:	f8 94       	cli
	// flush contents of the buffer
	buffer->datalength = 0;
    1bfe:	15 82       	std	Z+5, r1	; 0x05
    1c00:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
    1c02:	8f bf       	out	0x3f, r24	; 63
}
    1c04:	08 95       	ret

00001c06 <cmdlineInit>:
static void (*cmdlineOutputFunc)(unsigned char, unsigned char);

void cmdlineInit(void)
{
	// reset vt100 processing state
	CmdlineInputVT100State = 0;
    1c06:	10 92 0c 06 	sts	0x060C, r1
	// initialize input buffer
	CmdlineBufferLength = 0;
    1c0a:	10 92 08 06 	sts	0x0608, r1
	CmdlineBufferEditPos = 0;
    1c0e:	10 92 0d 06 	sts	0x060D, r1
	// initialize executing function
	CmdlineExecFunction = 0;
    1c12:	10 92 0a 06 	sts	0x060A, r1
    1c16:	10 92 09 06 	sts	0x0609, r1
	// initialize command list
	CmdlineNumCommands = 0;
    1c1a:	10 92 0b 06 	sts	0x060B, r1
}
    1c1e:	08 95       	ret

00001c20 <cmdlinePrintPrompt>:
		cmdlinePrintPrompt();
	}
}

void cmdlinePrintPrompt(void)
{
    1c20:	cf 93       	push	r28
    1c22:	df 93       	push	r29
    1c24:	cc e7       	ldi	r28, 0x7C	; 124
    1c26:	d0 e0       	ldi	r29, 0x00	; 0
    1c28:	09 c0       	rjmp	.+18     	; 0x1c3c <cmdlinePrintPrompt+0x1c>
	// print a new command prompt
	u08* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) cmdlineOutputFunc( UART_PRINT, pgm_read_byte(ptr++) );
    1c2a:	21 96       	adiw	r28, 0x01	; 1
    1c2c:	f9 01       	movw	r30, r18
    1c2e:	64 91       	lpm	r22, Z+
    1c30:	e0 91 14 03 	lds	r30, 0x0314
    1c34:	f0 91 15 03 	lds	r31, 0x0315
    1c38:	81 e0       	ldi	r24, 0x01	; 1
    1c3a:	09 95       	icall
    1c3c:	9e 01       	movw	r18, r28
    1c3e:	fe 01       	movw	r30, r28
    1c40:	84 91       	lpm	r24, Z+
    1c42:	88 23       	and	r24, r24
    1c44:	91 f7       	brne	.-28     	; 0x1c2a <cmdlinePrintPrompt+0xa>
}
    1c46:	df 91       	pop	r29
    1c48:	cf 91       	pop	r28
    1c4a:	08 95       	ret

00001c4c <cmdlineMainLoop>:
}

void cmdlineMainLoop(void)
{
	// do we have a command/function to be executed
	if(CmdlineExecFunction)
    1c4c:	e0 91 09 06 	lds	r30, 0x0609
    1c50:	f0 91 0a 06 	lds	r31, 0x060A
    1c54:	30 97       	sbiw	r30, 0x00	; 0
    1c56:	39 f0       	breq	.+14     	; 0x1c66 <cmdlineMainLoop+0x1a>
	{
		// run it
		CmdlineExecFunction();
    1c58:	09 95       	icall
		// reset
		CmdlineExecFunction = 0;
    1c5a:	10 92 0a 06 	sts	0x060A, r1
    1c5e:	10 92 09 06 	sts	0x0609, r1
		// output new prompt
		cmdlinePrintPrompt();
    1c62:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <cmdlinePrintPrompt>
    1c66:	08 95       	ret

00001c68 <cmdlineRepaint>:
		CmdlineInputVT100State = 1;
	}
}

void cmdlineRepaint(void)
{
    1c68:	1f 93       	push	r17
    1c6a:	cf 93       	push	r28
    1c6c:	df 93       	push	r29
	u08* ptr;
	u08 i;

	// carriage return
	cmdlineOutputFunc(UART_PRINT, ASCII_CR);
    1c6e:	e0 91 14 03 	lds	r30, 0x0314
    1c72:	f0 91 15 03 	lds	r31, 0x0315
    1c76:	81 e0       	ldi	r24, 0x01	; 1
    1c78:	6d e0       	ldi	r22, 0x0D	; 13
    1c7a:	09 95       	icall
	// print fresh prompt
	cmdlinePrintPrompt();
    1c7c:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <cmdlinePrintPrompt>
	// print the new command line buffer
	i = CmdlineBufferLength;
    1c80:	10 91 08 06 	lds	r17, 0x0608
    1c84:	ce e0       	ldi	r28, 0x0E	; 14
    1c86:	d6 e0       	ldi	r29, 0x06	; 6
    1c88:	08 c0       	rjmp	.+16     	; 0x1c9a <cmdlineRepaint+0x32>
	ptr = CmdlineBuffer;
	while(i--) cmdlineOutputFunc(UART_PRINT, *ptr++);
    1c8a:	69 91       	ld	r22, Y+
    1c8c:	e0 91 14 03 	lds	r30, 0x0314
    1c90:	f0 91 15 03 	lds	r31, 0x0315
    1c94:	81 e0       	ldi	r24, 0x01	; 1
    1c96:	09 95       	icall
    1c98:	11 50       	subi	r17, 0x01	; 1
    1c9a:	11 23       	and	r17, r17
    1c9c:	b1 f7       	brne	.-20     	; 0x1c8a <cmdlineRepaint+0x22>
}
    1c9e:	df 91       	pop	r29
    1ca0:	cf 91       	pop	r28
    1ca2:	1f 91       	pop	r17
    1ca4:	08 95       	ret

00001ca6 <cmdlineSetOutputFunc>:
}

void cmdlineSetOutputFunc(void (*output_func)(unsigned char, unsigned char))
{
	// set new output function
	cmdlineOutputFunc = output_func;
    1ca6:	90 93 15 03 	sts	0x0315, r25
    1caa:	80 93 14 03 	sts	0x0314, r24
	
	// should we really do this?
	// print a prompt 
	cmdlinePrintPrompt();
    1cae:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <cmdlinePrintPrompt>
}
    1cb2:	08 95       	ret

00001cb4 <cmdlinePrintError>:
	u08* ptr = CmdlinePrompt;
	while(pgm_read_byte(ptr)) cmdlineOutputFunc( UART_PRINT, pgm_read_byte(ptr++) );
}

void cmdlinePrintError(void)
{
    1cb4:	cf 93       	push	r28
    1cb6:	df 93       	push	r29
    1cb8:	c1 e8       	ldi	r28, 0x81	; 129
    1cba:	d0 e0       	ldi	r29, 0x00	; 0
    1cbc:	09 c0       	rjmp	.+18     	; 0x1cd0 <cmdlinePrintError+0x1c>
	u08 * ptr;

	// print a notice header
	// (u08*) cast used to avoid compiler warning
	ptr = (u08*)CmdlineNotice;
	while(pgm_read_byte(ptr)) cmdlineOutputFunc( UART_PRINT, pgm_read_byte(ptr++) );
    1cbe:	21 96       	adiw	r28, 0x01	; 1
    1cc0:	f9 01       	movw	r30, r18
    1cc2:	64 91       	lpm	r22, Z+
    1cc4:	e0 91 14 03 	lds	r30, 0x0314
    1cc8:	f0 91 15 03 	lds	r31, 0x0315
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	09 95       	icall
    1cd0:	9e 01       	movw	r18, r28
    1cd2:	fe 01       	movw	r30, r28
    1cd4:	84 91       	lpm	r24, Z+
    1cd6:	88 23       	and	r24, r24
    1cd8:	91 f7       	brne	.-28     	; 0x1cbe <cmdlinePrintError+0xa>
    1cda:	ce e0       	ldi	r28, 0x0E	; 14
    1cdc:	d6 e0       	ldi	r29, 0x06	; 6
    1cde:	07 c0       	rjmp	.+14     	; 0x1cee <cmdlinePrintError+0x3a>
	
	// print the offending command
	ptr = CmdlineBuffer;
	while((*ptr) && (*ptr != ' ')) cmdlineOutputFunc(UART_PRINT, *ptr++);
    1ce0:	21 96       	adiw	r28, 0x01	; 1
    1ce2:	e0 91 14 03 	lds	r30, 0x0314
    1ce6:	f0 91 15 03 	lds	r31, 0x0315
    1cea:	81 e0       	ldi	r24, 0x01	; 1
    1cec:	09 95       	icall
    1cee:	68 81       	ld	r22, Y
    1cf0:	66 23       	and	r22, r22
    1cf2:	11 f0       	breq	.+4      	; 0x1cf8 <cmdlinePrintError+0x44>
    1cf4:	60 32       	cpi	r22, 0x20	; 32
    1cf6:	a1 f7       	brne	.-24     	; 0x1ce0 <cmdlinePrintError+0x2c>

	cmdlineOutputFunc(UART_PRINT, ':');
    1cf8:	e0 91 14 03 	lds	r30, 0x0314
    1cfc:	f0 91 15 03 	lds	r31, 0x0315
    1d00:	81 e0       	ldi	r24, 0x01	; 1
    1d02:	6a e3       	ldi	r22, 0x3A	; 58
    1d04:	09 95       	icall
	cmdlineOutputFunc(UART_PRINT, ' ');
    1d06:	e0 91 14 03 	lds	r30, 0x0314
    1d0a:	f0 91 15 03 	lds	r31, 0x0315
    1d0e:	81 e0       	ldi	r24, 0x01	; 1
    1d10:	60 e2       	ldi	r22, 0x20	; 32
    1d12:	09 95       	icall
    1d14:	cb e8       	ldi	r28, 0x8B	; 139
    1d16:	d0 e0       	ldi	r29, 0x00	; 0
    1d18:	06 c0       	rjmp	.+12     	; 0x1d26 <cmdlinePrintError+0x72>

	// print the not-found message
	// (u08*) cast used to avoid compiler warning
	ptr = (u08*)CmdlineCmdNotFound;
	while(pgm_read_byte(ptr)) cmdlineOutputFunc( UART_PRINT, pgm_read_byte(ptr++) );
    1d1a:	21 96       	adiw	r28, 0x01	; 1
    1d1c:	fa 01       	movw	r30, r20
    1d1e:	64 91       	lpm	r22, Z+
    1d20:	81 e0       	ldi	r24, 0x01	; 1
    1d22:	f9 01       	movw	r30, r18
    1d24:	09 95       	icall
    1d26:	ae 01       	movw	r20, r28
    1d28:	fe 01       	movw	r30, r28
    1d2a:	84 91       	lpm	r24, Z+
    1d2c:	20 91 14 03 	lds	r18, 0x0314
    1d30:	30 91 15 03 	lds	r19, 0x0315
    1d34:	88 23       	and	r24, r24
    1d36:	89 f7       	brne	.-30     	; 0x1d1a <cmdlinePrintError+0x66>

	cmdlineOutputFunc(UART_PRINT, '\r');
    1d38:	81 e0       	ldi	r24, 0x01	; 1
    1d3a:	6d e0       	ldi	r22, 0x0D	; 13
    1d3c:	f9 01       	movw	r30, r18
    1d3e:	09 95       	icall
	cmdlineOutputFunc(UART_PRINT, '\n');
    1d40:	e0 91 14 03 	lds	r30, 0x0314
    1d44:	f0 91 15 03 	lds	r31, 0x0315
    1d48:	81 e0       	ldi	r24, 0x01	; 1
    1d4a:	6a e0       	ldi	r22, 0x0A	; 10
    1d4c:	09 95       	icall
}
    1d4e:	df 91       	pop	r29
    1d50:	cf 91       	pop	r28
    1d52:	08 95       	ret

00001d54 <cmdlineGetArgStr>:

// argument retrieval commands

// return string pointer to argument [argnum]
u08* cmdlineGetArgStr(u08 argnum)
{
    1d54:	38 2f       	mov	r19, r24
    1d56:	20 e0       	ldi	r18, 0x00	; 0
    1d58:	01 c0       	rjmp	.+2      	; 0x1d5c <cmdlineGetArgStr+0x8>
	// find the offset of argument number [argnum]
	u08 idx=0;
	u08 arg;
	
	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    1d5a:	2f 5f       	subi	r18, 0xFF	; 255
    1d5c:	e2 2f       	mov	r30, r18
    1d5e:	f0 e0       	ldi	r31, 0x00	; 0
    1d60:	e2 5f       	subi	r30, 0xF2	; 242
    1d62:	f9 4f       	sbci	r31, 0xF9	; 249
    1d64:	80 81       	ld	r24, Z
    1d66:	80 32       	cpi	r24, 0x20	; 32
    1d68:	c1 f3       	breq	.-16     	; 0x1d5a <cmdlineGetArgStr+0x6>
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	14 c0       	rjmp	.+40     	; 0x1d96 <cmdlineGetArgStr+0x42>
	
	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
	{
		// find the next whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] != ' ')) idx++;
    1d6e:	2f 5f       	subi	r18, 0xFF	; 255
    1d70:	e2 2f       	mov	r30, r18
    1d72:	f0 e0       	ldi	r31, 0x00	; 0
    1d74:	e2 5f       	subi	r30, 0xF2	; 242
    1d76:	f9 4f       	sbci	r31, 0xF9	; 249
    1d78:	e0 81       	ld	r30, Z
    1d7a:	ee 23       	and	r30, r30
    1d7c:	21 f0       	breq	.+8      	; 0x1d86 <cmdlineGetArgStr+0x32>
    1d7e:	e0 32       	cpi	r30, 0x20	; 32
    1d80:	b1 f7       	brne	.-20     	; 0x1d6e <cmdlineGetArgStr+0x1a>
    1d82:	01 c0       	rjmp	.+2      	; 0x1d86 <cmdlineGetArgStr+0x32>
		// find the first non-whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
    1d84:	2f 5f       	subi	r18, 0xFF	; 255
    1d86:	e2 2f       	mov	r30, r18
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	e2 5f       	subi	r30, 0xF2	; 242
    1d8c:	f9 4f       	sbci	r31, 0xF9	; 249
    1d8e:	80 81       	ld	r24, Z
    1d90:	80 32       	cpi	r24, 0x20	; 32
    1d92:	c1 f3       	breq	.-16     	; 0x1d84 <cmdlineGetArgStr+0x30>
	
	// find the first non-whitespace character
	while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
	
	// we are at the first argument
	for(arg=0; arg<argnum; arg++)
    1d94:	9f 5f       	subi	r25, 0xFF	; 255
    1d96:	93 17       	cp	r25, r19
    1d98:	58 f3       	brcs	.-42     	; 0x1d70 <cmdlineGetArgStr+0x1c>
    1d9a:	30 e0       	ldi	r19, 0x00	; 0
    1d9c:	22 5f       	subi	r18, 0xF2	; 242
    1d9e:	39 4f       	sbci	r19, 0xF9	; 249
		// find the first non-whitespace character
		while( (CmdlineBuffer[idx] != 0) && (CmdlineBuffer[idx] == ' ')) idx++;
	}
	// we are at the requested argument or the end of the buffer
	return &CmdlineBuffer[idx];
}
    1da0:	c9 01       	movw	r24, r18
    1da2:	08 95       	ret

00001da4 <cmdlineGetArgHex>:
	return strtol((const char *)cmdlineGetArgStr(argnum), &endptr, 10);
}

// return argument [argnum] interpreted as a hex integer
long cmdlineGetArgHex(u08 argnum)
{
    1da4:	df 93       	push	r29
    1da6:	cf 93       	push	r28
    1da8:	00 d0       	rcall	.+0      	; 0x1daa <cmdlineGetArgHex+0x6>
    1daa:	cd b7       	in	r28, 0x3d	; 61
    1dac:	de b7       	in	r29, 0x3e	; 62
	char* endptr;
	return strtol((const char *)cmdlineGetArgStr(argnum), &endptr, 16);
    1dae:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <cmdlineGetArgStr>
    1db2:	be 01       	movw	r22, r28
    1db4:	6f 5f       	subi	r22, 0xFF	; 255
    1db6:	7f 4f       	sbci	r23, 0xFF	; 255
    1db8:	40 e1       	ldi	r20, 0x10	; 16
    1dba:	50 e0       	ldi	r21, 0x00	; 0
    1dbc:	0e 94 e3 38 	call	0x71c6	; 0x71c6 <strtol>
}
    1dc0:	0f 90       	pop	r0
    1dc2:	0f 90       	pop	r0
    1dc4:	cf 91       	pop	r28
    1dc6:	df 91       	pop	r29
    1dc8:	08 95       	ret

00001dca <cmdlineGetArgInt>:
	return &CmdlineBuffer[idx];
}

// return argument [argnum] interpreted as a decimal integer
long cmdlineGetArgInt(u08 argnum)
{
    1dca:	df 93       	push	r29
    1dcc:	cf 93       	push	r28
    1dce:	00 d0       	rcall	.+0      	; 0x1dd0 <cmdlineGetArgInt+0x6>
    1dd0:	cd b7       	in	r28, 0x3d	; 61
    1dd2:	de b7       	in	r29, 0x3e	; 62
	char* endptr;
	return strtol((const char *)cmdlineGetArgStr(argnum), &endptr, 10);
    1dd4:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <cmdlineGetArgStr>
    1dd8:	be 01       	movw	r22, r28
    1dda:	6f 5f       	subi	r22, 0xFF	; 255
    1ddc:	7f 4f       	sbci	r23, 0xFF	; 255
    1dde:	4a e0       	ldi	r20, 0x0A	; 10
    1de0:	50 e0       	ldi	r21, 0x00	; 0
    1de2:	0e 94 e3 38 	call	0x71c6	; 0x71c6 <strtol>
}
    1de6:	0f 90       	pop	r0
    1de8:	0f 90       	pop	r0
    1dea:	cf 91       	pop	r28
    1dec:	df 91       	pop	r29
    1dee:	08 95       	ret

00001df0 <cmdlineAddCommand>:
	// initialize command list
	CmdlineNumCommands = 0;
}

void cmdlineAddCommand(u08* newCmdString, CmdlineFuncPtrType newCmdFuncPtr)
{
    1df0:	0f 93       	push	r16
    1df2:	1f 93       	push	r17
    1df4:	9c 01       	movw	r18, r24
    1df6:	8b 01       	movw	r16, r22
	// add command string to end of command list
	strcpy(CmdlineCommandList[CmdlineNumCommands], (const char *)newCmdString);
    1df8:	80 91 0b 06 	lds	r24, 0x060B
    1dfc:	90 e0       	ldi	r25, 0x00	; 0
    1dfe:	88 0f       	add	r24, r24
    1e00:	99 1f       	adc	r25, r25
    1e02:	88 0f       	add	r24, r24
    1e04:	99 1f       	adc	r25, r25
    1e06:	84 53       	subi	r24, 0x34	; 52
    1e08:	9d 4f       	sbci	r25, 0xFD	; 253
    1e0a:	b9 01       	movw	r22, r18
    1e0c:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <strcpy>
	// add command function ptr to end of function list
	CmdlineFunctionList[CmdlineNumCommands] = newCmdFuncPtr;
    1e10:	80 91 0b 06 	lds	r24, 0x060B
    1e14:	e8 2f       	mov	r30, r24
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	ee 0f       	add	r30, r30
    1e1a:	ff 1f       	adc	r31, r31
    1e1c:	e4 50       	subi	r30, 0x04	; 4
    1e1e:	fd 4f       	sbci	r31, 0xFD	; 253
    1e20:	11 83       	std	Z+1, r17	; 0x01
    1e22:	00 83       	st	Z, r16
	// increment number of registered commands
	CmdlineNumCommands++;
    1e24:	8f 5f       	subi	r24, 0xFF	; 255
    1e26:	80 93 0b 06 	sts	0x060B, r24
}
    1e2a:	1f 91       	pop	r17
    1e2c:	0f 91       	pop	r16
    1e2e:	08 95       	ret

00001e30 <cmdlineDoHistory>:
	ptr = CmdlineBuffer;
	while(i--) cmdlineOutputFunc(UART_PRINT, *ptr++);
}

void cmdlineDoHistory(u08 action)
{
    1e30:	0f 93       	push	r16
    1e32:	1f 93       	push	r17
	switch(action)
    1e34:	88 23       	and	r24, r24
    1e36:	19 f0       	breq	.+6      	; 0x1e3e <cmdlineDoHistory+0xe>
    1e38:	81 30       	cpi	r24, 0x01	; 1
    1e3a:	11 f5       	brne	.+68     	; 0x1e80 <cmdlineDoHistory+0x50>
    1e3c:	0b c0       	rjmp	.+22     	; 0x1e54 <cmdlineDoHistory+0x24>
	{
	case CMDLINE_HISTORY_SAVE:
		// copy CmdlineBuffer to history if not null string
		if( strlen((char *)CmdlineBuffer) )
    1e3e:	80 91 0e 06 	lds	r24, 0x060E
    1e42:	88 23       	and	r24, r24
    1e44:	e9 f0       	breq	.+58     	; 0x1e80 <cmdlineDoHistory+0x50>
			strcpy((char *)CmdlineHistory[0], (char *)CmdlineBuffer);
    1e46:	8e e2       	ldi	r24, 0x2E	; 46
    1e48:	96 e0       	ldi	r25, 0x06	; 6
    1e4a:	6e e0       	ldi	r22, 0x0E	; 14
    1e4c:	76 e0       	ldi	r23, 0x06	; 6
    1e4e:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <strcpy>
    1e52:	16 c0       	rjmp	.+44     	; 0x1e80 <cmdlineDoHistory+0x50>
		break;
	case CMDLINE_HISTORY_PREV:
		// copy history to current buffer
		strcpy((char *)CmdlineBuffer, (char *)CmdlineHistory[0]);
    1e54:	0e e0       	ldi	r16, 0x0E	; 14
    1e56:	16 e0       	ldi	r17, 0x06	; 6
    1e58:	c8 01       	movw	r24, r16
    1e5a:	6e e2       	ldi	r22, 0x2E	; 46
    1e5c:	76 e0       	ldi	r23, 0x06	; 6
    1e5e:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <strcpy>
		// set the buffer position to the end of the line
		CmdlineBufferLength = strlen((char *)CmdlineBuffer);
    1e62:	f8 01       	movw	r30, r16
    1e64:	01 90       	ld	r0, Z+
    1e66:	00 20       	and	r0, r0
    1e68:	e9 f7       	brne	.-6      	; 0x1e64 <cmdlineDoHistory+0x34>
    1e6a:	8f 01       	movw	r16, r30
    1e6c:	01 50       	subi	r16, 0x01	; 1
    1e6e:	10 40       	sbci	r17, 0x00	; 0
    1e70:	0e 50       	subi	r16, 0x0E	; 14
    1e72:	16 40       	sbci	r17, 0x06	; 6
    1e74:	00 93 08 06 	sts	0x0608, r16
		CmdlineBufferEditPos = CmdlineBufferLength;
    1e78:	00 93 0d 06 	sts	0x060D, r16
		// "re-paint" line
		cmdlineRepaint();
    1e7c:	0e 94 34 0e 	call	0x1c68	; 0x1c68 <cmdlineRepaint>
		break;
	case CMDLINE_HISTORY_NEXT:
		break;
	}
}
    1e80:	1f 91       	pop	r17
    1e82:	0f 91       	pop	r16
    1e84:	08 95       	ret

00001e86 <cmdlineProcessInputString>:

void cmdlineProcessInputString(void)
{
    1e86:	ff 92       	push	r15
    1e88:	0f 93       	push	r16
    1e8a:	1f 93       	push	r17
    1e8c:	cf 93       	push	r28
    1e8e:	df 93       	push	r29
	u08 cmdIndex;
	u08 i=0;

	// save command in history
	cmdlineDoHistory(CMDLINE_HISTORY_SAVE);
    1e90:	80 e0       	ldi	r24, 0x00	; 0
    1e92:	0e 94 18 0f 	call	0x1e30	; 0x1e30 <cmdlineDoHistory>
    1e96:	00 e0       	ldi	r16, 0x00	; 0
    1e98:	01 c0       	rjmp	.+2      	; 0x1e9c <cmdlineProcessInputString+0x16>

	// find the end of the command (excluding arguments)
	// find first whitespace character in CmdlineBuffer
	while( !((CmdlineBuffer[i] == ' ') || (CmdlineBuffer[i] == 0)) ) i++;
    1e9a:	0f 5f       	subi	r16, 0xFF	; 255
    1e9c:	e0 2f       	mov	r30, r16
    1e9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ea0:	e2 5f       	subi	r30, 0xF2	; 242
    1ea2:	f9 4f       	sbci	r31, 0xF9	; 249
    1ea4:	e0 81       	ld	r30, Z
    1ea6:	e0 32       	cpi	r30, 0x20	; 32
    1ea8:	11 f0       	breq	.+4      	; 0x1eae <cmdlineProcessInputString+0x28>
    1eaa:	ee 23       	and	r30, r30
    1eac:	b1 f7       	brne	.-20     	; 0x1e9a <cmdlineProcessInputString+0x14>

	if(!i)
    1eae:	00 23       	and	r16, r16
    1eb0:	11 f1       	breq	.+68     	; 0x1ef6 <cmdlineProcessInputString+0x70>
		// we're done
		return;
	}

	// search command list for match with entered command
	for(cmdIndex=0; cmdIndex<CmdlineNumCommands; cmdIndex++)
    1eb2:	f0 90 0b 06 	lds	r15, 0x060B
    1eb6:	cc ec       	ldi	r28, 0xCC	; 204
    1eb8:	d2 e0       	ldi	r29, 0x02	; 2
    1eba:	10 e0       	ldi	r17, 0x00	; 0
    1ebc:	18 c0       	rjmp	.+48     	; 0x1eee <cmdlineProcessInputString+0x68>
	{
		if( !strncmp(CmdlineCommandList[cmdIndex], (const char *)CmdlineBuffer, i) )
    1ebe:	ce 01       	movw	r24, r28
    1ec0:	6e e0       	ldi	r22, 0x0E	; 14
    1ec2:	76 e0       	ldi	r23, 0x06	; 6
    1ec4:	40 2f       	mov	r20, r16
    1ec6:	50 e0       	ldi	r21, 0x00	; 0
    1ec8:	0e 94 7b 3a 	call	0x74f6	; 0x74f6 <strncmp>
    1ecc:	24 96       	adiw	r28, 0x04	; 4
    1ece:	00 97       	sbiw	r24, 0x00	; 0
    1ed0:	69 f4       	brne	.+26     	; 0x1eec <cmdlineProcessInputString+0x66>
		{
			// user-entered command matched a command in the list (database)
			// run the corresponding function
			CmdlineExecFunction = CmdlineFunctionList[cmdIndex];
    1ed2:	e1 2f       	mov	r30, r17
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	ee 0f       	add	r30, r30
    1ed8:	ff 1f       	adc	r31, r31
    1eda:	e4 50       	subi	r30, 0x04	; 4
    1edc:	fd 4f       	sbci	r31, 0xFD	; 253
    1ede:	80 81       	ld	r24, Z
    1ee0:	91 81       	ldd	r25, Z+1	; 0x01
    1ee2:	90 93 0a 06 	sts	0x060A, r25
    1ee6:	80 93 09 06 	sts	0x0609, r24
    1eea:	07 c0       	rjmp	.+14     	; 0x1efa <cmdlineProcessInputString+0x74>
		// we're done
		return;
	}

	// search command list for match with entered command
	for(cmdIndex=0; cmdIndex<CmdlineNumCommands; cmdIndex++)
    1eec:	1f 5f       	subi	r17, 0xFF	; 255
    1eee:	1f 15       	cp	r17, r15
    1ef0:	30 f3       	brcs	.-52     	; 0x1ebe <cmdlineProcessInputString+0x38>
		}
	}

	// if we did not get a match
	// output an error message
	cmdlinePrintError();
    1ef2:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <cmdlinePrintError>
	// output a new prompt
	cmdlinePrintPrompt();
    1ef6:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <cmdlinePrintPrompt>
}
    1efa:	df 91       	pop	r29
    1efc:	cf 91       	pop	r28
    1efe:	1f 91       	pop	r17
    1f00:	0f 91       	pop	r16
    1f02:	ff 90       	pop	r15
    1f04:	08 95       	ret

00001f06 <cmdlineInputFunc>:
	// print a prompt 
	cmdlinePrintPrompt();
}

void cmdlineInputFunc(unsigned char c)
{
    1f06:	1f 93       	push	r17
    1f08:	18 2f       	mov	r17, r24
	u08 i;
	// process the received character

	// VT100 handling
	// are we processing a VT100 command?
	if(CmdlineInputVT100State == 2){
    1f0a:	80 91 0c 06 	lds	r24, 0x060C
    1f0e:	82 30       	cpi	r24, 0x02	; 2
    1f10:	09 f0       	breq	.+2      	; 0x1f14 <cmdlineInputFunc+0xe>
    1f12:	44 c0       	rjmp	.+136    	; 0x1f9c <cmdlineInputFunc+0x96>
		// we have already received ESC and [
		// now process the vt100 code
		switch(c){
    1f14:	12 34       	cpi	r17, 0x42	; 66
    1f16:	61 f0       	breq	.+24     	; 0x1f30 <cmdlineInputFunc+0x2a>
    1f18:	13 34       	cpi	r17, 0x43	; 67
    1f1a:	18 f4       	brcc	.+6      	; 0x1f22 <cmdlineInputFunc+0x1c>
    1f1c:	11 34       	cpi	r17, 0x41	; 65
    1f1e:	d9 f5       	brne	.+118    	; 0x1f96 <cmdlineInputFunc+0x90>
    1f20:	05 c0       	rjmp	.+10     	; 0x1f2c <cmdlineInputFunc+0x26>
    1f22:	13 34       	cpi	r17, 0x43	; 67
    1f24:	49 f0       	breq	.+18     	; 0x1f38 <cmdlineInputFunc+0x32>
    1f26:	14 34       	cpi	r17, 0x44	; 68
    1f28:	b1 f5       	brne	.+108    	; 0x1f96 <cmdlineInputFunc+0x90>
    1f2a:	24 c0       	rjmp	.+72     	; 0x1f74 <cmdlineInputFunc+0x6e>
		case VT100_ARROWUP:
			cmdlineDoHistory(CMDLINE_HISTORY_PREV);
    1f2c:	81 e0       	ldi	r24, 0x01	; 1
    1f2e:	01 c0       	rjmp	.+2      	; 0x1f32 <cmdlineInputFunc+0x2c>
			break;
		case VT100_ARROWDOWN:
			cmdlineDoHistory(CMDLINE_HISTORY_NEXT);
    1f30:	82 e0       	ldi	r24, 0x02	; 2
    1f32:	0e 94 18 0f 	call	0x1e30	; 0x1e30 <cmdlineDoHistory>
    1f36:	2f c0       	rjmp	.+94     	; 0x1f96 <cmdlineInputFunc+0x90>
			break;
		case VT100_ARROWRIGHT:
			// if the edit position less than current string length
			if(CmdlineBufferEditPos < CmdlineBufferLength){
    1f38:	90 91 0d 06 	lds	r25, 0x060D
    1f3c:	80 91 08 06 	lds	r24, 0x0608
    1f40:	e0 91 14 03 	lds	r30, 0x0314
    1f44:	f0 91 15 03 	lds	r31, 0x0315
    1f48:	98 17       	cp	r25, r24
    1f4a:	10 f5       	brcc	.+68     	; 0x1f90 <cmdlineInputFunc+0x8a>
				// increment the edit position
				CmdlineBufferEditPos++;
    1f4c:	9f 5f       	subi	r25, 0xFF	; 255
    1f4e:	90 93 0d 06 	sts	0x060D, r25
				// move cursor forward one space (no erase)
				cmdlineOutputFunc(UART_PRINT, ASCII_ESC);
    1f52:	81 e0       	ldi	r24, 0x01	; 1
    1f54:	6b e1       	ldi	r22, 0x1B	; 27
    1f56:	09 95       	icall
				cmdlineOutputFunc(UART_PRINT, '[');
    1f58:	e0 91 14 03 	lds	r30, 0x0314
    1f5c:	f0 91 15 03 	lds	r31, 0x0315
    1f60:	81 e0       	ldi	r24, 0x01	; 1
    1f62:	6b e5       	ldi	r22, 0x5B	; 91
    1f64:	09 95       	icall
				cmdlineOutputFunc(UART_PRINT, VT100_ARROWRIGHT);
    1f66:	e0 91 14 03 	lds	r30, 0x0314
    1f6a:	f0 91 15 03 	lds	r31, 0x0315
    1f6e:	81 e0       	ldi	r24, 0x01	; 1
    1f70:	63 e4       	ldi	r22, 0x43	; 67
    1f72:	10 c0       	rjmp	.+32     	; 0x1f94 <cmdlineInputFunc+0x8e>
				cmdlineOutputFunc(UART_PRINT, ASCII_BEL);
			}
			break;
		case VT100_ARROWLEFT:
			// if the edit position is non-zero
			if(CmdlineBufferEditPos){
    1f74:	80 91 0d 06 	lds	r24, 0x060D
    1f78:	e0 91 14 03 	lds	r30, 0x0314
    1f7c:	f0 91 15 03 	lds	r31, 0x0315
    1f80:	88 23       	and	r24, r24
    1f82:	31 f0       	breq	.+12     	; 0x1f90 <cmdlineInputFunc+0x8a>
				// decrement the edit position
				CmdlineBufferEditPos--;
    1f84:	81 50       	subi	r24, 0x01	; 1
    1f86:	80 93 0d 06 	sts	0x060D, r24
				// move cursor back one space (no erase)
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    1f8a:	81 e0       	ldi	r24, 0x01	; 1
    1f8c:	68 e0       	ldi	r22, 0x08	; 8
    1f8e:	02 c0       	rjmp	.+4      	; 0x1f94 <cmdlineInputFunc+0x8e>
			}else{
				// else, ring the bell
				cmdlineOutputFunc(UART_PRINT, ASCII_BEL);
    1f90:	81 e0       	ldi	r24, 0x01	; 1
    1f92:	67 e0       	ldi	r22, 0x07	; 7
    1f94:	09 95       	icall
			break;
		default:
			break;
		}
		// done, reset state
		CmdlineInputVT100State = 0;
    1f96:	10 92 0c 06 	sts	0x060C, r1
    1f9a:	e3 c0       	rjmp	.+454    	; 0x2162 <cmdlineInputFunc+0x25c>
		return;

	}else if(CmdlineInputVT100State == 1){
    1f9c:	81 30       	cpi	r24, 0x01	; 1
    1f9e:	21 f4       	brne	.+8      	; 0x1fa8 <cmdlineInputFunc+0xa2>
		// we last received [ESC]
		if(c == '['){
    1fa0:	1b 35       	cpi	r17, 0x5B	; 91
    1fa2:	11 f4       	brne	.+4      	; 0x1fa8 <cmdlineInputFunc+0xa2>
			CmdlineInputVT100State = 2;
    1fa4:	82 e0       	ldi	r24, 0x02	; 2
    1fa6:	db c0       	rjmp	.+438    	; 0x215e <cmdlineInputFunc+0x258>
			return;
		}else
			CmdlineInputVT100State = 0;
	}else{
		// anything else, reset state
		CmdlineInputVT100State = 0;
    1fa8:	10 92 0c 06 	sts	0x060C, r1
	}

	// Regular handling
	if( (c >= 0x20) && (c < 0x7F) ){
    1fac:	81 2f       	mov	r24, r17
    1fae:	80 52       	subi	r24, 0x20	; 32
    1fb0:	8f 35       	cpi	r24, 0x5F	; 95
    1fb2:	08 f0       	brcs	.+2      	; 0x1fb6 <cmdlineInputFunc+0xb0>
    1fb4:	46 c0       	rjmp	.+140    	; 0x2042 <cmdlineInputFunc+0x13c>
		// character is printable
		// is this a simple append
		if(CmdlineBufferEditPos == CmdlineBufferLength){
    1fb6:	20 91 0d 06 	lds	r18, 0x060D
    1fba:	e0 91 08 06 	lds	r30, 0x0608
    1fbe:	2e 17       	cp	r18, r30
    1fc0:	b9 f4       	brne	.+46     	; 0x1ff0 <cmdlineInputFunc+0xea>
			// echo character to the output
			cmdlineOutputFunc(UART_PRINT, c);
    1fc2:	e0 91 14 03 	lds	r30, 0x0314
    1fc6:	f0 91 15 03 	lds	r31, 0x0315
    1fca:	81 e0       	ldi	r24, 0x01	; 1
    1fcc:	61 2f       	mov	r22, r17
    1fce:	09 95       	icall
			// add it to the command line buffer
			CmdlineBuffer[CmdlineBufferEditPos++] = c;
    1fd0:	80 91 0d 06 	lds	r24, 0x060D
    1fd4:	e8 2f       	mov	r30, r24
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	e2 5f       	subi	r30, 0xF2	; 242
    1fda:	f9 4f       	sbci	r31, 0xF9	; 249
    1fdc:	10 83       	st	Z, r17
    1fde:	8f 5f       	subi	r24, 0xFF	; 255
    1fe0:	80 93 0d 06 	sts	0x060D, r24
			// update buffer length
			CmdlineBufferLength++;
    1fe4:	80 91 08 06 	lds	r24, 0x0608
    1fe8:	8f 5f       	subi	r24, 0xFF	; 255
    1fea:	80 93 08 06 	sts	0x0608, r24
    1fee:	b9 c0       	rjmp	.+370    	; 0x2162 <cmdlineInputFunc+0x25c>
		}else{
			// edit/cursor position != end of buffer
			// we're inserting characters at a mid-line edit position
			// make room at the insert point
			CmdlineBufferLength++;
    1ff0:	9e 2f       	mov	r25, r30
    1ff2:	9f 5f       	subi	r25, 0xFF	; 255
    1ff4:	90 93 08 06 	sts	0x0608, r25
    1ff8:	08 c0       	rjmp	.+16     	; 0x200a <cmdlineInputFunc+0x104>
			for(i=CmdlineBufferLength; i>CmdlineBufferEditPos; i--)
				CmdlineBuffer[i] = CmdlineBuffer[i-1];
    1ffa:	e9 2f       	mov	r30, r25
    1ffc:	f0 e0       	ldi	r31, 0x00	; 0
    1ffe:	e2 5f       	subi	r30, 0xF2	; 242
    2000:	f9 4f       	sbci	r31, 0xF9	; 249
    2002:	82 91       	ld	r24, -Z
    2004:	31 96       	adiw	r30, 0x01	; 1
    2006:	80 83       	st	Z, r24
		}else{
			// edit/cursor position != end of buffer
			// we're inserting characters at a mid-line edit position
			// make room at the insert point
			CmdlineBufferLength++;
			for(i=CmdlineBufferLength; i>CmdlineBufferEditPos; i--)
    2008:	91 50       	subi	r25, 0x01	; 1
    200a:	29 17       	cp	r18, r25
    200c:	b0 f3       	brcs	.-20     	; 0x1ffa <cmdlineInputFunc+0xf4>
				CmdlineBuffer[i] = CmdlineBuffer[i-1];
			// insert character
			CmdlineBuffer[CmdlineBufferEditPos++] = c;
    200e:	e2 2f       	mov	r30, r18
    2010:	f0 e0       	ldi	r31, 0x00	; 0
    2012:	e2 5f       	subi	r30, 0xF2	; 242
    2014:	f9 4f       	sbci	r31, 0xF9	; 249
    2016:	10 83       	st	Z, r17
    2018:	2f 5f       	subi	r18, 0xFF	; 255
    201a:	20 93 0d 06 	sts	0x060D, r18
			// repaint
			cmdlineRepaint();
    201e:	0e 94 34 0e 	call	0x1c68	; 0x1c68 <cmdlineRepaint>
			// reposition cursor
			for(i=CmdlineBufferEditPos; i<CmdlineBufferLength; i++)
    2022:	10 91 0d 06 	lds	r17, 0x060D
    2026:	08 c0       	rjmp	.+16     	; 0x2038 <cmdlineInputFunc+0x132>
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    2028:	e0 91 14 03 	lds	r30, 0x0314
    202c:	f0 91 15 03 	lds	r31, 0x0315
    2030:	81 e0       	ldi	r24, 0x01	; 1
    2032:	68 e0       	ldi	r22, 0x08	; 8
    2034:	09 95       	icall
			// insert character
			CmdlineBuffer[CmdlineBufferEditPos++] = c;
			// repaint
			cmdlineRepaint();
			// reposition cursor
			for(i=CmdlineBufferEditPos; i<CmdlineBufferLength; i++)
    2036:	1f 5f       	subi	r17, 0xFF	; 255
    2038:	80 91 08 06 	lds	r24, 0x0608
    203c:	18 17       	cp	r17, r24
    203e:	a0 f3       	brcs	.-24     	; 0x2028 <cmdlineInputFunc+0x122>
    2040:	90 c0       	rjmp	.+288    	; 0x2162 <cmdlineInputFunc+0x25c>
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
		}
	}
	// handle special characters
	else if(c == ASCII_CR){
    2042:	1d 30       	cpi	r17, 0x0D	; 13
    2044:	21 f5       	brne	.+72     	; 0x208e <cmdlineInputFunc+0x188>
		// user pressed [ENTER]
		// echo CR and LF to terminal
		cmdlineOutputFunc(UART_PRINT, ASCII_CR);
    2046:	e0 91 14 03 	lds	r30, 0x0314
    204a:	f0 91 15 03 	lds	r31, 0x0315
    204e:	81 e0       	ldi	r24, 0x01	; 1
    2050:	6d e0       	ldi	r22, 0x0D	; 13
    2052:	09 95       	icall
		cmdlineOutputFunc(UART_PRINT, ASCII_LF);
    2054:	e0 91 14 03 	lds	r30, 0x0314
    2058:	f0 91 15 03 	lds	r31, 0x0315
    205c:	81 e0       	ldi	r24, 0x01	; 1
    205e:	6a e0       	ldi	r22, 0x0A	; 10
    2060:	09 95       	icall
		// add null termination to command
		CmdlineBuffer[CmdlineBufferLength++] = 0;
    2062:	80 91 08 06 	lds	r24, 0x0608
    2066:	e8 2f       	mov	r30, r24
    2068:	f0 e0       	ldi	r31, 0x00	; 0
    206a:	e2 5f       	subi	r30, 0xF2	; 242
    206c:	f9 4f       	sbci	r31, 0xF9	; 249
    206e:	10 82       	st	Z, r1
    2070:	8f 5f       	subi	r24, 0xFF	; 255
    2072:	80 93 08 06 	sts	0x0608, r24
		CmdlineBufferEditPos++;
    2076:	80 91 0d 06 	lds	r24, 0x060D
    207a:	8f 5f       	subi	r24, 0xFF	; 255
    207c:	80 93 0d 06 	sts	0x060D, r24
		// command is complete, process it
		cmdlineProcessInputString();
    2080:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <cmdlineProcessInputString>
		// reset buffer
		CmdlineBufferLength = 0;
    2084:	10 92 08 06 	sts	0x0608, r1
		CmdlineBufferEditPos = 0;
    2088:	10 92 0d 06 	sts	0x060D, r1
    208c:	6a c0       	rjmp	.+212    	; 0x2162 <cmdlineInputFunc+0x25c>
	}
	else if(c == ASCII_BS){
    208e:	18 30       	cpi	r17, 0x08	; 8
    2090:	09 f0       	breq	.+2      	; 0x2094 <cmdlineInputFunc+0x18e>
    2092:	60 c0       	rjmp	.+192    	; 0x2154 <cmdlineInputFunc+0x24e>
		if(CmdlineBufferEditPos){
    2094:	e0 91 0d 06 	lds	r30, 0x060D
    2098:	ee 23       	and	r30, r30
    209a:	09 f4       	brne	.+2      	; 0x209e <cmdlineInputFunc+0x198>
    209c:	53 c0       	rjmp	.+166    	; 0x2144 <cmdlineInputFunc+0x23e>
			// is this a simple delete (off the end of the line)
			if(CmdlineBufferEditPos == CmdlineBufferLength){
    209e:	80 91 08 06 	lds	r24, 0x0608
    20a2:	e8 17       	cp	r30, r24
    20a4:	01 f5       	brne	.+64     	; 0x20e6 <cmdlineInputFunc+0x1e0>
				// destructive backspace
				// echo backspace-space-backspace
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    20a6:	e0 91 14 03 	lds	r30, 0x0314
    20aa:	f0 91 15 03 	lds	r31, 0x0315
    20ae:	81 e0       	ldi	r24, 0x01	; 1
    20b0:	68 e0       	ldi	r22, 0x08	; 8
    20b2:	09 95       	icall
				cmdlineOutputFunc(UART_PRINT, ' ');
    20b4:	e0 91 14 03 	lds	r30, 0x0314
    20b8:	f0 91 15 03 	lds	r31, 0x0315
    20bc:	81 e0       	ldi	r24, 0x01	; 1
    20be:	60 e2       	ldi	r22, 0x20	; 32
    20c0:	09 95       	icall
				cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    20c2:	e0 91 14 03 	lds	r30, 0x0314
    20c6:	f0 91 15 03 	lds	r31, 0x0315
    20ca:	81 e0       	ldi	r24, 0x01	; 1
    20cc:	68 e0       	ldi	r22, 0x08	; 8
    20ce:	09 95       	icall
				// decrement our buffer length and edit position
				CmdlineBufferLength--;
    20d0:	80 91 08 06 	lds	r24, 0x0608
    20d4:	81 50       	subi	r24, 0x01	; 1
    20d6:	80 93 08 06 	sts	0x0608, r24
				CmdlineBufferEditPos--;
    20da:	80 91 0d 06 	lds	r24, 0x060D
    20de:	81 50       	subi	r24, 0x01	; 1
    20e0:	80 93 0d 06 	sts	0x060D, r24
    20e4:	3e c0       	rjmp	.+124    	; 0x2162 <cmdlineInputFunc+0x25c>
			}else{
				// edit/cursor position != end of buffer
				// we're deleting characters at a mid-line edit position
				// shift characters down, effectively deleting
				CmdlineBufferLength--;
    20e6:	28 2f       	mov	r18, r24
    20e8:	21 50       	subi	r18, 0x01	; 1
    20ea:	20 93 08 06 	sts	0x0608, r18
				CmdlineBufferEditPos--;
    20ee:	9e 2f       	mov	r25, r30
    20f0:	91 50       	subi	r25, 0x01	; 1
    20f2:	90 93 0d 06 	sts	0x060D, r25
    20f6:	07 c0       	rjmp	.+14     	; 0x2106 <cmdlineInputFunc+0x200>
				for(i=CmdlineBufferEditPos; i<CmdlineBufferLength; i++)
					CmdlineBuffer[i] = CmdlineBuffer[i+1];
    20f8:	e9 2f       	mov	r30, r25
    20fa:	f0 e0       	ldi	r31, 0x00	; 0
    20fc:	e2 5f       	subi	r30, 0xF2	; 242
    20fe:	f9 4f       	sbci	r31, 0xF9	; 249
    2100:	81 81       	ldd	r24, Z+1	; 0x01
    2102:	80 83       	st	Z, r24
				// edit/cursor position != end of buffer
				// we're deleting characters at a mid-line edit position
				// shift characters down, effectively deleting
				CmdlineBufferLength--;
				CmdlineBufferEditPos--;
				for(i=CmdlineBufferEditPos; i<CmdlineBufferLength; i++)
    2104:	9f 5f       	subi	r25, 0xFF	; 255
    2106:	92 17       	cp	r25, r18
    2108:	b8 f3       	brcs	.-18     	; 0x20f8 <cmdlineInputFunc+0x1f2>
					CmdlineBuffer[i] = CmdlineBuffer[i+1];
				// repaint
				cmdlineRepaint();
    210a:	0e 94 34 0e 	call	0x1c68	; 0x1c68 <cmdlineRepaint>
				// add space to clear leftover characters
				cmdlineOutputFunc(UART_PRINT, ' ');
    210e:	e0 91 14 03 	lds	r30, 0x0314
    2112:	f0 91 15 03 	lds	r31, 0x0315
    2116:	81 e0       	ldi	r24, 0x01	; 1
    2118:	60 e2       	ldi	r22, 0x20	; 32
    211a:	09 95       	icall
				// reposition cursor
				for(i=CmdlineBufferEditPos; i<(CmdlineBufferLength+1); i++)
    211c:	10 91 0d 06 	lds	r17, 0x060D
    2120:	08 c0       	rjmp	.+16     	; 0x2132 <cmdlineInputFunc+0x22c>
					cmdlineOutputFunc(UART_PRINT, ASCII_BS);
    2122:	e0 91 14 03 	lds	r30, 0x0314
    2126:	f0 91 15 03 	lds	r31, 0x0315
    212a:	81 e0       	ldi	r24, 0x01	; 1
    212c:	68 e0       	ldi	r22, 0x08	; 8
    212e:	09 95       	icall
				// repaint
				cmdlineRepaint();
				// add space to clear leftover characters
				cmdlineOutputFunc(UART_PRINT, ' ');
				// reposition cursor
				for(i=CmdlineBufferEditPos; i<(CmdlineBufferLength+1); i++)
    2130:	1f 5f       	subi	r17, 0xFF	; 255
    2132:	80 91 08 06 	lds	r24, 0x0608
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	21 2f       	mov	r18, r17
    213a:	30 e0       	ldi	r19, 0x00	; 0
    213c:	82 17       	cp	r24, r18
    213e:	93 07       	cpc	r25, r19
    2140:	84 f7       	brge	.-32     	; 0x2122 <cmdlineInputFunc+0x21c>
    2142:	0f c0       	rjmp	.+30     	; 0x2162 <cmdlineInputFunc+0x25c>
					cmdlineOutputFunc(UART_PRINT, ASCII_BS);
			}
		}else{
			// else, ring the bell
			cmdlineOutputFunc(UART_PRINT, ASCII_BEL);
    2144:	e0 91 14 03 	lds	r30, 0x0314
    2148:	f0 91 15 03 	lds	r31, 0x0315
    214c:	81 e0       	ldi	r24, 0x01	; 1
    214e:	67 e0       	ldi	r22, 0x07	; 7
    2150:	09 95       	icall
    2152:	07 c0       	rjmp	.+14     	; 0x2162 <cmdlineInputFunc+0x25c>
		}
	}
	else if(c == ASCII_DEL){
    2154:	1f 37       	cpi	r17, 0x7F	; 127
    2156:	29 f0       	breq	.+10     	; 0x2162 <cmdlineInputFunc+0x25c>
		// not yet handled
	}
	else if(c == ASCII_ESC){
    2158:	1b 31       	cpi	r17, 0x1B	; 27
    215a:	19 f4       	brne	.+6      	; 0x2162 <cmdlineInputFunc+0x25c>
		CmdlineInputVT100State = 1;
    215c:	81 e0       	ldi	r24, 0x01	; 1
    215e:	80 93 0c 06 	sts	0x060C, r24
	}
}
    2162:	1f 91       	pop	r17
    2164:	08 95       	ret

00002166 <extintInit>:
	// make sure the interrupt number is within bounds
	if(interruptNum < EXTINT_NUM_INTERRUPTS)
	{
		// set the interrupt function to run
		// the supplied user's function
		ExtIntFunc[interruptNum] = 0;
    2166:	10 92 17 03 	sts	0x0317, r1
    216a:	10 92 16 03 	sts	0x0316, r1
    216e:	10 92 19 03 	sts	0x0319, r1
    2172:	10 92 18 03 	sts	0x0318, r1
    2176:	10 92 1b 03 	sts	0x031B, r1
    217a:	10 92 1a 03 	sts	0x031A, r1
	u08 intNum;
	// detach all user functions from interrupts
	for(intNum=0; intNum<EXTINT_NUM_INTERRUPTS; intNum++)
		extintDetach(intNum);

}
    217e:	08 95       	ret

00002180 <extintConfigure>:

//! Configure external interrupt trigger
// NOTE: this function is not complete!!!
void extintConfigure(u08 interruptNum, u08 configuration)
{
	if(interruptNum == EXTINT0)
    2180:	88 23       	and	r24, r24
    2182:	41 f4       	brne	.+16     	; 0x2194 <extintConfigure+0x14>
	{
		EICRA  &= ~((1<<ISC01) | (1<<ISC00));
    2184:	80 91 69 00 	lds	r24, 0x0069
    2188:	8c 7f       	andi	r24, 0xFC	; 252
    218a:	80 93 69 00 	sts	0x0069, r24
		EICRA  |= configuration;
    218e:	80 91 69 00 	lds	r24, 0x0069
    2192:	0b c0       	rjmp	.+22     	; 0x21aa <extintConfigure+0x2a>
	}

	#ifdef SIG_INTERRUPT1
	else if(interruptNum == EXTINT1)
    2194:	81 30       	cpi	r24, 0x01	; 1
    2196:	69 f4       	brne	.+26     	; 0x21b2 <extintConfigure+0x32>
	{
		EICRA  &= ~((1<<ISC11) | (1<<ISC10));
    2198:	80 91 69 00 	lds	r24, 0x0069
    219c:	83 7f       	andi	r24, 0xF3	; 243
    219e:	80 93 69 00 	sts	0x0069, r24
		EICRA  |= configuration<<2;
    21a2:	80 91 69 00 	lds	r24, 0x0069
    21a6:	66 0f       	add	r22, r22
    21a8:	66 0f       	add	r22, r22
    21aa:	86 2b       	or	r24, r22
    21ac:	80 93 69 00 	sts	0x0069, r24
    21b0:	08 95       	ret
	}
	#endif

	#ifdef SIG_INTERRUPT2
	else if(interruptNum == EXTINT2)
    21b2:	82 30       	cpi	r24, 0x02	; 2
    21b4:	61 f4       	brne	.+24     	; 0x21ce <extintConfigure+0x4e>
	{
		EICRA  &= ~((1<<ISC21) | (1<<ISC20));
    21b6:	80 91 69 00 	lds	r24, 0x0069
    21ba:	8f 7c       	andi	r24, 0xCF	; 207
    21bc:	80 93 69 00 	sts	0x0069, r24
		EICRA  |= configuration<<4;
    21c0:	80 91 69 00 	lds	r24, 0x0069
    21c4:	62 95       	swap	r22
    21c6:	60 7f       	andi	r22, 0xF0	; 240
    21c8:	86 2b       	or	r24, r22
    21ca:	80 93 69 00 	sts	0x0069, r24
    21ce:	08 95       	ret

000021d0 <extintAttach>:

//! Attach a user function to an external interrupt
void extintAttach(u08 interruptNum, void (*userHandler)(void) )
{
	// make sure the interrupt number is within bounds
	if(interruptNum < EXTINT_NUM_INTERRUPTS)
    21d0:	83 30       	cpi	r24, 0x03	; 3
    21d2:	40 f4       	brcc	.+16     	; 0x21e4 <extintAttach+0x14>
	{
		// set the interrupt function to run
		// the supplied user's function
		ExtIntFunc[interruptNum] = userHandler;
    21d4:	e8 2f       	mov	r30, r24
    21d6:	f0 e0       	ldi	r31, 0x00	; 0
    21d8:	ee 0f       	add	r30, r30
    21da:	ff 1f       	adc	r31, r31
    21dc:	ea 5e       	subi	r30, 0xEA	; 234
    21de:	fc 4f       	sbci	r31, 0xFC	; 252
    21e0:	71 83       	std	Z+1, r23	; 0x01
    21e2:	60 83       	st	Z, r22
    21e4:	08 95       	ret

000021e6 <extintDetach>:

//! Detach a user function from an external interrupt
void extintDetach(u08 interruptNum)
{
	// make sure the interrupt number is within bounds
	if(interruptNum < EXTINT_NUM_INTERRUPTS)
    21e6:	83 30       	cpi	r24, 0x03	; 3
    21e8:	40 f4       	brcc	.+16     	; 0x21fa <extintDetach+0x14>
	{
		// set the interrupt function to run
		// the supplied user's function
		ExtIntFunc[interruptNum] = 0;
    21ea:	e8 2f       	mov	r30, r24
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	ee 0f       	add	r30, r30
    21f0:	ff 1f       	adc	r31, r31
    21f2:	ea 5e       	subi	r30, 0xEA	; 234
    21f4:	fc 4f       	sbci	r31, 0xFC	; 252
    21f6:	11 82       	std	Z+1, r1	; 0x01
    21f8:	10 82       	st	Z, r1
    21fa:	08 95       	ret

000021fc <__vector_1>:
	}
}

//! Interrupt handler for INT0
EXTINT_INTERRUPT_HANDLER(INT0_vect)
{
    21fc:	1f 92       	push	r1
    21fe:	0f 92       	push	r0
    2200:	0f b6       	in	r0, 0x3f	; 63
    2202:	0f 92       	push	r0
    2204:	11 24       	eor	r1, r1
    2206:	2f 93       	push	r18
    2208:	3f 93       	push	r19
    220a:	4f 93       	push	r20
    220c:	5f 93       	push	r21
    220e:	6f 93       	push	r22
    2210:	7f 93       	push	r23
    2212:	8f 93       	push	r24
    2214:	9f 93       	push	r25
    2216:	af 93       	push	r26
    2218:	bf 93       	push	r27
    221a:	ef 93       	push	r30
    221c:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(ExtIntFunc[EXTINT0])
    221e:	80 91 16 03 	lds	r24, 0x0316
    2222:	90 91 17 03 	lds	r25, 0x0317
    2226:	89 2b       	or	r24, r25
    2228:	29 f0       	breq	.+10     	; 0x2234 <__vector_1+0x38>
		ExtIntFunc[EXTINT0]();
    222a:	e0 91 16 03 	lds	r30, 0x0316
    222e:	f0 91 17 03 	lds	r31, 0x0317
    2232:	09 95       	icall
}
    2234:	ff 91       	pop	r31
    2236:	ef 91       	pop	r30
    2238:	bf 91       	pop	r27
    223a:	af 91       	pop	r26
    223c:	9f 91       	pop	r25
    223e:	8f 91       	pop	r24
    2240:	7f 91       	pop	r23
    2242:	6f 91       	pop	r22
    2244:	5f 91       	pop	r21
    2246:	4f 91       	pop	r20
    2248:	3f 91       	pop	r19
    224a:	2f 91       	pop	r18
    224c:	0f 90       	pop	r0
    224e:	0f be       	out	0x3f, r0	; 63
    2250:	0f 90       	pop	r0
    2252:	1f 90       	pop	r1
    2254:	18 95       	reti

00002256 <__vector_2>:

#ifdef INT1_vect
//! Interrupt handler for INT1
EXTINT_INTERRUPT_HANDLER(INT1_vect)
{
    2256:	1f 92       	push	r1
    2258:	0f 92       	push	r0
    225a:	0f b6       	in	r0, 0x3f	; 63
    225c:	0f 92       	push	r0
    225e:	11 24       	eor	r1, r1
    2260:	2f 93       	push	r18
    2262:	3f 93       	push	r19
    2264:	4f 93       	push	r20
    2266:	5f 93       	push	r21
    2268:	6f 93       	push	r22
    226a:	7f 93       	push	r23
    226c:	8f 93       	push	r24
    226e:	9f 93       	push	r25
    2270:	af 93       	push	r26
    2272:	bf 93       	push	r27
    2274:	ef 93       	push	r30
    2276:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(ExtIntFunc[EXTINT1])
    2278:	80 91 18 03 	lds	r24, 0x0318
    227c:	90 91 19 03 	lds	r25, 0x0319
    2280:	89 2b       	or	r24, r25
    2282:	29 f0       	breq	.+10     	; 0x228e <__vector_2+0x38>
		ExtIntFunc[EXTINT1]();
    2284:	e0 91 18 03 	lds	r30, 0x0318
    2288:	f0 91 19 03 	lds	r31, 0x0319
    228c:	09 95       	icall
}
    228e:	ff 91       	pop	r31
    2290:	ef 91       	pop	r30
    2292:	bf 91       	pop	r27
    2294:	af 91       	pop	r26
    2296:	9f 91       	pop	r25
    2298:	8f 91       	pop	r24
    229a:	7f 91       	pop	r23
    229c:	6f 91       	pop	r22
    229e:	5f 91       	pop	r21
    22a0:	4f 91       	pop	r20
    22a2:	3f 91       	pop	r19
    22a4:	2f 91       	pop	r18
    22a6:	0f 90       	pop	r0
    22a8:	0f be       	out	0x3f, r0	; 63
    22aa:	0f 90       	pop	r0
    22ac:	1f 90       	pop	r1
    22ae:	18 95       	reti

000022b0 <__vector_3>:
#endif

#ifdef INT2_vect
//! Interrupt handler for INT2
EXTINT_INTERRUPT_HANDLER(INT2_vect)
{
    22b0:	1f 92       	push	r1
    22b2:	0f 92       	push	r0
    22b4:	0f b6       	in	r0, 0x3f	; 63
    22b6:	0f 92       	push	r0
    22b8:	11 24       	eor	r1, r1
    22ba:	2f 93       	push	r18
    22bc:	3f 93       	push	r19
    22be:	4f 93       	push	r20
    22c0:	5f 93       	push	r21
    22c2:	6f 93       	push	r22
    22c4:	7f 93       	push	r23
    22c6:	8f 93       	push	r24
    22c8:	9f 93       	push	r25
    22ca:	af 93       	push	r26
    22cc:	bf 93       	push	r27
    22ce:	ef 93       	push	r30
    22d0:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(ExtIntFunc[EXTINT2])
    22d2:	80 91 1a 03 	lds	r24, 0x031A
    22d6:	90 91 1b 03 	lds	r25, 0x031B
    22da:	89 2b       	or	r24, r25
    22dc:	29 f0       	breq	.+10     	; 0x22e8 <__vector_3+0x38>
		ExtIntFunc[EXTINT2]();
    22de:	e0 91 1a 03 	lds	r30, 0x031A
    22e2:	f0 91 1b 03 	lds	r31, 0x031B
    22e6:	09 95       	icall
}
    22e8:	ff 91       	pop	r31
    22ea:	ef 91       	pop	r30
    22ec:	bf 91       	pop	r27
    22ee:	af 91       	pop	r26
    22f0:	9f 91       	pop	r25
    22f2:	8f 91       	pop	r24
    22f4:	7f 91       	pop	r23
    22f6:	6f 91       	pop	r22
    22f8:	5f 91       	pop	r21
    22fa:	4f 91       	pop	r20
    22fc:	3f 91       	pop	r19
    22fe:	2f 91       	pop	r18
    2300:	0f 90       	pop	r0
    2302:	0f be       	out	0x3f, r0	; 63
    2304:	0f 90       	pop	r0
    2306:	1f 90       	pop	r1
    2308:	18 95       	reti

0000230a <i2cSetBitrate>:
	// enable interrupts
	sei();
}

void i2cSetBitrate(u16 bitrateKHz)
{
    230a:	bc 01       	movw	r22, r24
	// SCL freq = F_CPU/(16+2*TWBR))
	#ifdef TWPS0
		// for processors with additional bitrate division (mega128)
		// SCL freq = F_CPU/(16+2*TWBR*4^TWPS)
		// set TWPS to zero
		cbi(TWSR, TWPS0);
    230c:	80 91 b9 00 	lds	r24, 0x00B9
    2310:	8e 7f       	andi	r24, 0xFE	; 254
    2312:	80 93 b9 00 	sts	0x00B9, r24
		cbi(TWSR, TWPS1);
    2316:	80 91 b9 00 	lds	r24, 0x00B9
    231a:	8d 7f       	andi	r24, 0xFD	; 253
    231c:	80 93 b9 00 	sts	0x00B9, r24
	#endif
	// calculate bitrate division	
	bitrate_div = ((F_CPU/1000l)/bitrateKHz);
    2320:	86 e6       	ldi	r24, 0x66	; 102
    2322:	9e e0       	ldi	r25, 0x0E	; 14
    2324:	0e 94 10 37 	call	0x6e20	; 0x6e20 <__udivmodhi4>
	if(bitrate_div >= 16)
    2328:	60 31       	cpi	r22, 0x10	; 16
    232a:	30 f0       	brcs	.+12     	; 0x2338 <i2cSetBitrate+0x2e>
		bitrate_div = (bitrate_div-16)/2;
    232c:	86 2f       	mov	r24, r22
    232e:	90 e0       	ldi	r25, 0x00	; 0
    2330:	40 97       	sbiw	r24, 0x10	; 16
    2332:	95 95       	asr	r25
    2334:	87 95       	ror	r24
    2336:	68 2f       	mov	r22, r24
	outb(TWBR, bitrate_div);
    2338:	60 93 b8 00 	sts	0x00B8, r22
}
    233c:	08 95       	ret

0000233e <i2cInit>:
// functions
void i2cInit(void)
{
	// set pull-up resistors on I2C bus pins
	// TODO: should #ifdef these
	sbi(PORTC, 0);	// i2c SCL on ATmega163,323,16,32,etc
    233e:	40 9a       	sbi	0x08, 0	; 8
	sbi(PORTC, 1);	// i2c SDA on ATmega163,323,16,32,etc
    2340:	41 9a       	sbi	0x08, 1	; 8
//	sbi(PORTD, 0);	// i2c SCL on ATmega128,64
//	sbi(PORTD, 1);	// i2c SDA on ATmega128,64

	// clear SlaveReceive and SlaveTransmit handler to null
	i2cSlaveReceive = 0;
    2342:	10 92 c3 03 	sts	0x03C3, r1
    2346:	10 92 c2 03 	sts	0x03C2, r1
	i2cSlaveTransmit = 0;
    234a:	10 92 c5 03 	sts	0x03C5, r1
    234e:	10 92 c4 03 	sts	0x03C4, r1
	// set i2c bit rate to 100KHz
	i2cSetBitrate(100);
    2352:	84 e6       	ldi	r24, 0x64	; 100
    2354:	90 e0       	ldi	r25, 0x00	; 0
    2356:	0e 94 85 11 	call	0x230a	; 0x230a <i2cSetBitrate>
	// enable TWI (two-wire interface)
	sbi(TWCR, TWEN);
    235a:	ec eb       	ldi	r30, 0xBC	; 188
    235c:	f0 e0       	ldi	r31, 0x00	; 0
    235e:	80 81       	ld	r24, Z
    2360:	84 60       	ori	r24, 0x04	; 4
    2362:	80 83       	st	Z, r24
	// set state
	I2cState = I2C_IDLE;
    2364:	10 92 1c 03 	sts	0x031C, r1
	// enable TWI interrupt and slave address ACK
	sbi(TWCR, TWINT);
    2368:	80 81       	ld	r24, Z
    236a:	80 68       	ori	r24, 0x80	; 128
    236c:	80 83       	st	Z, r24
	sbi(TWCR, TWIE);
    236e:	80 81       	ld	r24, Z
    2370:	81 60       	ori	r24, 0x01	; 1
    2372:	80 83       	st	Z, r24
	sbi(TWCR, TWEA);
    2374:	80 81       	ld	r24, Z
    2376:	80 64       	ori	r24, 0x40	; 64
    2378:	80 83       	st	Z, r24
	//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
	// enable interrupts
	sei();
    237a:	78 94       	sei
}
    237c:	08 95       	ret

0000237e <i2cSetLocalDeviceAddr>:
}

void i2cSetLocalDeviceAddr(u08 deviceAddr, u08 genCallEn)
{
	// set local device address (used in slave mode only)
	outb(TWAR, ((deviceAddr&0xFE) | (genCallEn?1:0)) );
    237e:	90 e0       	ldi	r25, 0x00	; 0
    2380:	61 11       	cpse	r22, r1
    2382:	91 e0       	ldi	r25, 0x01	; 1
    2384:	8e 7f       	andi	r24, 0xFE	; 254
    2386:	98 2b       	or	r25, r24
    2388:	90 93 ba 00 	sts	0x00BA, r25
}
    238c:	08 95       	ret

0000238e <i2cSetSlaveReceiveHandler>:

void i2cSetSlaveReceiveHandler(void (*i2cSlaveRx_func)(u08 receiveDataLength, u08* recieveData))
{
	i2cSlaveReceive = i2cSlaveRx_func;
    238e:	90 93 c3 03 	sts	0x03C3, r25
    2392:	80 93 c2 03 	sts	0x03C2, r24
}
    2396:	08 95       	ret

00002398 <i2cSetSlaveTransmitHandler>:

void i2cSetSlaveTransmitHandler(u08 (*i2cSlaveTx_func)(u08 transmitDataLengthMax, u08* transmitData))
{
	i2cSlaveTransmit = i2cSlaveTx_func;
    2398:	90 93 c5 03 	sts	0x03C5, r25
    239c:	80 93 c4 03 	sts	0x03C4, r24
}
    23a0:	08 95       	ret

000023a2 <i2cSendStart>:

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    23a2:	ec eb       	ldi	r30, 0xBC	; 188
    23a4:	f0 e0       	ldi	r31, 0x00	; 0
    23a6:	80 81       	ld	r24, Z
    23a8:	8f 70       	andi	r24, 0x0F	; 15
    23aa:	80 6a       	ori	r24, 0xA0	; 160
    23ac:	80 83       	st	Z, r24
}
    23ae:	08 95       	ret

000023b0 <i2cSendStop>:

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    23b0:	ec eb       	ldi	r30, 0xBC	; 188
    23b2:	f0 e0       	ldi	r31, 0x00	; 0
    23b4:	80 81       	ld	r24, Z
    23b6:	8f 70       	andi	r24, 0x0F	; 15
    23b8:	80 6d       	ori	r24, 0xD0	; 208
    23ba:	80 83       	st	Z, r24
}
    23bc:	08 95       	ret

000023be <i2cWaitForComplete>:

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    23be:	80 91 bc 00 	lds	r24, 0x00BC
    23c2:	87 ff       	sbrs	r24, 7
    23c4:	fc cf       	rjmp	.-8      	; 0x23be <i2cWaitForComplete>
}
    23c6:	08 95       	ret

000023c8 <i2cSendByte>:

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    23c8:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    23cc:	ec eb       	ldi	r30, 0xBC	; 188
    23ce:	f0 e0       	ldi	r31, 0x00	; 0
    23d0:	80 81       	ld	r24, Z
    23d2:	8f 70       	andi	r24, 0x0F	; 15
    23d4:	80 68       	ori	r24, 0x80	; 128
    23d6:	80 83       	st	Z, r24
}
    23d8:	08 95       	ret

000023da <i2cReceiveByte>:

inline void i2cReceiveByte(u08 ackFlag)
{
	// begin receive over i2c
	if( ackFlag )
    23da:	88 23       	and	r24, r24
    23dc:	29 f0       	breq	.+10     	; 0x23e8 <i2cReceiveByte+0xe>
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    23de:	80 91 bc 00 	lds	r24, 0x00BC
    23e2:	8f 70       	andi	r24, 0x0F	; 15
    23e4:	80 6c       	ori	r24, 0xC0	; 192
    23e6:	04 c0       	rjmp	.+8      	; 0x23f0 <i2cReceiveByte+0x16>
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    23e8:	80 91 bc 00 	lds	r24, 0x00BC
    23ec:	8f 70       	andi	r24, 0x0F	; 15
    23ee:	80 68       	ori	r24, 0x80	; 128
    23f0:	80 93 bc 00 	sts	0x00BC, r24
    23f4:	08 95       	ret

000023f6 <i2cGetReceivedByte>:
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    23f6:	80 91 bb 00 	lds	r24, 0x00BB
}
    23fa:	08 95       	ret

000023fc <i2cGetStatus>:

inline u08 i2cGetStatus(void)
{
	// retieve current i2c status from i2c TWSR
	return( inb(TWSR) );
    23fc:	80 91 b9 00 	lds	r24, 0x00B9
}
    2400:	08 95       	ret

00002402 <i2cMasterSend>:

void i2cMasterSend(u08 deviceAddr, u08 length, u08* data)
{
    2402:	98 2f       	mov	r25, r24
	u08 i;
	// wait for interface to be ready
	while(I2cState);
    2404:	80 91 1c 03 	lds	r24, 0x031C
    2408:	88 23       	and	r24, r24
    240a:	e1 f7       	brne	.-8      	; 0x2404 <i2cMasterSend+0x2>
	// set state
	I2cState = I2C_MASTER_TX;
    240c:	82 e0       	ldi	r24, 0x02	; 2
    240e:	80 93 1c 03 	sts	0x031C, r24
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
    2412:	9e 7f       	andi	r25, 0xFE	; 254
    2414:	90 93 1d 03 	sts	0x031D, r25
    2418:	ae e1       	ldi	r26, 0x1E	; 30
    241a:	b3 e0       	ldi	r27, 0x03	; 3
    241c:	fa 01       	movw	r30, r20
    241e:	02 c0       	rjmp	.+4      	; 0x2424 <i2cMasterSend+0x22>
	for(i=0; i<length; i++)
		I2cSendData[i] = *data++;
    2420:	81 91       	ld	r24, Z+
    2422:	8d 93       	st	X+, r24
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_TX;
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
	for(i=0; i<length; i++)
    2424:	8e 2f       	mov	r24, r30
    2426:	84 1b       	sub	r24, r20
    2428:	86 17       	cp	r24, r22
    242a:	d0 f3       	brcs	.-12     	; 0x2420 <i2cMasterSend+0x1e>
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
    242c:	10 92 6e 03 	sts	0x036E, r1
	I2cSendDataLength = length;
    2430:	60 93 6f 03 	sts	0x036F, r22
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    2434:	80 91 bc 00 	lds	r24, 0x00BC
    2438:	8f 70       	andi	r24, 0x0F	; 15
    243a:	80 6a       	ori	r24, 0xA0	; 160
    243c:	80 93 bc 00 	sts	0x00BC, r24
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
	I2cSendDataLength = length;
	// send start condition
	i2cSendStart();
}
    2440:	08 95       	ret

00002442 <i2cMasterReceive>:

void i2cMasterReceive(u08 deviceAddr, u08 length, u08* data)
{
    2442:	98 2f       	mov	r25, r24
	u08 i;
	// wait for interface to be ready
	while(I2cState);
    2444:	80 91 1c 03 	lds	r24, 0x031C
    2448:	88 23       	and	r24, r24
    244a:	e1 f7       	brne	.-8      	; 0x2444 <i2cMasterReceive+0x2>
	// set state
	I2cState = I2C_MASTER_RX;
    244c:	83 e0       	ldi	r24, 0x03	; 3
    244e:	80 93 1c 03 	sts	0x031C, r24
	// save data
	I2cDeviceAddrRW = (deviceAddr|0x01);	// RW set: read operation
    2452:	91 60       	ori	r25, 0x01	; 1
    2454:	90 93 1d 03 	sts	0x031D, r25
	I2cReceiveDataIndex = 0;
    2458:	10 92 c0 03 	sts	0x03C0, r1
	I2cReceiveDataLength = length;
    245c:	60 93 c1 03 	sts	0x03C1, r22
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    2460:	80 91 bc 00 	lds	r24, 0x00BC
    2464:	8f 70       	andi	r24, 0x0F	; 15
    2466:	80 6a       	ori	r24, 0xA0	; 160
    2468:	80 93 bc 00 	sts	0x00BC, r24
	I2cReceiveDataIndex = 0;
	I2cReceiveDataLength = length;
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
    246c:	80 91 1c 03 	lds	r24, 0x031C
    2470:	88 23       	and	r24, r24
    2472:	e1 f7       	brne	.-8      	; 0x246c <i2cMasterReceive+0x2a>
    2474:	a0 e7       	ldi	r26, 0x70	; 112
    2476:	b3 e0       	ldi	r27, 0x03	; 3
    2478:	fa 01       	movw	r30, r20
    247a:	02 c0       	rjmp	.+4      	; 0x2480 <i2cMasterReceive+0x3e>
	// return data
	for(i=0; i<length; i++)
		*data++ = I2cReceiveData[i];
    247c:	8d 91       	ld	r24, X+
    247e:	81 93       	st	Z+, r24
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
	// return data
	for(i=0; i<length; i++)
    2480:	8e 2f       	mov	r24, r30
    2482:	84 1b       	sub	r24, r20
    2484:	86 17       	cp	r24, r22
    2486:	d0 f3       	brcs	.-12     	; 0x247c <i2cMasterReceive+0x3a>
		*data++ = I2cReceiveData[i];
}
    2488:	08 95       	ret

0000248a <i2cMasterSendNI>:

u08 i2cMasterSendNI(u08 deviceAddr, u08 length, u08* data)
{
    248a:	98 2f       	mov	r25, r24
    248c:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
    248e:	80 91 bc 00 	lds	r24, 0x00BC
    2492:	8e 7f       	andi	r24, 0xFE	; 254
    2494:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    2498:	80 91 bc 00 	lds	r24, 0x00BC
    249c:	8f 70       	andi	r24, 0x0F	; 15
    249e:	80 6a       	ori	r24, 0xA0	; 160
    24a0:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    24a4:	80 91 bc 00 	lds	r24, 0x00BC
    24a8:	87 ff       	sbrs	r24, 7
    24aa:	fc cf       	rjmp	.-8      	; 0x24a4 <i2cMasterSendNI+0x1a>
	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
    24ac:	9e 7f       	andi	r25, 0xFE	; 254
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    24ae:	90 93 bb 00 	sts	0x00BB, r25
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    24b2:	80 91 bc 00 	lds	r24, 0x00BC
    24b6:	8f 70       	andi	r24, 0x0F	; 15
    24b8:	80 68       	ori	r24, 0x80	; 128
    24ba:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    24be:	80 91 bc 00 	lds	r24, 0x00BC
    24c2:	87 ff       	sbrs	r24, 7
    24c4:	fc cf       	rjmp	.-8      	; 0x24be <i2cMasterSendNI+0x34>
	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
    24c6:	80 91 b9 00 	lds	r24, 0x00B9
    24ca:	88 31       	cpi	r24, 0x18	; 24
    24cc:	89 f0       	breq	.+34     	; 0x24f0 <i2cMasterSendNI+0x66>
    24ce:	91 e0       	ldi	r25, 0x01	; 1
    24d0:	12 c0       	rjmp	.+36     	; 0x24f6 <i2cMasterSendNI+0x6c>
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
    24d2:	80 81       	ld	r24, Z
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    24d4:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    24d8:	80 91 bc 00 	lds	r24, 0x00BC
    24dc:	8f 70       	andi	r24, 0x0F	; 15
    24de:	80 68       	ori	r24, 0x80	; 128
    24e0:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    24e4:	80 91 bc 00 	lds	r24, 0x00BC
    24e8:	87 ff       	sbrs	r24, 7
    24ea:	fc cf       	rjmp	.-8      	; 0x24e4 <i2cMasterSendNI+0x5a>
	if( inb(TWSR) == TW_MT_SLA_ACK)
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
    24ec:	31 96       	adiw	r30, 0x01	; 1
			i2cWaitForComplete();
			length--;
    24ee:	61 50       	subi	r22, 0x01	; 1

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
	{
		// send data
		while(length)
    24f0:	66 23       	and	r22, r22
    24f2:	79 f7       	brne	.-34     	; 0x24d2 <i2cMasterSendNI+0x48>
    24f4:	90 e0       	ldi	r25, 0x00	; 0

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    24f6:	80 91 bc 00 	lds	r24, 0x00BC
    24fa:	8f 70       	andi	r24, 0x0F	; 15
    24fc:	80 6d       	ori	r24, 0xD0	; 208
    24fe:	80 93 bc 00 	sts	0x00BC, r24
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
    2502:	80 91 bc 00 	lds	r24, 0x00BC
    2506:	84 ff       	sbrs	r24, 4
    2508:	fc cf       	rjmp	.-8      	; 0x2502 <i2cMasterSendNI+0x78>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
    250a:	80 91 bc 00 	lds	r24, 0x00BC
    250e:	81 60       	ori	r24, 0x01	; 1
    2510:	80 93 bc 00 	sts	0x00BC, r24

	return retval;
}
    2514:	89 2f       	mov	r24, r25
    2516:	08 95       	ret

00002518 <i2cMasterReceiveNI>:

u08 i2cMasterReceiveNI(u08 deviceAddr, u08 length, u08 *data)
{
    2518:	1f 93       	push	r17
    251a:	cf 93       	push	r28
    251c:	df 93       	push	r29
    251e:	98 2f       	mov	r25, r24
    2520:	16 2f       	mov	r17, r22
    2522:	ea 01       	movw	r28, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
    2524:	80 91 bc 00 	lds	r24, 0x00BC
    2528:	8e 7f       	andi	r24, 0xFE	; 254
    252a:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    252e:	80 91 bc 00 	lds	r24, 0x00BC
    2532:	8f 70       	andi	r24, 0x0F	; 15
    2534:	80 6a       	ori	r24, 0xA0	; 160
    2536:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    253a:	80 91 bc 00 	lds	r24, 0x00BC
    253e:	87 ff       	sbrs	r24, 7
    2540:	fc cf       	rjmp	.-8      	; 0x253a <i2cMasterReceiveNI+0x22>
	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
    2542:	91 60       	ori	r25, 0x01	; 1
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    2544:	90 93 bb 00 	sts	0x00BB, r25
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    2548:	80 91 bc 00 	lds	r24, 0x00BC
    254c:	8f 70       	andi	r24, 0x0F	; 15
    254e:	80 68       	ori	r24, 0x80	; 128
    2550:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    2554:	80 91 bc 00 	lds	r24, 0x00BC
    2558:	87 ff       	sbrs	r24, 7
    255a:	fc cf       	rjmp	.-8      	; 0x2554 <i2cMasterReceiveNI+0x3c>
	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK){
    255c:	80 91 b9 00 	lds	r24, 0x00B9
    2560:	80 34       	cpi	r24, 0x40	; 64
    2562:	69 f0       	breq	.+26     	; 0x257e <i2cMasterReceiveNI+0x66>
    2564:	91 e0       	ldi	r25, 0x01	; 1
    2566:	18 c0       	rjmp	.+48     	; 0x2598 <i2cMasterReceiveNI+0x80>
		// accept receive data and ack it
		while(length > 1){
			i2cReceiveByte(TRUE);
    2568:	8f ef       	ldi	r24, 0xFF	; 255
    256a:	0e 94 ed 11 	call	0x23da	; 0x23da <i2cReceiveByte>
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    256e:	80 91 bc 00 	lds	r24, 0x00BC
    2572:	87 ff       	sbrs	r24, 7
    2574:	fc cf       	rjmp	.-8      	; 0x256e <i2cMasterReceiveNI+0x56>
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    2576:	80 91 bb 00 	lds	r24, 0x00BB
	if( inb(TWSR) == TW_MR_SLA_ACK){
		// accept receive data and ack it
		while(length > 1){
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*data++ = i2cGetReceivedByte();
    257a:	89 93       	st	Y+, r24
			// decrement length
			length--;
    257c:	11 50       	subi	r17, 0x01	; 1
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK){
		// accept receive data and ack it
		while(length > 1){
    257e:	12 30       	cpi	r17, 0x02	; 2
    2580:	98 f7       	brcc	.-26     	; 0x2568 <i2cMasterReceiveNI+0x50>
			// decrement length
			length--;
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
    2582:	80 e0       	ldi	r24, 0x00	; 0
    2584:	0e 94 ed 11 	call	0x23da	; 0x23da <i2cReceiveByte>
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    2588:	80 91 bc 00 	lds	r24, 0x00BC
    258c:	87 ff       	sbrs	r24, 7
    258e:	fc cf       	rjmp	.-8      	; 0x2588 <i2cMasterReceiveNI+0x70>
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    2590:	80 91 bb 00 	lds	r24, 0x00BB
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
		i2cWaitForComplete();
		*data++ = i2cGetReceivedByte();
    2594:	88 83       	st	Y, r24
    2596:	90 e0       	ldi	r25, 0x00	; 0

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    2598:	80 91 bc 00 	lds	r24, 0x00BC
    259c:	8f 70       	andi	r24, 0x0F	; 15
    259e:	80 6d       	ori	r24, 0xD0	; 208
    25a0:	80 93 bc 00 	sts	0x00BC, r24
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();

	// enable TWI interrupt
	sbi(TWCR, TWIE);
    25a4:	80 91 bc 00 	lds	r24, 0x00BC
    25a8:	81 60       	ori	r24, 0x01	; 1
    25aa:	80 93 bc 00 	sts	0x00BC, r24

	return retval;
}
    25ae:	89 2f       	mov	r24, r25
    25b0:	df 91       	pop	r29
    25b2:	cf 91       	pop	r28
    25b4:	1f 91       	pop	r17
    25b6:	08 95       	ret

000025b8 <__vector_26>:
}
*/

//! I2C (TWI) interrupt service routine
SIGNAL(TWI_vect)
{
    25b8:	1f 92       	push	r1
    25ba:	0f 92       	push	r0
    25bc:	0f b6       	in	r0, 0x3f	; 63
    25be:	0f 92       	push	r0
    25c0:	11 24       	eor	r1, r1
    25c2:	2f 93       	push	r18
    25c4:	3f 93       	push	r19
    25c6:	4f 93       	push	r20
    25c8:	5f 93       	push	r21
    25ca:	6f 93       	push	r22
    25cc:	7f 93       	push	r23
    25ce:	8f 93       	push	r24
    25d0:	9f 93       	push	r25
    25d2:	af 93       	push	r26
    25d4:	bf 93       	push	r27
    25d6:	ef 93       	push	r30
    25d8:	ff 93       	push	r31
	// read status bits
	u08 status = inb(TWSR) & TWSR_STATUS_MASK;
    25da:	80 91 b9 00 	lds	r24, 0x00B9

	switch(status)
    25de:	88 7f       	andi	r24, 0xF8	; 248
    25e0:	80 36       	cpi	r24, 0x60	; 96
    25e2:	09 f4       	brne	.+2      	; 0x25e6 <__vector_26+0x2e>
    25e4:	9f c0       	rjmp	.+318    	; 0x2724 <__vector_26+0x16c>
    25e6:	81 36       	cpi	r24, 0x61	; 97
    25e8:	70 f5       	brcc	.+92     	; 0x2646 <__vector_26+0x8e>
    25ea:	88 32       	cpi	r24, 0x28	; 40
    25ec:	09 f4       	brne	.+2      	; 0x25f0 <__vector_26+0x38>
    25ee:	5f c0       	rjmp	.+190    	; 0x26ae <__vector_26+0xf6>
    25f0:	89 32       	cpi	r24, 0x29	; 41
    25f2:	98 f4       	brcc	.+38     	; 0x261a <__vector_26+0x62>
    25f4:	80 31       	cpi	r24, 0x10	; 16
    25f6:	09 f4       	brne	.+2      	; 0x25fa <__vector_26+0x42>
    25f8:	57 c0       	rjmp	.+174    	; 0x26a8 <__vector_26+0xf0>
    25fa:	81 31       	cpi	r24, 0x11	; 17
    25fc:	38 f4       	brcc	.+14     	; 0x260c <__vector_26+0x54>
    25fe:	88 23       	and	r24, r24
    2600:	09 f4       	brne	.+2      	; 0x2604 <__vector_26+0x4c>
    2602:	ee c0       	rjmp	.+476    	; 0x27e0 <__vector_26+0x228>
    2604:	88 30       	cpi	r24, 0x08	; 8
    2606:	09 f0       	breq	.+2      	; 0x260a <__vector_26+0x52>
    2608:	f3 c0       	rjmp	.+486    	; 0x27f0 <__vector_26+0x238>
    260a:	4e c0       	rjmp	.+156    	; 0x26a8 <__vector_26+0xf0>
    260c:	88 31       	cpi	r24, 0x18	; 24
    260e:	09 f4       	brne	.+2      	; 0x2612 <__vector_26+0x5a>
    2610:	4e c0       	rjmp	.+156    	; 0x26ae <__vector_26+0xf6>
    2612:	80 32       	cpi	r24, 0x20	; 32
    2614:	09 f0       	breq	.+2      	; 0x2618 <__vector_26+0x60>
    2616:	ec c0       	rjmp	.+472    	; 0x27f0 <__vector_26+0x238>
    2618:	e3 c0       	rjmp	.+454    	; 0x27e0 <__vector_26+0x228>
    261a:	80 34       	cpi	r24, 0x40	; 64
    261c:	09 f4       	brne	.+2      	; 0x2620 <__vector_26+0x68>
    261e:	77 c0       	rjmp	.+238    	; 0x270e <__vector_26+0x156>
    2620:	81 34       	cpi	r24, 0x41	; 65
    2622:	38 f4       	brcc	.+14     	; 0x2632 <__vector_26+0x7a>
    2624:	80 33       	cpi	r24, 0x30	; 48
    2626:	09 f4       	brne	.+2      	; 0x262a <__vector_26+0x72>
    2628:	db c0       	rjmp	.+438    	; 0x27e0 <__vector_26+0x228>
    262a:	88 33       	cpi	r24, 0x38	; 56
    262c:	09 f0       	breq	.+2      	; 0x2630 <__vector_26+0x78>
    262e:	e0 c0       	rjmp	.+448    	; 0x27f0 <__vector_26+0x238>
    2630:	5d c0       	rjmp	.+186    	; 0x26ec <__vector_26+0x134>
    2632:	80 35       	cpi	r24, 0x50	; 80
    2634:	09 f4       	brne	.+2      	; 0x2638 <__vector_26+0x80>
    2636:	5f c0       	rjmp	.+190    	; 0x26f6 <__vector_26+0x13e>
    2638:	88 35       	cpi	r24, 0x58	; 88
    263a:	09 f4       	brne	.+2      	; 0x263e <__vector_26+0x86>
    263c:	4a c0       	rjmp	.+148    	; 0x26d2 <__vector_26+0x11a>
    263e:	88 34       	cpi	r24, 0x48	; 72
    2640:	09 f0       	breq	.+2      	; 0x2644 <__vector_26+0x8c>
    2642:	d6 c0       	rjmp	.+428    	; 0x27f0 <__vector_26+0x238>
    2644:	cd c0       	rjmp	.+410    	; 0x27e0 <__vector_26+0x228>
    2646:	88 39       	cpi	r24, 0x98	; 152
    2648:	09 f4       	brne	.+2      	; 0x264c <__vector_26+0x94>
    264a:	82 c0       	rjmp	.+260    	; 0x2750 <__vector_26+0x198>
    264c:	89 39       	cpi	r24, 0x99	; 153
    264e:	b0 f4       	brcc	.+44     	; 0x267c <__vector_26+0xc4>
    2650:	88 37       	cpi	r24, 0x78	; 120
    2652:	09 f4       	brne	.+2      	; 0x2656 <__vector_26+0x9e>
    2654:	67 c0       	rjmp	.+206    	; 0x2724 <__vector_26+0x16c>
    2656:	89 37       	cpi	r24, 0x79	; 121
    2658:	38 f4       	brcc	.+14     	; 0x2668 <__vector_26+0xb0>
    265a:	88 36       	cpi	r24, 0x68	; 104
    265c:	09 f4       	brne	.+2      	; 0x2660 <__vector_26+0xa8>
    265e:	62 c0       	rjmp	.+196    	; 0x2724 <__vector_26+0x16c>
    2660:	80 37       	cpi	r24, 0x70	; 112
    2662:	09 f0       	breq	.+2      	; 0x2666 <__vector_26+0xae>
    2664:	c5 c0       	rjmp	.+394    	; 0x27f0 <__vector_26+0x238>
    2666:	5e c0       	rjmp	.+188    	; 0x2724 <__vector_26+0x16c>
    2668:	88 38       	cpi	r24, 0x88	; 136
    266a:	09 f4       	brne	.+2      	; 0x266e <__vector_26+0xb6>
    266c:	71 c0       	rjmp	.+226    	; 0x2750 <__vector_26+0x198>
    266e:	80 39       	cpi	r24, 0x90	; 144
    2670:	09 f4       	brne	.+2      	; 0x2674 <__vector_26+0xbc>
    2672:	5e c0       	rjmp	.+188    	; 0x2730 <__vector_26+0x178>
    2674:	80 38       	cpi	r24, 0x80	; 128
    2676:	09 f0       	breq	.+2      	; 0x267a <__vector_26+0xc2>
    2678:	bb c0       	rjmp	.+374    	; 0x27f0 <__vector_26+0x238>
    267a:	5a c0       	rjmp	.+180    	; 0x2730 <__vector_26+0x178>
    267c:	80 3b       	cpi	r24, 0xB0	; 176
    267e:	09 f4       	brne	.+2      	; 0x2682 <__vector_26+0xca>
    2680:	7d c0       	rjmp	.+250    	; 0x277c <__vector_26+0x1c4>
    2682:	81 3b       	cpi	r24, 0xB1	; 177
    2684:	38 f4       	brcc	.+14     	; 0x2694 <__vector_26+0xdc>
    2686:	80 3a       	cpi	r24, 0xA0	; 160
    2688:	09 f4       	brne	.+2      	; 0x268c <__vector_26+0xd4>
    268a:	66 c0       	rjmp	.+204    	; 0x2758 <__vector_26+0x1a0>
    268c:	88 3a       	cpi	r24, 0xA8	; 168
    268e:	09 f0       	breq	.+2      	; 0x2692 <__vector_26+0xda>
    2690:	af c0       	rjmp	.+350    	; 0x27f0 <__vector_26+0x238>
    2692:	74 c0       	rjmp	.+232    	; 0x277c <__vector_26+0x1c4>
    2694:	80 3c       	cpi	r24, 0xC0	; 192
    2696:	09 f4       	brne	.+2      	; 0x269a <__vector_26+0xe2>
    2698:	9e c0       	rjmp	.+316    	; 0x27d6 <__vector_26+0x21e>
    269a:	88 3c       	cpi	r24, 0xC8	; 200
    269c:	09 f4       	brne	.+2      	; 0x26a0 <__vector_26+0xe8>
    269e:	9b c0       	rjmp	.+310    	; 0x27d6 <__vector_26+0x21e>
    26a0:	88 3b       	cpi	r24, 0xB8	; 184
    26a2:	09 f0       	breq	.+2      	; 0x26a6 <__vector_26+0xee>
    26a4:	a5 c0       	rjmp	.+330    	; 0x27f0 <__vector_26+0x238>
    26a6:	7b c0       	rjmp	.+246    	; 0x279e <__vector_26+0x1e6>
		//rprintf("I2C: M->START\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: M->START");
		#endif
		// send device address
		i2cSendByte(I2cDeviceAddrRW);
    26a8:	80 91 1d 03 	lds	r24, 0x031D
    26ac:	0f c0       	rjmp	.+30     	; 0x26cc <__vector_26+0x114>
		//rprintfInit(uart1AddToTxBuffer);
		//rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MT->SLA_ACK or DATA_ACK");
		#endif
		if(I2cSendDataIndex < I2cSendDataLength)
    26ae:	90 91 6e 03 	lds	r25, 0x036E
    26b2:	80 91 6f 03 	lds	r24, 0x036F
    26b6:	98 17       	cp	r25, r24
    26b8:	08 f0       	brcs	.+2      	; 0x26bc <__vector_26+0x104>
    26ba:	92 c0       	rjmp	.+292    	; 0x27e0 <__vector_26+0x228>
		{
			// send data
			i2cSendByte( I2cSendData[I2cSendDataIndex++] );
    26bc:	e9 2f       	mov	r30, r25
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	e2 5e       	subi	r30, 0xE2	; 226
    26c2:	fc 4f       	sbci	r31, 0xFC	; 252
    26c4:	80 81       	ld	r24, Z
    26c6:	9f 5f       	subi	r25, 0xFF	; 255
    26c8:	90 93 6e 03 	sts	0x036E, r25
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    26cc:	80 93 bb 00 	sts	0x00BB, r24
    26d0:	7b c0       	rjmp	.+246    	; 0x27c8 <__vector_26+0x210>
		//rprintf("I2C: MR->DATA_NACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MR->DATA_NACK");
		#endif
		// store final received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    26d2:	80 91 c0 03 	lds	r24, 0x03C0
    26d6:	90 91 bb 00 	lds	r25, 0x00BB
    26da:	e8 2f       	mov	r30, r24
    26dc:	f0 e0       	ldi	r31, 0x00	; 0
    26de:	e0 59       	subi	r30, 0x90	; 144
    26e0:	fc 4f       	sbci	r31, 0xFC	; 252
    26e2:	90 83       	st	Z, r25
    26e4:	8f 5f       	subi	r24, 0xFF	; 255
    26e6:	80 93 c0 03 	sts	0x03C0, r24
    26ea:	7a c0       	rjmp	.+244    	; 0x27e0 <__vector_26+0x228>
		//rprintf("I2C: MT->ARB_LOST\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MT->ARB_LOST");
		#endif
		// release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    26ec:	80 91 bc 00 	lds	r24, 0x00BC
    26f0:	8f 70       	andi	r24, 0x0F	; 15
    26f2:	80 68       	ori	r24, 0x80	; 128
    26f4:	79 c0       	rjmp	.+242    	; 0x27e8 <__vector_26+0x230>
		//rprintf("I2C: MR->DATA_ACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MR->DATA_ACK");
		#endif
		// store received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    26f6:	80 91 c0 03 	lds	r24, 0x03C0
    26fa:	90 91 bb 00 	lds	r25, 0x00BB
    26fe:	e8 2f       	mov	r30, r24
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	e0 59       	subi	r30, 0x90	; 144
    2704:	fc 4f       	sbci	r31, 0xFC	; 252
    2706:	90 83       	st	Z, r25
    2708:	8f 5f       	subi	r24, 0xFF	; 255
    270a:	80 93 c0 03 	sts	0x03C0, r24
		//rprintfInit(uart1AddToTxBuffer);
		//rprintf("I2C: MR->SLA_ACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: MR->SLA_ACK");
		#endif
		if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
    270e:	20 91 c0 03 	lds	r18, 0x03C0
    2712:	30 e0       	ldi	r19, 0x00	; 0
    2714:	80 91 c1 03 	lds	r24, 0x03C1
    2718:	90 e0       	ldi	r25, 0x00	; 0
    271a:	01 97       	sbiw	r24, 0x01	; 1
    271c:	28 17       	cp	r18, r24
    271e:	39 07       	cpc	r19, r25
    2720:	bc f4       	brge	.+46     	; 0x2750 <__vector_26+0x198>
    2722:	14 c0       	rjmp	.+40     	; 0x274c <__vector_26+0x194>
		TXT_DBG("I2C: SR->SLA_ACK");

		#endif
		// we are being addressed as slave for writing (data will be received from master)
		// set state
		I2cState = I2C_SLAVE_RX;
    2724:	85 e0       	ldi	r24, 0x05	; 5
    2726:	80 93 1c 03 	sts	0x031C, r24
		// prepare buffer
		I2cReceiveDataIndex = 0;
    272a:	10 92 c0 03 	sts	0x03C0, r1
    272e:	47 c0       	rjmp	.+142    	; 0x27be <__vector_26+0x206>
		//rprintf("I2C: SR->DATA_ACK\r\n");
		//rprintfInit(uart1SendByte);
		TXT_DBG("I2C: SR->DATA_ACK");
		#endif
		// get previously received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    2730:	80 91 c0 03 	lds	r24, 0x03C0
    2734:	90 91 bb 00 	lds	r25, 0x00BB
    2738:	e8 2f       	mov	r30, r24
    273a:	f0 e0       	ldi	r31, 0x00	; 0
    273c:	e0 59       	subi	r30, 0x90	; 144
    273e:	fc 4f       	sbci	r31, 0xFC	; 252
    2740:	90 83       	st	Z, r25
    2742:	8f 5f       	subi	r24, 0xFF	; 255
    2744:	80 93 c0 03 	sts	0x03C0, r24
		// check receive buffer status
		if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
    2748:	80 35       	cpi	r24, 0x50	; 80
    274a:	10 f4       	brcc	.+4      	; 0x2750 <__vector_26+0x198>
		{
			// receive data byte and return ACK
			i2cReceiveByte(TRUE);
    274c:	8f ef       	ldi	r24, 0xFF	; 255
    274e:	01 c0       	rjmp	.+2      	; 0x2752 <__vector_26+0x19a>
		//rprintfInit(uart1AddToTxBuffer);
		TXT_DBG("I2C: SR->DATA_NACK");
		//rprintfInit(uart1SendByte);
		#endif
		// receive data byte and return NACK
		i2cReceiveByte(FALSE);
    2750:	80 e0       	ldi	r24, 0x00	; 0
    2752:	0e 94 ed 11 	call	0x23da	; 0x23da <i2cReceiveByte>
    2756:	4c c0       	rjmp	.+152    	; 0x27f0 <__vector_26+0x238>
		//rprintfInit(uart1AddToTxBuffer);
		TXT_DBG("I2C: SR->SR_STOP");
		//rprintfInit(uart1SendByte);
		#endif
		// switch to SR mode with SLA ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    2758:	80 91 bc 00 	lds	r24, 0x00BC
    275c:	8f 70       	andi	r24, 0x0F	; 15
    275e:	80 6c       	ori	r24, 0xC0	; 192
    2760:	80 93 bc 00 	sts	0x00BC, r24
		// i2c receive is complete, call i2cSlaveReceive
		if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
    2764:	e0 91 c2 03 	lds	r30, 0x03C2
    2768:	f0 91 c3 03 	lds	r31, 0x03C3
    276c:	30 97       	sbiw	r30, 0x00	; 0
    276e:	f1 f1       	breq	.+124    	; 0x27ec <__vector_26+0x234>
    2770:	80 91 c0 03 	lds	r24, 0x03C0
    2774:	60 e7       	ldi	r22, 0x70	; 112
    2776:	73 e0       	ldi	r23, 0x03	; 3
    2778:	09 95       	icall
    277a:	38 c0       	rjmp	.+112    	; 0x27ec <__vector_26+0x234>
		TXT_DBG("I2C: ST->SLA_ACK");
		//rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for reading (data must be transmitted back to master)
		// set state
		I2cState = I2C_SLAVE_TX;
    277c:	84 e0       	ldi	r24, 0x04	; 4
    277e:	80 93 1c 03 	sts	0x031C, r24
		// request data from application
		if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
    2782:	e0 91 c4 03 	lds	r30, 0x03C4
    2786:	f0 91 c5 03 	lds	r31, 0x03C5
    278a:	30 97       	sbiw	r30, 0x00	; 0
    278c:	31 f0       	breq	.+12     	; 0x279a <__vector_26+0x1e2>
    278e:	80 e5       	ldi	r24, 0x50	; 80
    2790:	6e e1       	ldi	r22, 0x1E	; 30
    2792:	73 e0       	ldi	r23, 0x03	; 3
    2794:	09 95       	icall
    2796:	80 93 6f 03 	sts	0x036F, r24
		// reset data index
		I2cSendDataIndex = 0;
    279a:	10 92 6e 03 	sts	0x036E, r1
		//rprintfInit(uart1AddToTxBuffer);
		TXT_DBG("I2C: ST->DATA_ACK");
		//rprintfInit(uart1SendByte);
		#endif
		// transmit data byte
		outb(TWDR, I2cSendData[I2cSendDataIndex++]);
    279e:	90 91 6e 03 	lds	r25, 0x036E
    27a2:	e9 2f       	mov	r30, r25
    27a4:	f0 e0       	ldi	r31, 0x00	; 0
    27a6:	e2 5e       	subi	r30, 0xE2	; 226
    27a8:	fc 4f       	sbci	r31, 0xFC	; 252
    27aa:	80 81       	ld	r24, Z
    27ac:	80 93 bb 00 	sts	0x00BB, r24
    27b0:	9f 5f       	subi	r25, 0xFF	; 255
    27b2:	90 93 6e 03 	sts	0x036E, r25
		if(I2cSendDataIndex < I2cSendDataLength)
    27b6:	80 91 6f 03 	lds	r24, 0x036F
    27ba:	98 17       	cp	r25, r24
    27bc:	28 f4       	brcc	.+10     	; 0x27c8 <__vector_26+0x210>
			// expect ACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    27be:	80 91 bc 00 	lds	r24, 0x00BC
    27c2:	8f 70       	andi	r24, 0x0F	; 15
    27c4:	80 6c       	ori	r24, 0xC0	; 192
    27c6:	04 c0       	rjmp	.+8      	; 0x27d0 <__vector_26+0x218>
		else
			// expect NACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    27c8:	80 91 bc 00 	lds	r24, 0x00BC
    27cc:	8f 70       	andi	r24, 0x0F	; 15
    27ce:	80 68       	ori	r24, 0x80	; 128
    27d0:	80 93 bc 00 	sts	0x00BC, r24
    27d4:	0d c0       	rjmp	.+26     	; 0x27f0 <__vector_26+0x238>
		TXT_DBG("I2C: ST->DATA_NACK or LAST_DATA");
		//rprintfInit(uart1SendByte);
		#endif
		// all done
		// switch to open slave
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    27d6:	80 91 bc 00 	lds	r24, 0x00BC
    27da:	8f 70       	andi	r24, 0x0F	; 15
    27dc:	80 6c       	ori	r24, 0xC0	; 192
    27de:	04 c0       	rjmp	.+8      	; 0x27e8 <__vector_26+0x230>
		//rprintfInit(uart1AddToTxBuffer);
		TXT_DBG("I2C: BUS_ERROR");
		//rprintfInit(uart1SendByte);
		#endif
		// reset internal hardware and release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA));
    27e0:	80 91 bc 00 	lds	r24, 0x00BC
    27e4:	8f 70       	andi	r24, 0x0F	; 15
    27e6:	80 6d       	ori	r24, 0xD0	; 208
    27e8:	80 93 bc 00 	sts	0x00BC, r24
		// set state
		I2cState = I2C_IDLE;
    27ec:	10 92 1c 03 	sts	0x031C, r1
		break;
	}
}
    27f0:	ff 91       	pop	r31
    27f2:	ef 91       	pop	r30
    27f4:	bf 91       	pop	r27
    27f6:	af 91       	pop	r26
    27f8:	9f 91       	pop	r25
    27fa:	8f 91       	pop	r24
    27fc:	7f 91       	pop	r23
    27fe:	6f 91       	pop	r22
    2800:	5f 91       	pop	r21
    2802:	4f 91       	pop	r20
    2804:	3f 91       	pop	r19
    2806:	2f 91       	pop	r18
    2808:	0f 90       	pop	r0
    280a:	0f be       	out	0x3f, r0	; 63
    280c:	0f 90       	pop	r0
    280e:	1f 90       	pop	r1
    2810:	18 95       	reti

00002812 <i2cGetState>:

eI2cStateType i2cGetState(void)
{
	return I2cState;
    2812:	80 91 1c 03 	lds	r24, 0x031C
}
    2816:	08 95       	ret

00002818 <i2ceepromInit>:
// functions
void i2ceepromInit(void)
{
	// although there is no code here
	// don't forget to initialize the I2C interface itself
}
    2818:	08 95       	ret

0000281a <i2ceepromReadBlock>:
}

uint8_t i2ceepromReadBlock(uint8_t i2cAddr, uint32_t memAddr, uint8_t strBlock[])
{
 return 0;
}
    281a:	80 e0       	ldi	r24, 0x00	; 0
    281c:	08 95       	ret

0000281e <i2ceepromWriteByte>:
	// return data
	return packet[0];
}

void i2ceepromWriteByte(u08 i2cAddr, u32 memAddr, u08 data)
{
    281e:	ef 92       	push	r14
    2820:	ff 92       	push	r15
    2822:	0f 93       	push	r16
    2824:	1f 93       	push	r17
    2826:	df 93       	push	r29
    2828:	cf 93       	push	r28
    282a:	00 d0       	rcall	.+0      	; 0x282c <i2ceepromWriteByte+0xe>
    282c:	0f 92       	push	r0
    282e:	cd b7       	in	r28, 0x3d	; 61
    2830:	de b7       	in	r29, 0x3e	; 62
	u08 packet[3];
	// prepare address + data
	packet[0] = (memAddr>>8);
    2832:	e5 2e       	mov	r14, r21
    2834:	f6 2e       	mov	r15, r22
    2836:	07 2f       	mov	r16, r23
    2838:	11 27       	eor	r17, r17
    283a:	e9 82       	std	Y+1, r14	; 0x01
	packet[1] = (memAddr&0x00FF);
    283c:	4a 83       	std	Y+2, r20	; 0x02
	packet[2] = data;
    283e:	2b 83       	std	Y+3, r18	; 0x03
	// send memory address we wish to access to the memory chip
	// along with the data we wish to write
	i2cMasterSendNI(i2cAddr, 3, packet);
    2840:	63 e0       	ldi	r22, 0x03	; 3
    2842:	ae 01       	movw	r20, r28
    2844:	4f 5f       	subi	r20, 0xFF	; 255
    2846:	5f 4f       	sbci	r21, 0xFF	; 255
    2848:	0e 94 45 12 	call	0x248a	; 0x248a <i2cMasterSendNI>
}
    284c:	0f 90       	pop	r0
    284e:	0f 90       	pop	r0
    2850:	0f 90       	pop	r0
    2852:	cf 91       	pop	r28
    2854:	df 91       	pop	r29
    2856:	1f 91       	pop	r17
    2858:	0f 91       	pop	r16
    285a:	ff 90       	pop	r15
    285c:	ef 90       	pop	r14
    285e:	08 95       	ret

00002860 <i2ceepromReadByte>:
	// although there is no code here
	// don't forget to initialize the I2C interface itself
}

u08 i2ceepromReadByte(u08 i2cAddr, u32 memAddr)
{
    2860:	ff 92       	push	r15
    2862:	0f 93       	push	r16
    2864:	1f 93       	push	r17
    2866:	df 93       	push	r29
    2868:	cf 93       	push	r28
    286a:	00 d0       	rcall	.+0      	; 0x286c <i2ceepromReadByte+0xc>
    286c:	cd b7       	in	r28, 0x3d	; 61
    286e:	de b7       	in	r29, 0x3e	; 62
    2870:	f8 2e       	mov	r15, r24
	u08 packet[2];
	// prepare address
	packet[0] = (memAddr>>8);
    2872:	bb 27       	eor	r27, r27
    2874:	a7 2f       	mov	r26, r23
    2876:	96 2f       	mov	r25, r22
    2878:	85 2f       	mov	r24, r21
    287a:	89 83       	std	Y+1, r24	; 0x01
	packet[1] = (memAddr&0x00FF);
    287c:	4a 83       	std	Y+2, r20	; 0x02
	// send memory address we wish to access to the memory chip
	i2cMasterSendNI(i2cAddr, 2, packet);
    287e:	8f 2d       	mov	r24, r15
    2880:	62 e0       	ldi	r22, 0x02	; 2
    2882:	8e 01       	movw	r16, r28
    2884:	0f 5f       	subi	r16, 0xFF	; 255
    2886:	1f 4f       	sbci	r17, 0xFF	; 255
    2888:	a8 01       	movw	r20, r16
    288a:	0e 94 45 12 	call	0x248a	; 0x248a <i2cMasterSendNI>
	// retrieve the data at this memory address
	i2cMasterReceiveNI(i2cAddr, 1, packet);
    288e:	8f 2d       	mov	r24, r15
    2890:	61 e0       	ldi	r22, 0x01	; 1
    2892:	a8 01       	movw	r20, r16
    2894:	0e 94 8c 12 	call	0x2518	; 0x2518 <i2cMasterReceiveNI>
	// return data
	return packet[0];
}
    2898:	89 81       	ldd	r24, Y+1	; 0x01
    289a:	0f 90       	pop	r0
    289c:	0f 90       	pop	r0
    289e:	cf 91       	pop	r28
    28a0:	df 91       	pop	r29
    28a2:	1f 91       	pop	r17
    28a4:	0f 91       	pop	r16
    28a6:	ff 90       	pop	r15
    28a8:	08 95       	ret

000028aa <timer0CompareAInit>:
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
	{
		// set the interrupt function to run
		// the supplied user's function
		TimerIntFunc[interruptNum] = userFunc;
    28aa:	90 93 d5 03 	sts	0x03D5, r25
    28ae:	80 93 d4 03 	sts	0x03D4, r24
#ifdef OCR0A	// for processors that support output compare on Timer0
void timer0CompareAInit( void(*tmr0UserFunc)(void) )
{
	timerAttach(TIMER0OUTCOMPARE_INT, tmr0UserFunc);
	//ASSR 	= (uint8_t)((0<<EXCLK) | (0<<AS2));
	TCCR0A 	= (uint8_t)((0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (1<<WGM01) | (0<<WGM00));	// 	CTC Modus
    28b2:	92 e0       	ldi	r25, 0x02	; 2
    28b4:	94 bd       	out	0x24, r25	; 36
	TCCR0B 	= (uint8_t)((0<<FOC0A) | (0<<FOC0B) | (0<<WGM02) | (1<<CS02) | (0<<CS01) | (1<<CS00));			// 	Prescaler 1024
    28b6:	85 e0       	ldi	r24, 0x05	; 5
    28b8:	85 bd       	out	0x25, r24	; 37
	TCNT0 	= (uint8_t)(0x00);
    28ba:	16 bc       	out	0x26, r1	; 38
	OCR0A 	= TIMER0RELOAD;
    28bc:	83 eb       	ldi	r24, 0xB3	; 179
    28be:	87 bd       	out	0x27, r24	; 39

	// Timer/Counter 0 Interrupt(s) initialization
	TIMSK0	= (uint8_t)((0<<OCIE0B) | (1<<OCIE0A) | (0<<TOIE0));
    28c0:	90 93 6e 00 	sts	0x006E, r25
}
    28c4:	08 95       	ret

000028c6 <timer2CompareAInit>:
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
	{
		// set the interrupt function to run
		// the supplied user's function
		TimerIntFunc[interruptNum] = userFunc;
    28c6:	90 93 d3 03 	sts	0x03D3, r25
    28ca:	80 93 d2 03 	sts	0x03D2, r24

void timer2CompareAInit( void(*tmr2UserFunc)(void) )
{
	timerAttach(TIMER2OUTCOMPARE_INT, tmr2UserFunc);

	ASSR 	= (uint8_t)((0<<EXCLK) | (0<<AS2));
    28ce:	10 92 b6 00 	sts	0x00B6, r1
	TCCR2A 	= (uint8_t)((0<<COM2A1) | (0<<COM2A0) | (0<<COM2B1) | (0<<COM2B0) | (1<<WGM21) | (0<<WGM20));	// 	CTC Modus
    28d2:	92 e0       	ldi	r25, 0x02	; 2
    28d4:	90 93 b0 00 	sts	0x00B0, r25
	TCCR2B 	= (uint8_t)((0<<FOC2A) | (0<<FOC2B) | (0<<WGM22) | (1<<CS22) | (0<<CS21) | (0<<CS20));			// 	Prescaler 64
    28d8:	84 e0       	ldi	r24, 0x04	; 4
    28da:	80 93 b1 00 	sts	0x00B1, r24
	TCNT2 	= (uint8_t)(0x00);
    28de:	10 92 b2 00 	sts	0x00B2, r1
	OCR2A 	= TIMER2RELOAD;
    28e2:	88 e3       	ldi	r24, 0x38	; 56
    28e4:	80 93 b3 00 	sts	0x00B3, r24

	// Timer/Counter 2 Interrupt(s) initialization
	TIMSK2	= (uint8_t)((0<<OCIE2B) | (1<<OCIE2A) | (0<<TOIE2));
    28e8:	90 93 70 00 	sts	0x0070, r25
}
    28ec:	08 95       	ret

000028ee <delay_us>:

	delay_loops = (time_us+3)/5*CYCLES_PER_US; // +3 for rounding up (dirty) 

	// one loop takes 5 cpu cycles 
	for (i=0; i < delay_loops; i++) {};
}
    28ee:	08 95       	ret

000028f0 <timer0Init>:
#endif

void timer0SetPrescaler(u08 prescale)
{
	// set prescaler on timer 0
	outb(TCCR0B, (inb(TCCR0B) & ~TIMER_PRESCALE_MASK) | prescale);
    28f0:	85 b5       	in	r24, 0x25	; 37
    28f2:	88 7f       	andi	r24, 0xF8	; 248
    28f4:	82 60       	ori	r24, 0x02	; 2
    28f6:	85 bd       	out	0x25, r24	; 37

void timer0Init()
{
	// initialize timer 0
	timer0SetPrescaler( TIMER0PRESCALE );	// set prescaler
	outb(TCNT0, 0);							// reset TCNT0
    28f8:	16 bc       	out	0x26, r1	; 38
	sbi(TIMSK0, TOIE0);						// enable TCNT0 overflow interrupt
    28fa:	ee e6       	ldi	r30, 0x6E	; 110
    28fc:	f0 e0       	ldi	r31, 0x00	; 0
    28fe:	80 81       	ld	r24, Z
    2900:	81 60       	ori	r24, 0x01	; 1
    2902:	80 83       	st	Z, r24
}

void timer0ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer0Reg0 = 0;	// initialize time registers
    2904:	10 92 4e 06 	sts	0x064E, r1
    2908:	10 92 4f 06 	sts	0x064F, r1
    290c:	10 92 50 06 	sts	0x0650, r1
    2910:	10 92 51 06 	sts	0x0651, r1
	timer0SetPrescaler( TIMER0PRESCALE );	// set prescaler
	outb(TCNT0, 0);							// reset TCNT0
	sbi(TIMSK0, TOIE0);						// enable TCNT0 overflow interrupt

	timer0ClearOverflowCount();				// initialize time registers
}
    2914:	08 95       	ret

00002916 <timer1Init>:
}

void timer1SetPrescaler(u08 prescale)
{
	// set prescaler on timer 1
	outb(TCCR1B, (inb(TCCR1B) & ~TIMER_PRESCALE_MASK) | prescale);
    2916:	e1 e8       	ldi	r30, 0x81	; 129
    2918:	f0 e0       	ldi	r31, 0x00	; 0
    291a:	80 81       	ld	r24, Z
    291c:	88 7f       	andi	r24, 0xF8	; 248
    291e:	83 60       	ori	r24, 0x03	; 3
    2920:	80 83       	st	Z, r24

void timer1Init(void)
{
	// initialize timer 1
	timer1SetPrescaler( TIMER1PRESCALE );	// set prescaler
	outb(TCNT1H, 0);						// reset TCNT1
    2922:	10 92 85 00 	sts	0x0085, r1
	outb(TCNT1L, 0);
    2926:	10 92 84 00 	sts	0x0084, r1
	sbi(TIMSK1, TOIE1);						// enable TCNT1 overflow
    292a:	ef e6       	ldi	r30, 0x6F	; 111
    292c:	f0 e0       	ldi	r31, 0x00	; 0
    292e:	80 81       	ld	r24, Z
    2930:	81 60       	ori	r24, 0x01	; 1
    2932:	80 83       	st	Z, r24
}
    2934:	08 95       	ret

00002936 <timer2Init>:

#ifdef TCNT2	// support timer2 only if it exists
void timer2SetPrescaler(u08 prescale)
{
	// set prescaler on timer 2
	outb(TCCR2B, (inb(TCCR2B) & ~TIMER_PRESCALE_MASK) | prescale);
    2936:	e1 eb       	ldi	r30, 0xB1	; 177
    2938:	f0 e0       	ldi	r31, 0x00	; 0
    293a:	80 81       	ld	r24, Z
    293c:	88 7f       	andi	r24, 0xF8	; 248
    293e:	84 60       	ori	r24, 0x04	; 4
    2940:	80 83       	st	Z, r24
#ifdef TCNT2	// support timer2 only if it exists
void timer2Init(void)
{
	// initialize timer 2
	timer2SetPrescaler( TIMER2PRESCALE );	// set prescaler
	outb(TCNT2, 0);							// reset TCNT2
    2942:	10 92 b2 00 	sts	0x00B2, r1
	sbi(TIMSK2, TOIE2);						// enable TCNT2 overflow
    2946:	e0 e7       	ldi	r30, 0x70	; 112
    2948:	f0 e0       	ldi	r31, 0x00	; 0
    294a:	80 81       	ld	r24, Z
    294c:	81 60       	ori	r24, 0x01	; 1
    294e:	80 83       	st	Z, r24

#ifdef TCNT2	// support timer2 only if it exists
void timer2ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer2Reg0 = 0;	// initialize time registers
    2950:	10 92 56 06 	sts	0x0656, r1
    2954:	10 92 57 06 	sts	0x0657, r1
    2958:	10 92 58 06 	sts	0x0658, r1
    295c:	10 92 59 06 	sts	0x0659, r1
	timer2SetPrescaler( TIMER2PRESCALE );	// set prescaler
	outb(TCNT2, 0);							// reset TCNT2
	sbi(TIMSK2, TOIE2);						// enable TCNT2 overflow

	timer2ClearOverflowCount();				// initialize time registers
}
    2960:	08 95       	ret

00002962 <timerInit>:
	for (i=0; i < delay_loops; i++) {};
}


void timerInit(void)
{
    2962:	80 e0       	ldi	r24, 0x00	; 0
    2964:	90 e0       	ldi	r25, 0x00	; 0
{
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
	{
		// set the interrupt function to run nothing
		TimerIntFunc[interruptNum] = 0;
    2966:	fc 01       	movw	r30, r24
    2968:	ee 0f       	add	r30, r30
    296a:	ff 1f       	adc	r31, r31
    296c:	ea 53       	subi	r30, 0x3A	; 58
    296e:	fc 4f       	sbci	r31, 0xFC	; 252
    2970:	11 82       	std	Z+1, r1	; 0x01
    2972:	10 82       	st	Z, r1
    2974:	01 96       	adiw	r24, 0x01	; 1

void timerInit(void)
{
	u08 intNum;
	// detach all user functions from interrupts
	for(intNum=0; intNum<TIMER_NUM_INTERRUPTS; intNum++)
    2976:	88 30       	cpi	r24, 0x08	; 8
    2978:	91 05       	cpc	r25, r1
    297a:	a9 f7       	brne	.-22     	; 0x2966 <timerInit+0x4>
		timerDetach(intNum);

	// initialize all timers
	timer0Init();
    297c:	0e 94 78 14 	call	0x28f0	; 0x28f0 <timer0Init>
	timer1Init();
    2980:	0e 94 8b 14 	call	0x2916	; 0x2916 <timer1Init>
	#ifdef TCNT2	// support timer2 only if it exists
	timer2Init();
    2984:	0e 94 9b 14 	call	0x2936	; 0x2936 <timer2Init>
	#endif
	// enable interrupts
	sei();
    2988:	78 94       	sei
}
    298a:	08 95       	ret

0000298c <timer0SetPrescaler>:
#endif

void timer0SetPrescaler(u08 prescale)
{
	// set prescaler on timer 0
	outb(TCCR0B, (inb(TCCR0B) & ~TIMER_PRESCALE_MASK) | prescale);
    298c:	95 b5       	in	r25, 0x25	; 37
    298e:	98 7f       	andi	r25, 0xF8	; 248
    2990:	98 2b       	or	r25, r24
    2992:	95 bd       	out	0x25, r25	; 37
}
    2994:	08 95       	ret

00002996 <timer1SetPrescaler>:

void timer1SetPrescaler(u08 prescale)
{
	// set prescaler on timer 1
	outb(TCCR1B, (inb(TCCR1B) & ~TIMER_PRESCALE_MASK) | prescale);
    2996:	e1 e8       	ldi	r30, 0x81	; 129
    2998:	f0 e0       	ldi	r31, 0x00	; 0
    299a:	90 81       	ld	r25, Z
    299c:	98 7f       	andi	r25, 0xF8	; 248
    299e:	98 2b       	or	r25, r24
    29a0:	90 83       	st	Z, r25
}
    29a2:	08 95       	ret

000029a4 <timer0StopTimer>:

void timer0StopTimer(void)
{
	Tmr0CtrlRegB = TCCR0B;
    29a4:	85 b5       	in	r24, 0x25	; 37
    29a6:	80 93 5a 06 	sts	0x065A, r24
	TCCR0B &= ~((1<<CS02)|(1<<CS01)|(1<<CS00)); // No clock source
    29aa:	85 b5       	in	r24, 0x25	; 37
    29ac:	88 7f       	andi	r24, 0xF8	; 248
    29ae:	85 bd       	out	0x25, r24	; 37
}
    29b0:	08 95       	ret

000029b2 <timer0StartTimer>:

void timer0StartTimer(void)
{
	TCCR0B = Tmr0CtrlRegB;
    29b2:	80 91 5a 06 	lds	r24, 0x065A
    29b6:	85 bd       	out	0x25, r24	; 37
}
    29b8:	08 95       	ret

000029ba <timer1StopTimer>:

void timer1StopTimer(void)
{
	Tmr1CtrlRegB = TCCR1B;
    29ba:	e1 e8       	ldi	r30, 0x81	; 129
    29bc:	f0 e0       	ldi	r31, 0x00	; 0
    29be:	80 81       	ld	r24, Z
    29c0:	80 93 5b 06 	sts	0x065B, r24
	TCCR1B &= ~((1<<CS02)|(1<<CS01)|(1<<CS00)); // No clock source
    29c4:	80 81       	ld	r24, Z
    29c6:	88 7f       	andi	r24, 0xF8	; 248
    29c8:	80 83       	st	Z, r24
}
    29ca:	08 95       	ret

000029cc <timer1StartTimer>:

void timer1StartTimer(void)
{
	TCCR1B = Tmr1CtrlRegB;
    29cc:	80 91 5b 06 	lds	r24, 0x065B
    29d0:	80 93 81 00 	sts	0x0081, r24
}
    29d4:	08 95       	ret

000029d6 <timer2SetPrescaler>:

#ifdef TCNT2	// support timer2 only if it exists
void timer2SetPrescaler(u08 prescale)
{
	// set prescaler on timer 2
	outb(TCCR2B, (inb(TCCR2B) & ~TIMER_PRESCALE_MASK) | prescale);
    29d6:	e1 eb       	ldi	r30, 0xB1	; 177
    29d8:	f0 e0       	ldi	r31, 0x00	; 0
    29da:	90 81       	ld	r25, Z
    29dc:	98 7f       	andi	r25, 0xF8	; 248
    29de:	98 2b       	or	r25, r24
    29e0:	90 83       	st	Z, r25
}
    29e2:	08 95       	ret

000029e4 <timer0GetPrescaler>:
#endif

u16 timer0GetPrescaler(void)
{
	// get the current prescaler setting
	return (pgm_read_word(TimerPrescaleFactor+(inb(TCCR0B) & TIMER_PRESCALE_MASK)));
    29e4:	85 b5       	in	r24, 0x25	; 37
    29e6:	e8 2f       	mov	r30, r24
    29e8:	f0 e0       	ldi	r31, 0x00	; 0
    29ea:	e7 70       	andi	r30, 0x07	; 7
    29ec:	f0 70       	andi	r31, 0x00	; 0
    29ee:	ee 0f       	add	r30, r30
    29f0:	ff 1f       	adc	r31, r31
    29f2:	e3 56       	subi	r30, 0x63	; 99
    29f4:	ff 4f       	sbci	r31, 0xFF	; 255
    29f6:	25 91       	lpm	r18, Z+
    29f8:	34 91       	lpm	r19, Z+
}
    29fa:	c9 01       	movw	r24, r18
    29fc:	08 95       	ret

000029fe <timer1GetPrescaler>:

u16 timer1GetPrescaler(void)
{
	// get the current prescaler setting
	return (pgm_read_word(TimerPrescaleFactor+(inb(TCCR1B) & TIMER_PRESCALE_MASK)));
    29fe:	80 91 81 00 	lds	r24, 0x0081
    2a02:	e8 2f       	mov	r30, r24
    2a04:	f0 e0       	ldi	r31, 0x00	; 0
    2a06:	e7 70       	andi	r30, 0x07	; 7
    2a08:	f0 70       	andi	r31, 0x00	; 0
    2a0a:	ee 0f       	add	r30, r30
    2a0c:	ff 1f       	adc	r31, r31
    2a0e:	e3 56       	subi	r30, 0x63	; 99
    2a10:	ff 4f       	sbci	r31, 0xFF	; 255
    2a12:	25 91       	lpm	r18, Z+
    2a14:	34 91       	lpm	r19, Z+
}
    2a16:	c9 01       	movw	r24, r18
    2a18:	08 95       	ret

00002a1a <timer2GetPrescaler>:
{
	//TODO: can we assume for all 3-timer AVR processors,
	// that timer2 is the RTC timer?

	// get the current prescaler setting
	return (pgm_read_word(TimerRTCPrescaleFactor+(inb(TCCR2B) & TIMER_PRESCALE_MASK)));
    2a1a:	80 91 b1 00 	lds	r24, 0x00B1
    2a1e:	e8 2f       	mov	r30, r24
    2a20:	f0 e0       	ldi	r31, 0x00	; 0
    2a22:	e7 70       	andi	r30, 0x07	; 7
    2a24:	f0 70       	andi	r31, 0x00	; 0
    2a26:	ee 0f       	add	r30, r30
    2a28:	ff 1f       	adc	r31, r31
    2a2a:	e7 55       	subi	r30, 0x57	; 87
    2a2c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a2e:	25 91       	lpm	r18, Z+
    2a30:	34 91       	lpm	r19, Z+
}
    2a32:	c9 01       	movw	r24, r18
    2a34:	08 95       	ret

00002a36 <timerAttach>:
#endif

void timerAttach(u08 interruptNum, void (*userFunc)(void) )
{
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
    2a36:	88 30       	cpi	r24, 0x08	; 8
    2a38:	40 f4       	brcc	.+16     	; 0x2a4a <timerAttach+0x14>
	{
		// set the interrupt function to run
		// the supplied user's function
		TimerIntFunc[interruptNum] = userFunc;
    2a3a:	e8 2f       	mov	r30, r24
    2a3c:	f0 e0       	ldi	r31, 0x00	; 0
    2a3e:	ee 0f       	add	r30, r30
    2a40:	ff 1f       	adc	r31, r31
    2a42:	ea 53       	subi	r30, 0x3A	; 58
    2a44:	fc 4f       	sbci	r31, 0xFC	; 252
    2a46:	71 83       	std	Z+1, r23	; 0x01
    2a48:	60 83       	st	Z, r22
    2a4a:	08 95       	ret

00002a4c <timerDetach>:
}

void timerDetach(u08 interruptNum)
{
	// make sure the interrupt number is within bounds
	if(interruptNum < TIMER_NUM_INTERRUPTS)
    2a4c:	88 30       	cpi	r24, 0x08	; 8
    2a4e:	40 f4       	brcc	.+16     	; 0x2a60 <timerDetach+0x14>
	{
		// set the interrupt function to run nothing
		TimerIntFunc[interruptNum] = 0;
    2a50:	e8 2f       	mov	r30, r24
    2a52:	f0 e0       	ldi	r31, 0x00	; 0
    2a54:	ee 0f       	add	r30, r30
    2a56:	ff 1f       	adc	r31, r31
    2a58:	ea 53       	subi	r30, 0x3A	; 58
    2a5a:	fc 4f       	sbci	r31, 0xFC	; 252
    2a5c:	11 82       	std	Z+1, r1	; 0x01
    2a5e:	10 82       	st	Z, r1
    2a60:	08 95       	ret

00002a62 <timerPause>:
	}
}


void timerPause(unsigned short pause_ms)
{
    2a62:	af 92       	push	r10
    2a64:	bf 92       	push	r11
    2a66:	cf 92       	push	r12
    2a68:	df 92       	push	r13
    2a6a:	ef 92       	push	r14
    2a6c:	ff 92       	push	r15
    2a6e:	0f 93       	push	r16
    2a70:	1f 93       	push	r17
    2a72:	cf 93       	push	r28
    2a74:	df 93       	push	r29
    2a76:	ec 01       	movw	r28, r24
	u08 timerThres;
	u32 ticRateHz;
	u32 pause;

	// capture current pause timer value
	timerThres = inb(TCNT0);
    2a78:	16 b5       	in	r17, 0x26	; 38
	// reset pause timer overflow count
	TimerPauseReg = 0;
    2a7a:	10 92 52 06 	sts	0x0652, r1
    2a7e:	10 92 53 06 	sts	0x0653, r1
    2a82:	10 92 54 06 	sts	0x0654, r1
    2a86:	10 92 55 06 	sts	0x0655, r1
#endif

u16 timer0GetPrescaler(void)
{
	// get the current prescaler setting
	return (pgm_read_word(TimerPrescaleFactor+(inb(TCCR0B) & TIMER_PRESCALE_MASK)));
    2a8a:	85 b5       	in	r24, 0x25	; 37
    2a8c:	e8 2f       	mov	r30, r24
    2a8e:	f0 e0       	ldi	r31, 0x00	; 0
    2a90:	e7 70       	andi	r30, 0x07	; 7
    2a92:	f0 70       	andi	r31, 0x00	; 0
    2a94:	ee 0f       	add	r30, r30
    2a96:	ff 1f       	adc	r31, r31
    2a98:	e3 56       	subi	r30, 0x63	; 99
    2a9a:	ff 4f       	sbci	r31, 0xFF	; 255
    2a9c:	25 91       	lpm	r18, Z+
    2a9e:	34 91       	lpm	r19, Z+
	timerThres = inb(TCNT0);
	// reset pause timer overflow count
	TimerPauseReg = 0;
	// calculate delay for [pause_ms] milliseconds
	// prescaler division = 1<<(pgm_read_byte(TimerPrescaleFactor+inb(TCCR0)))
	ticRateHz = F_CPU/timer0GetPrescaler();
    2aa0:	40 e0       	ldi	r20, 0x00	; 0
    2aa2:	50 e0       	ldi	r21, 0x00	; 0
    2aa4:	60 e0       	ldi	r22, 0x00	; 0
    2aa6:	70 e4       	ldi	r23, 0x40	; 64
    2aa8:	88 e3       	ldi	r24, 0x38	; 56
    2aaa:	90 e0       	ldi	r25, 0x00	; 0
    2aac:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    2ab0:	b9 01       	movw	r22, r18
    2ab2:	ca 01       	movw	r24, r20
	// precision management
	// prevent overflow and precision underflow
	//	-could add more conditions to improve accuracy
	if( ((ticRateHz < 429497) && (pause_ms <= 10000)) )
    2ab4:	69 3b       	cpi	r22, 0xB9	; 185
    2ab6:	2d e8       	ldi	r18, 0x8D	; 141
    2ab8:	72 07       	cpc	r23, r18
    2aba:	26 e0       	ldi	r18, 0x06	; 6
    2abc:	82 07       	cpc	r24, r18
    2abe:	20 e0       	ldi	r18, 0x00	; 0
    2ac0:	92 07       	cpc	r25, r18
    2ac2:	a0 f4       	brcc	.+40     	; 0x2aec <timerPause+0x8a>
    2ac4:	37 e2       	ldi	r19, 0x27	; 39
    2ac6:	c1 31       	cpi	r28, 0x11	; 17
    2ac8:	d3 07       	cpc	r29, r19
    2aca:	80 f4       	brcc	.+32     	; 0x2aec <timerPause+0x8a>
		pause = (pause_ms*ticRateHz)/1000;
    2acc:	9e 01       	movw	r18, r28
    2ace:	40 e0       	ldi	r20, 0x00	; 0
    2ad0:	50 e0       	ldi	r21, 0x00	; 0
    2ad2:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    2ad6:	28 ee       	ldi	r18, 0xE8	; 232
    2ad8:	33 e0       	ldi	r19, 0x03	; 3
    2ada:	40 e0       	ldi	r20, 0x00	; 0
    2adc:	50 e0       	ldi	r21, 0x00	; 0
    2ade:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    2ae2:	c9 01       	movw	r24, r18
    2ae4:	da 01       	movw	r26, r20
    2ae6:	bc 01       	movw	r22, r24
    2ae8:	cd 01       	movw	r24, r26
    2aea:	0d c0       	rjmp	.+26     	; 0x2b06 <timerPause+0xa4>
	else
		pause = pause_ms*(ticRateHz/1000);
    2aec:	28 ee       	ldi	r18, 0xE8	; 232
    2aee:	33 e0       	ldi	r19, 0x03	; 3
    2af0:	40 e0       	ldi	r20, 0x00	; 0
    2af2:	50 e0       	ldi	r21, 0x00	; 0
    2af4:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    2af8:	ca 01       	movw	r24, r20
    2afa:	b9 01       	movw	r22, r18
    2afc:	9e 01       	movw	r18, r28
    2afe:	40 e0       	ldi	r20, 0x00	; 0
    2b00:	50 e0       	ldi	r21, 0x00	; 0
    2b02:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>

	// loop until time expires
	while( ((TimerPauseReg<<8) | inb(TCNT0)) < (pause+timerThres) )
	{
		if( TimerPauseReg < (pause>>8))
    2b06:	a7 2e       	mov	r10, r23
    2b08:	b8 2e       	mov	r11, r24
    2b0a:	c9 2e       	mov	r12, r25
    2b0c:	dd 24       	eor	r13, r13
		pause = (pause_ms*ticRateHz)/1000;
	else
		pause = pause_ms*(ticRateHz/1000);

	// loop until time expires
	while( ((TimerPauseReg<<8) | inb(TCNT0)) < (pause+timerThres) )
    2b0e:	9b 01       	movw	r18, r22
    2b10:	ac 01       	movw	r20, r24
    2b12:	21 0f       	add	r18, r17
    2b14:	31 1d       	adc	r19, r1
    2b16:	41 1d       	adc	r20, r1
    2b18:	51 1d       	adc	r21, r1
    2b1a:	79 01       	movw	r14, r18
    2b1c:	8a 01       	movw	r16, r20
    2b1e:	17 c0       	rjmp	.+46     	; 0x2b4e <timerPause+0xec>
	{
		if( TimerPauseReg < (pause>>8))
    2b20:	80 91 52 06 	lds	r24, 0x0652
    2b24:	90 91 53 06 	lds	r25, 0x0653
    2b28:	a0 91 54 06 	lds	r26, 0x0654
    2b2c:	b0 91 55 06 	lds	r27, 0x0655
    2b30:	8a 15       	cp	r24, r10
    2b32:	9b 05       	cpc	r25, r11
    2b34:	ac 05       	cpc	r26, r12
    2b36:	bd 05       	cpc	r27, r13
    2b38:	50 f4       	brcc	.+20     	; 0x2b4e <timerPause+0xec>
		{
			// save power by idling the processor
			set_sleep_mode(SLEEP_MODE_IDLE);
    2b3a:	83 b7       	in	r24, 0x33	; 51
    2b3c:	81 7f       	andi	r24, 0xF1	; 241
    2b3e:	83 bf       	out	0x33, r24	; 51
			sleep_mode();
    2b40:	83 b7       	in	r24, 0x33	; 51
    2b42:	81 60       	ori	r24, 0x01	; 1
    2b44:	83 bf       	out	0x33, r24	; 51
    2b46:	88 95       	sleep
    2b48:	83 b7       	in	r24, 0x33	; 51
    2b4a:	8e 7f       	andi	r24, 0xFE	; 254
    2b4c:	83 bf       	out	0x33, r24	; 51
		pause = (pause_ms*ticRateHz)/1000;
	else
		pause = pause_ms*(ticRateHz/1000);

	// loop until time expires
	while( ((TimerPauseReg<<8) | inb(TCNT0)) < (pause+timerThres) )
    2b4e:	20 91 52 06 	lds	r18, 0x0652
    2b52:	30 91 53 06 	lds	r19, 0x0653
    2b56:	40 91 54 06 	lds	r20, 0x0654
    2b5a:	50 91 55 06 	lds	r21, 0x0655
    2b5e:	86 b5       	in	r24, 0x26	; 38
    2b60:	90 e0       	ldi	r25, 0x00	; 0
    2b62:	a0 e0       	ldi	r26, 0x00	; 0
    2b64:	b0 e0       	ldi	r27, 0x00	; 0
    2b66:	54 2f       	mov	r21, r20
    2b68:	43 2f       	mov	r20, r19
    2b6a:	32 2f       	mov	r19, r18
    2b6c:	22 27       	eor	r18, r18
    2b6e:	82 2b       	or	r24, r18
    2b70:	93 2b       	or	r25, r19
    2b72:	a4 2b       	or	r26, r20
    2b74:	b5 2b       	or	r27, r21
    2b76:	8e 15       	cp	r24, r14
    2b78:	9f 05       	cpc	r25, r15
    2b7a:	a0 07       	cpc	r26, r16
    2b7c:	b1 07       	cpc	r27, r17
    2b7e:	80 f2       	brcs	.-96     	; 0x2b20 <timerPause+0xbe>
			set_sleep_mode(SLEEP_MODE_IDLE);
			sleep_mode();
		}
	}

}
    2b80:	df 91       	pop	r29
    2b82:	cf 91       	pop	r28
    2b84:	1f 91       	pop	r17
    2b86:	0f 91       	pop	r16
    2b88:	ff 90       	pop	r15
    2b8a:	ef 90       	pop	r14
    2b8c:	df 90       	pop	r13
    2b8e:	cf 90       	pop	r12
    2b90:	bf 90       	pop	r11
    2b92:	af 90       	pop	r10
    2b94:	08 95       	ret

00002b96 <timer0ClearOverflowCount>:

void timer0ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer0Reg0 = 0;	// initialize time registers
    2b96:	10 92 4e 06 	sts	0x064E, r1
    2b9a:	10 92 4f 06 	sts	0x064F, r1
    2b9e:	10 92 50 06 	sts	0x0650, r1
    2ba2:	10 92 51 06 	sts	0x0651, r1
}
    2ba6:	08 95       	ret

00002ba8 <timer0GetOverflowCount>:

unsigned long timer0GetOverflowCount(void)
{
	// return the current timer overflow count
	// (this is since the last timer0ClearOverflowCount() command was called)
	return Timer0Reg0;
    2ba8:	20 91 4e 06 	lds	r18, 0x064E
    2bac:	30 91 4f 06 	lds	r19, 0x064F
    2bb0:	40 91 50 06 	lds	r20, 0x0650
    2bb4:	50 91 51 06 	lds	r21, 0x0651
}
    2bb8:	b9 01       	movw	r22, r18
    2bba:	ca 01       	movw	r24, r20
    2bbc:	08 95       	ret

00002bbe <timer2ClearOverflowCount>:

#ifdef TCNT2	// support timer2 only if it exists
void timer2ClearOverflowCount(void)
{
	// clear the timer overflow counter registers
	Timer2Reg0 = 0;	// initialize time registers
    2bbe:	10 92 56 06 	sts	0x0656, r1
    2bc2:	10 92 57 06 	sts	0x0657, r1
    2bc6:	10 92 58 06 	sts	0x0658, r1
    2bca:	10 92 59 06 	sts	0x0659, r1
}
    2bce:	08 95       	ret

00002bd0 <timer2GetOverflowCount>:

long timer2GetOverflowCount(void)
{
	// return the current timer overflow count
	// (this is since the last timer2ClearOverflowCount() command was called)
	return Timer2Reg0;
    2bd0:	20 91 56 06 	lds	r18, 0x0656
    2bd4:	30 91 57 06 	lds	r19, 0x0657
    2bd8:	40 91 58 06 	lds	r20, 0x0658
    2bdc:	50 91 59 06 	lds	r21, 0x0659
}
    2be0:	b9 01       	movw	r22, r18
    2be2:	ca 01       	movw	r24, r20
    2be4:	08 95       	ret

00002be6 <timer1PWMInit>:
{
	// configures timer1 for use with PWM output
	// on OC1A and OC1B pins

	// enable timer1 as 8,9,10bit PWM
	if(bitRes == 9)
    2be6:	89 30       	cpi	r24, 0x09	; 9
    2be8:	49 f4       	brne	.+18     	; 0x2bfc <timer1PWMInit+0x16>
	{	// 9bit mode
		sbi(TCCR1A,PWM11);
    2bea:	80 91 80 00 	lds	r24, 0x0080
    2bee:	82 60       	ori	r24, 0x02	; 2
    2bf0:	80 93 80 00 	sts	0x0080, r24
		cbi(TCCR1A,PWM10);
    2bf4:	80 91 80 00 	lds	r24, 0x0080
    2bf8:	8e 7f       	andi	r24, 0xFE	; 254
    2bfa:	0e c0       	rjmp	.+28     	; 0x2c18 <timer1PWMInit+0x32>
	}
	else if( bitRes == 10 )
    2bfc:	8a 30       	cpi	r24, 0x0A	; 10
    2bfe:	21 f4       	brne	.+8      	; 0x2c08 <timer1PWMInit+0x22>
	{	// 10bit mode
		sbi(TCCR1A,PWM11);
    2c00:	80 91 80 00 	lds	r24, 0x0080
    2c04:	82 60       	ori	r24, 0x02	; 2
    2c06:	03 c0       	rjmp	.+6      	; 0x2c0e <timer1PWMInit+0x28>
		sbi(TCCR1A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR1A,PWM11);
    2c08:	80 91 80 00 	lds	r24, 0x0080
    2c0c:	8d 7f       	andi	r24, 0xFD	; 253
    2c0e:	80 93 80 00 	sts	0x0080, r24
		sbi(TCCR1A,PWM10);
    2c12:	80 91 80 00 	lds	r24, 0x0080
    2c16:	81 60       	ori	r24, 0x01	; 1
    2c18:	80 93 80 00 	sts	0x0080, r24
	}

	// clear output compare value A
	outb(OCR1AH, 0);
    2c1c:	10 92 89 00 	sts	0x0089, r1
	outb(OCR1AL, 0);
    2c20:	10 92 88 00 	sts	0x0088, r1
	// clear output compare value B
	outb(OCR1BH, 0);
    2c24:	10 92 8b 00 	sts	0x008B, r1
	outb(OCR1BL, 0);
    2c28:	10 92 8a 00 	sts	0x008A, r1
}
    2c2c:	08 95       	ret

00002c2e <timer1PWMInitICR>:
// include support for arbitrary top-count PWM
// on new AVR processors that support it
void timer1PWMInitICR(u16 topcount)
{
	// set PWM mode with ICR top-count
	cbi(TCCR1A,WGM10);
    2c2e:	e0 e8       	ldi	r30, 0x80	; 128
    2c30:	f0 e0       	ldi	r31, 0x00	; 0
    2c32:	20 81       	ld	r18, Z
    2c34:	2e 7f       	andi	r18, 0xFE	; 254
    2c36:	20 83       	st	Z, r18
	sbi(TCCR1A,WGM11);
    2c38:	20 81       	ld	r18, Z
    2c3a:	22 60       	ori	r18, 0x02	; 2
    2c3c:	20 83       	st	Z, r18
	sbi(TCCR1B,WGM12);
    2c3e:	e1 e8       	ldi	r30, 0x81	; 129
    2c40:	f0 e0       	ldi	r31, 0x00	; 0
    2c42:	20 81       	ld	r18, Z
    2c44:	28 60       	ori	r18, 0x08	; 8
    2c46:	20 83       	st	Z, r18
	sbi(TCCR1B,WGM13);
    2c48:	20 81       	ld	r18, Z
    2c4a:	20 61       	ori	r18, 0x10	; 16
    2c4c:	20 83       	st	Z, r18
	
	// set top count value
	ICR1 = topcount;
    2c4e:	90 93 87 00 	sts	0x0087, r25
    2c52:	80 93 86 00 	sts	0x0086, r24
	
	// clear output compare value A
	OCR1A = 0;
    2c56:	10 92 89 00 	sts	0x0089, r1
    2c5a:	10 92 88 00 	sts	0x0088, r1
	// clear output compare value B
	OCR1B = 0;
    2c5e:	10 92 8b 00 	sts	0x008B, r1
    2c62:	10 92 8a 00 	sts	0x008A, r1

}
    2c66:	08 95       	ret

00002c68 <timer1PWMOff>:
#endif

void timer1PWMOff(void)
{
	// turn off timer1 PWM mode
	cbi(TCCR1A,PWM11);
    2c68:	e0 e8       	ldi	r30, 0x80	; 128
    2c6a:	f0 e0       	ldi	r31, 0x00	; 0
    2c6c:	80 81       	ld	r24, Z
    2c6e:	8d 7f       	andi	r24, 0xFD	; 253
    2c70:	80 83       	st	Z, r24
	cbi(TCCR1A,PWM10);
    2c72:	80 81       	ld	r24, Z
    2c74:	8e 7f       	andi	r24, 0xFE	; 254
    2c76:	80 83       	st	Z, r24

void timer1PWMAOff(void)
{
	// turn off channel A (OC1A) PWM output
	// set OC1A (OutputCompare action) to none
	cbi(TCCR1A,COM1A1);
    2c78:	80 81       	ld	r24, Z
    2c7a:	8f 77       	andi	r24, 0x7F	; 127
    2c7c:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1A0);
    2c7e:	80 81       	ld	r24, Z
    2c80:	8f 7b       	andi	r24, 0xBF	; 191
    2c82:	80 83       	st	Z, r24

void timer1PWMBOff(void)
{
	// turn off channel B (OC1B) PWM output
	// set OC1B (OutputCompare action) to none
	cbi(TCCR1A,COM1B1);
    2c84:	80 81       	ld	r24, Z
    2c86:	8f 7d       	andi	r24, 0xDF	; 223
    2c88:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
    2c8a:	80 81       	ld	r24, Z
    2c8c:	8f 7e       	andi	r24, 0xEF	; 239
    2c8e:	80 83       	st	Z, r24
	cbi(TCCR1A,PWM11);
	cbi(TCCR1A,PWM10);
	// set PWM1A/B (OutputCompare action) to none
	timer1PWMAOff();
	timer1PWMBOff();
}
    2c90:	08 95       	ret

00002c92 <timer1PWMAOn>:

void timer1PWMAOn(void)
{
	// turn on channel A (OC1A) PWM output
	// set OC1A as non-inverted PWM
	sbi(TCCR1A,COM1A1);
    2c92:	e0 e8       	ldi	r30, 0x80	; 128
    2c94:	f0 e0       	ldi	r31, 0x00	; 0
    2c96:	80 81       	ld	r24, Z
    2c98:	80 68       	ori	r24, 0x80	; 128
    2c9a:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1A0);
    2c9c:	80 81       	ld	r24, Z
    2c9e:	8f 7b       	andi	r24, 0xBF	; 191
    2ca0:	80 83       	st	Z, r24
}
    2ca2:	08 95       	ret

00002ca4 <timer1PWMBOn>:

void timer1PWMBOn(void)
{
	// turn on channel B (OC1B) PWM output
	// set OC1B as non-inverted PWM
	sbi(TCCR1A,COM1B1);
    2ca4:	e0 e8       	ldi	r30, 0x80	; 128
    2ca6:	f0 e0       	ldi	r31, 0x00	; 0
    2ca8:	80 81       	ld	r24, Z
    2caa:	80 62       	ori	r24, 0x20	; 32
    2cac:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
    2cae:	80 81       	ld	r24, Z
    2cb0:	8f 7e       	andi	r24, 0xEF	; 239
    2cb2:	80 83       	st	Z, r24
}
    2cb4:	08 95       	ret

00002cb6 <timer1PWMAOff>:

void timer1PWMAOff(void)
{
	// turn off channel A (OC1A) PWM output
	// set OC1A (OutputCompare action) to none
	cbi(TCCR1A,COM1A1);
    2cb6:	e0 e8       	ldi	r30, 0x80	; 128
    2cb8:	f0 e0       	ldi	r31, 0x00	; 0
    2cba:	80 81       	ld	r24, Z
    2cbc:	8f 77       	andi	r24, 0x7F	; 127
    2cbe:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1A0);
    2cc0:	80 81       	ld	r24, Z
    2cc2:	8f 7b       	andi	r24, 0xBF	; 191
    2cc4:	80 83       	st	Z, r24
}
    2cc6:	08 95       	ret

00002cc8 <timer1PWMBOff>:

void timer1PWMBOff(void)
{
	// turn off channel B (OC1B) PWM output
	// set OC1B (OutputCompare action) to none
	cbi(TCCR1A,COM1B1);
    2cc8:	e0 e8       	ldi	r30, 0x80	; 128
    2cca:	f0 e0       	ldi	r31, 0x00	; 0
    2ccc:	80 81       	ld	r24, Z
    2cce:	8f 7d       	andi	r24, 0xDF	; 223
    2cd0:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
    2cd2:	80 81       	ld	r24, Z
    2cd4:	8f 7e       	andi	r24, 0xEF	; 239
    2cd6:	80 83       	st	Z, r24
}
    2cd8:	08 95       	ret

00002cda <timer1PWMASet>:
	// NOTE:	pwmDuty should be in the range 0-255 for 8bit PWM
	//			pwmDuty should be in the range 0-511 for 9bit PWM
	//			pwmDuty should be in the range 0-1023 for 10bit PWM
	//outp( (pwmDuty>>8), OCR1AH);		// set the high 8bits of OCR1A
	//outp( (pwmDuty&0x00FF), OCR1AL);	// set the low 8bits of OCR1A
	OCR1A = pwmDuty;
    2cda:	90 93 89 00 	sts	0x0089, r25
    2cde:	80 93 88 00 	sts	0x0088, r24
}
    2ce2:	08 95       	ret

00002ce4 <timer1PWMBSet>:
	// NOTE:	pwmDuty should be in the range 0-255 for 8bit PWM
	//			pwmDuty should be in the range 0-511 for 9bit PWM
	//			pwmDuty should be in the range 0-1023 for 10bit PWM
	//outp( (pwmDuty>>8), OCR1BH);		// set the high 8bits of OCR1B
	//outp( (pwmDuty&0x00FF), OCR1BL);	// set the low 8bits of OCR1B
	OCR1B = pwmDuty;
    2ce4:	90 93 8b 00 	sts	0x008B, r25
    2ce8:	80 93 8a 00 	sts	0x008A, r24
}
    2cec:	08 95       	ret

00002cee <__vector_18>:

//! Interrupt handler for tcnt0 overflow interrupt
TIMER_INTERRUPT_HANDLER(TIMER0_OVF_vect)
{
    2cee:	1f 92       	push	r1
    2cf0:	0f 92       	push	r0
    2cf2:	0f b6       	in	r0, 0x3f	; 63
    2cf4:	0f 92       	push	r0
    2cf6:	11 24       	eor	r1, r1
    2cf8:	2f 93       	push	r18
    2cfa:	3f 93       	push	r19
    2cfc:	4f 93       	push	r20
    2cfe:	5f 93       	push	r21
    2d00:	6f 93       	push	r22
    2d02:	7f 93       	push	r23
    2d04:	8f 93       	push	r24
    2d06:	9f 93       	push	r25
    2d08:	af 93       	push	r26
    2d0a:	bf 93       	push	r27
    2d0c:	ef 93       	push	r30
    2d0e:	ff 93       	push	r31
	Timer0Reg0++;			// increment low-order counter
    2d10:	80 91 4e 06 	lds	r24, 0x064E
    2d14:	90 91 4f 06 	lds	r25, 0x064F
    2d18:	a0 91 50 06 	lds	r26, 0x0650
    2d1c:	b0 91 51 06 	lds	r27, 0x0651
    2d20:	01 96       	adiw	r24, 0x01	; 1
    2d22:	a1 1d       	adc	r26, r1
    2d24:	b1 1d       	adc	r27, r1
    2d26:	80 93 4e 06 	sts	0x064E, r24
    2d2a:	90 93 4f 06 	sts	0x064F, r25
    2d2e:	a0 93 50 06 	sts	0x0650, r26
    2d32:	b0 93 51 06 	sts	0x0651, r27

	// increment pause counter
	TimerPauseReg++;
    2d36:	80 91 52 06 	lds	r24, 0x0652
    2d3a:	90 91 53 06 	lds	r25, 0x0653
    2d3e:	a0 91 54 06 	lds	r26, 0x0654
    2d42:	b0 91 55 06 	lds	r27, 0x0655
    2d46:	01 96       	adiw	r24, 0x01	; 1
    2d48:	a1 1d       	adc	r26, r1
    2d4a:	b1 1d       	adc	r27, r1
    2d4c:	80 93 52 06 	sts	0x0652, r24
    2d50:	90 93 53 06 	sts	0x0653, r25
    2d54:	a0 93 54 06 	sts	0x0654, r26
    2d58:	b0 93 55 06 	sts	0x0655, r27

	// if a user function is defined, execute it too
	if(TimerIntFunc[TIMER0OVERFLOW_INT])
    2d5c:	80 91 c6 03 	lds	r24, 0x03C6
    2d60:	90 91 c7 03 	lds	r25, 0x03C7
    2d64:	89 2b       	or	r24, r25
    2d66:	29 f0       	breq	.+10     	; 0x2d72 <__vector_18+0x84>
		TimerIntFunc[TIMER0OVERFLOW_INT]();
    2d68:	e0 91 c6 03 	lds	r30, 0x03C6
    2d6c:	f0 91 c7 03 	lds	r31, 0x03C7
    2d70:	09 95       	icall
}
    2d72:	ff 91       	pop	r31
    2d74:	ef 91       	pop	r30
    2d76:	bf 91       	pop	r27
    2d78:	af 91       	pop	r26
    2d7a:	9f 91       	pop	r25
    2d7c:	8f 91       	pop	r24
    2d7e:	7f 91       	pop	r23
    2d80:	6f 91       	pop	r22
    2d82:	5f 91       	pop	r21
    2d84:	4f 91       	pop	r20
    2d86:	3f 91       	pop	r19
    2d88:	2f 91       	pop	r18
    2d8a:	0f 90       	pop	r0
    2d8c:	0f be       	out	0x3f, r0	; 63
    2d8e:	0f 90       	pop	r0
    2d90:	1f 90       	pop	r1
    2d92:	18 95       	reti

00002d94 <__vector_15>:

//! Interrupt handler for tcnt1 overflow interrupt
TIMER_INTERRUPT_HANDLER(TIMER1_OVF_vect)
{
    2d94:	1f 92       	push	r1
    2d96:	0f 92       	push	r0
    2d98:	0f b6       	in	r0, 0x3f	; 63
    2d9a:	0f 92       	push	r0
    2d9c:	11 24       	eor	r1, r1
    2d9e:	2f 93       	push	r18
    2da0:	3f 93       	push	r19
    2da2:	4f 93       	push	r20
    2da4:	5f 93       	push	r21
    2da6:	6f 93       	push	r22
    2da8:	7f 93       	push	r23
    2daa:	8f 93       	push	r24
    2dac:	9f 93       	push	r25
    2dae:	af 93       	push	r26
    2db0:	bf 93       	push	r27
    2db2:	ef 93       	push	r30
    2db4:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER1OVERFLOW_INT])
    2db6:	80 91 c8 03 	lds	r24, 0x03C8
    2dba:	90 91 c9 03 	lds	r25, 0x03C9
    2dbe:	89 2b       	or	r24, r25
    2dc0:	29 f0       	breq	.+10     	; 0x2dcc <__vector_15+0x38>
		TimerIntFunc[TIMER1OVERFLOW_INT]();
    2dc2:	e0 91 c8 03 	lds	r30, 0x03C8
    2dc6:	f0 91 c9 03 	lds	r31, 0x03C9
    2dca:	09 95       	icall
}
    2dcc:	ff 91       	pop	r31
    2dce:	ef 91       	pop	r30
    2dd0:	bf 91       	pop	r27
    2dd2:	af 91       	pop	r26
    2dd4:	9f 91       	pop	r25
    2dd6:	8f 91       	pop	r24
    2dd8:	7f 91       	pop	r23
    2dda:	6f 91       	pop	r22
    2ddc:	5f 91       	pop	r21
    2dde:	4f 91       	pop	r20
    2de0:	3f 91       	pop	r19
    2de2:	2f 91       	pop	r18
    2de4:	0f 90       	pop	r0
    2de6:	0f be       	out	0x3f, r0	; 63
    2de8:	0f 90       	pop	r0
    2dea:	1f 90       	pop	r1
    2dec:	18 95       	reti

00002dee <__vector_11>:

#ifdef TCNT2	// support timer2 only if it exists
//! Interrupt handler for tcnt2 overflow interrupt
TIMER_INTERRUPT_HANDLER(TIMER2_OVF_vect)
{
    2dee:	1f 92       	push	r1
    2df0:	0f 92       	push	r0
    2df2:	0f b6       	in	r0, 0x3f	; 63
    2df4:	0f 92       	push	r0
    2df6:	11 24       	eor	r1, r1
    2df8:	2f 93       	push	r18
    2dfa:	3f 93       	push	r19
    2dfc:	4f 93       	push	r20
    2dfe:	5f 93       	push	r21
    2e00:	6f 93       	push	r22
    2e02:	7f 93       	push	r23
    2e04:	8f 93       	push	r24
    2e06:	9f 93       	push	r25
    2e08:	af 93       	push	r26
    2e0a:	bf 93       	push	r27
    2e0c:	ef 93       	push	r30
    2e0e:	ff 93       	push	r31
	Timer2Reg0++;			// increment low-order counter
    2e10:	80 91 56 06 	lds	r24, 0x0656
    2e14:	90 91 57 06 	lds	r25, 0x0657
    2e18:	a0 91 58 06 	lds	r26, 0x0658
    2e1c:	b0 91 59 06 	lds	r27, 0x0659
    2e20:	01 96       	adiw	r24, 0x01	; 1
    2e22:	a1 1d       	adc	r26, r1
    2e24:	b1 1d       	adc	r27, r1
    2e26:	80 93 56 06 	sts	0x0656, r24
    2e2a:	90 93 57 06 	sts	0x0657, r25
    2e2e:	a0 93 58 06 	sts	0x0658, r26
    2e32:	b0 93 59 06 	sts	0x0659, r27

	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER2OVERFLOW_INT])
    2e36:	80 91 d0 03 	lds	r24, 0x03D0
    2e3a:	90 91 d1 03 	lds	r25, 0x03D1
    2e3e:	89 2b       	or	r24, r25
    2e40:	29 f0       	breq	.+10     	; 0x2e4c <__vector_11+0x5e>
		TimerIntFunc[TIMER2OVERFLOW_INT]();
    2e42:	e0 91 d0 03 	lds	r30, 0x03D0
    2e46:	f0 91 d1 03 	lds	r31, 0x03D1
    2e4a:	09 95       	icall
}
    2e4c:	ff 91       	pop	r31
    2e4e:	ef 91       	pop	r30
    2e50:	bf 91       	pop	r27
    2e52:	af 91       	pop	r26
    2e54:	9f 91       	pop	r25
    2e56:	8f 91       	pop	r24
    2e58:	7f 91       	pop	r23
    2e5a:	6f 91       	pop	r22
    2e5c:	5f 91       	pop	r21
    2e5e:	4f 91       	pop	r20
    2e60:	3f 91       	pop	r19
    2e62:	2f 91       	pop	r18
    2e64:	0f 90       	pop	r0
    2e66:	0f be       	out	0x3f, r0	; 63
    2e68:	0f 90       	pop	r0
    2e6a:	1f 90       	pop	r1
    2e6c:	18 95       	reti

00002e6e <__vector_16>:

#ifdef OCR0A
// include support for Output Compare 0 for new AVR processors that support it
//! Interrupt handler for OutputCompare0 match (OC0) interrupt
TIMER_INTERRUPT_HANDLER(TIMER0_COMPA_vect)
{
    2e6e:	1f 92       	push	r1
    2e70:	0f 92       	push	r0
    2e72:	0f b6       	in	r0, 0x3f	; 63
    2e74:	0f 92       	push	r0
    2e76:	11 24       	eor	r1, r1
    2e78:	2f 93       	push	r18
    2e7a:	3f 93       	push	r19
    2e7c:	4f 93       	push	r20
    2e7e:	5f 93       	push	r21
    2e80:	6f 93       	push	r22
    2e82:	7f 93       	push	r23
    2e84:	8f 93       	push	r24
    2e86:	9f 93       	push	r25
    2e88:	af 93       	push	r26
    2e8a:	bf 93       	push	r27
    2e8c:	ef 93       	push	r30
    2e8e:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER0OUTCOMPARE_INT])
    2e90:	80 91 d4 03 	lds	r24, 0x03D4
    2e94:	90 91 d5 03 	lds	r25, 0x03D5
    2e98:	89 2b       	or	r24, r25
    2e9a:	29 f0       	breq	.+10     	; 0x2ea6 <__vector_16+0x38>
		TimerIntFunc[TIMER0OUTCOMPARE_INT]();
    2e9c:	e0 91 d4 03 	lds	r30, 0x03D4
    2ea0:	f0 91 d5 03 	lds	r31, 0x03D5
    2ea4:	09 95       	icall
}
    2ea6:	ff 91       	pop	r31
    2ea8:	ef 91       	pop	r30
    2eaa:	bf 91       	pop	r27
    2eac:	af 91       	pop	r26
    2eae:	9f 91       	pop	r25
    2eb0:	8f 91       	pop	r24
    2eb2:	7f 91       	pop	r23
    2eb4:	6f 91       	pop	r22
    2eb6:	5f 91       	pop	r21
    2eb8:	4f 91       	pop	r20
    2eba:	3f 91       	pop	r19
    2ebc:	2f 91       	pop	r18
    2ebe:	0f 90       	pop	r0
    2ec0:	0f be       	out	0x3f, r0	; 63
    2ec2:	0f 90       	pop	r0
    2ec4:	1f 90       	pop	r1
    2ec6:	18 95       	reti

00002ec8 <__vector_13>:
#endif

//! Interrupt handler for CutputCompare1A match (OC1A) interrupt
TIMER_INTERRUPT_HANDLER(TIMER1_COMPA_vect)
{
    2ec8:	1f 92       	push	r1
    2eca:	0f 92       	push	r0
    2ecc:	0f b6       	in	r0, 0x3f	; 63
    2ece:	0f 92       	push	r0
    2ed0:	11 24       	eor	r1, r1
    2ed2:	2f 93       	push	r18
    2ed4:	3f 93       	push	r19
    2ed6:	4f 93       	push	r20
    2ed8:	5f 93       	push	r21
    2eda:	6f 93       	push	r22
    2edc:	7f 93       	push	r23
    2ede:	8f 93       	push	r24
    2ee0:	9f 93       	push	r25
    2ee2:	af 93       	push	r26
    2ee4:	bf 93       	push	r27
    2ee6:	ef 93       	push	r30
    2ee8:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER1OUTCOMPAREA_INT])
    2eea:	80 91 ca 03 	lds	r24, 0x03CA
    2eee:	90 91 cb 03 	lds	r25, 0x03CB
    2ef2:	89 2b       	or	r24, r25
    2ef4:	29 f0       	breq	.+10     	; 0x2f00 <__vector_13+0x38>
		TimerIntFunc[TIMER1OUTCOMPAREA_INT]();
    2ef6:	e0 91 ca 03 	lds	r30, 0x03CA
    2efa:	f0 91 cb 03 	lds	r31, 0x03CB
    2efe:	09 95       	icall
}
    2f00:	ff 91       	pop	r31
    2f02:	ef 91       	pop	r30
    2f04:	bf 91       	pop	r27
    2f06:	af 91       	pop	r26
    2f08:	9f 91       	pop	r25
    2f0a:	8f 91       	pop	r24
    2f0c:	7f 91       	pop	r23
    2f0e:	6f 91       	pop	r22
    2f10:	5f 91       	pop	r21
    2f12:	4f 91       	pop	r20
    2f14:	3f 91       	pop	r19
    2f16:	2f 91       	pop	r18
    2f18:	0f 90       	pop	r0
    2f1a:	0f be       	out	0x3f, r0	; 63
    2f1c:	0f 90       	pop	r0
    2f1e:	1f 90       	pop	r1
    2f20:	18 95       	reti

00002f22 <__vector_14>:

//! Interrupt handler for OutputCompare1B match (OC1B) interrupt
TIMER_INTERRUPT_HANDLER(TIMER1_COMPB_vect)
{
    2f22:	1f 92       	push	r1
    2f24:	0f 92       	push	r0
    2f26:	0f b6       	in	r0, 0x3f	; 63
    2f28:	0f 92       	push	r0
    2f2a:	11 24       	eor	r1, r1
    2f2c:	2f 93       	push	r18
    2f2e:	3f 93       	push	r19
    2f30:	4f 93       	push	r20
    2f32:	5f 93       	push	r21
    2f34:	6f 93       	push	r22
    2f36:	7f 93       	push	r23
    2f38:	8f 93       	push	r24
    2f3a:	9f 93       	push	r25
    2f3c:	af 93       	push	r26
    2f3e:	bf 93       	push	r27
    2f40:	ef 93       	push	r30
    2f42:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER1OUTCOMPAREB_INT])
    2f44:	80 91 cc 03 	lds	r24, 0x03CC
    2f48:	90 91 cd 03 	lds	r25, 0x03CD
    2f4c:	89 2b       	or	r24, r25
    2f4e:	29 f0       	breq	.+10     	; 0x2f5a <__vector_14+0x38>
		TimerIntFunc[TIMER1OUTCOMPAREB_INT]();
    2f50:	e0 91 cc 03 	lds	r30, 0x03CC
    2f54:	f0 91 cd 03 	lds	r31, 0x03CD
    2f58:	09 95       	icall
}
    2f5a:	ff 91       	pop	r31
    2f5c:	ef 91       	pop	r30
    2f5e:	bf 91       	pop	r27
    2f60:	af 91       	pop	r26
    2f62:	9f 91       	pop	r25
    2f64:	8f 91       	pop	r24
    2f66:	7f 91       	pop	r23
    2f68:	6f 91       	pop	r22
    2f6a:	5f 91       	pop	r21
    2f6c:	4f 91       	pop	r20
    2f6e:	3f 91       	pop	r19
    2f70:	2f 91       	pop	r18
    2f72:	0f 90       	pop	r0
    2f74:	0f be       	out	0x3f, r0	; 63
    2f76:	0f 90       	pop	r0
    2f78:	1f 90       	pop	r1
    2f7a:	18 95       	reti

00002f7c <__vector_12>:

//! Interrupt handler for InputCapture1 (IC1) interrupt
TIMER_INTERRUPT_HANDLER(TIMER1_CAPT_vect)
{
    2f7c:	1f 92       	push	r1
    2f7e:	0f 92       	push	r0
    2f80:	0f b6       	in	r0, 0x3f	; 63
    2f82:	0f 92       	push	r0
    2f84:	11 24       	eor	r1, r1
    2f86:	2f 93       	push	r18
    2f88:	3f 93       	push	r19
    2f8a:	4f 93       	push	r20
    2f8c:	5f 93       	push	r21
    2f8e:	6f 93       	push	r22
    2f90:	7f 93       	push	r23
    2f92:	8f 93       	push	r24
    2f94:	9f 93       	push	r25
    2f96:	af 93       	push	r26
    2f98:	bf 93       	push	r27
    2f9a:	ef 93       	push	r30
    2f9c:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER1INPUTCAPTURE_INT])
    2f9e:	80 91 ce 03 	lds	r24, 0x03CE
    2fa2:	90 91 cf 03 	lds	r25, 0x03CF
    2fa6:	89 2b       	or	r24, r25
    2fa8:	29 f0       	breq	.+10     	; 0x2fb4 <__vector_12+0x38>
		TimerIntFunc[TIMER1INPUTCAPTURE_INT]();
    2faa:	e0 91 ce 03 	lds	r30, 0x03CE
    2fae:	f0 91 cf 03 	lds	r31, 0x03CF
    2fb2:	09 95       	icall
}
    2fb4:	ff 91       	pop	r31
    2fb6:	ef 91       	pop	r30
    2fb8:	bf 91       	pop	r27
    2fba:	af 91       	pop	r26
    2fbc:	9f 91       	pop	r25
    2fbe:	8f 91       	pop	r24
    2fc0:	7f 91       	pop	r23
    2fc2:	6f 91       	pop	r22
    2fc4:	5f 91       	pop	r21
    2fc6:	4f 91       	pop	r20
    2fc8:	3f 91       	pop	r19
    2fca:	2f 91       	pop	r18
    2fcc:	0f 90       	pop	r0
    2fce:	0f be       	out	0x3f, r0	; 63
    2fd0:	0f 90       	pop	r0
    2fd2:	1f 90       	pop	r1
    2fd4:	18 95       	reti

00002fd6 <__vector_9>:

//! Interrupt handler for OutputCompare2 match (OC2) interrupt
TIMER_INTERRUPT_HANDLER(TIMER2_COMPA_vect)
{
    2fd6:	1f 92       	push	r1
    2fd8:	0f 92       	push	r0
    2fda:	0f b6       	in	r0, 0x3f	; 63
    2fdc:	0f 92       	push	r0
    2fde:	11 24       	eor	r1, r1
    2fe0:	2f 93       	push	r18
    2fe2:	3f 93       	push	r19
    2fe4:	4f 93       	push	r20
    2fe6:	5f 93       	push	r21
    2fe8:	6f 93       	push	r22
    2fea:	7f 93       	push	r23
    2fec:	8f 93       	push	r24
    2fee:	9f 93       	push	r25
    2ff0:	af 93       	push	r26
    2ff2:	bf 93       	push	r27
    2ff4:	ef 93       	push	r30
    2ff6:	ff 93       	push	r31
	// if a user function is defined, execute it
	if(TimerIntFunc[TIMER2OUTCOMPARE_INT]){
    2ff8:	80 91 d2 03 	lds	r24, 0x03D2
    2ffc:	90 91 d3 03 	lds	r25, 0x03D3
    3000:	89 2b       	or	r24, r25
    3002:	29 f0       	breq	.+10     	; 0x300e <__vector_9+0x38>
		//ledControl(LED3, LED_ON);
		TimerIntFunc[TIMER2OUTCOMPARE_INT]();
    3004:	e0 91 d2 03 	lds	r30, 0x03D2
    3008:	f0 91 d3 03 	lds	r31, 0x03D3
    300c:	09 95       	icall
	}

}
    300e:	ff 91       	pop	r31
    3010:	ef 91       	pop	r30
    3012:	bf 91       	pop	r27
    3014:	af 91       	pop	r26
    3016:	9f 91       	pop	r25
    3018:	8f 91       	pop	r24
    301a:	7f 91       	pop	r23
    301c:	6f 91       	pop	r22
    301e:	5f 91       	pop	r21
    3020:	4f 91       	pop	r20
    3022:	3f 91       	pop	r19
    3024:	2f 91       	pop	r18
    3026:	0f 90       	pop	r0
    3028:	0f be       	out	0x3f, r0	; 63
    302a:	0f 90       	pop	r0
    302c:	1f 90       	pop	r1
    302e:	18 95       	reti

00003030 <uartSetRxHandler>:
}

void uartSetRxHandler(u08 nUart, void (*rx_func)(unsigned char c))
{
	// make sure the uart number is within bounds
	if(nUart < 2)
    3030:	82 30       	cpi	r24, 0x02	; 2
    3032:	40 f4       	brcc	.+16     	; 0x3044 <uartSetRxHandler+0x14>
	{
		// set the receive interrupt to run the supplied user function
		UartRxFunc[nUart] = rx_func;
    3034:	e8 2f       	mov	r30, r24
    3036:	f0 e0       	ldi	r31, 0x00	; 0
    3038:	ee 0f       	add	r30, r30
    303a:	ff 1f       	adc	r31, r31
    303c:	ed 54       	subi	r30, 0x4D	; 77
    303e:	fa 4f       	sbci	r31, 0xFA	; 250
    3040:	71 83       	std	Z+1, r23	; 0x01
    3042:	60 83       	st	Z, r22
    3044:	08 95       	ret

00003046 <uartSetBaudRate>:
	}
}

void uartSetBaudRate(u08 nUart, u32 baudrate)
{
    3046:	1f 93       	push	r17
    3048:	18 2f       	mov	r17, r24
    304a:	9a 01       	movw	r18, r20
    304c:	ab 01       	movw	r20, r22
	// calculate division factor for requested baud rate, and set it
	// U2Xn = 0
	//u16 bauddiv = ((F_CPU+(baudrate*8L))/(baudrate*16L)-1);
	u16 bauddiv = (F_CPU/(baudrate*16L))-1;
    304e:	94 e0       	ldi	r25, 0x04	; 4
    3050:	22 0f       	add	r18, r18
    3052:	33 1f       	adc	r19, r19
    3054:	44 1f       	adc	r20, r20
    3056:	55 1f       	adc	r21, r21
    3058:	9a 95       	dec	r25
    305a:	d1 f7       	brne	.-12     	; 0x3050 <uartSetBaudRate+0xa>
    305c:	60 e0       	ldi	r22, 0x00	; 0
    305e:	70 e4       	ldi	r23, 0x40	; 64
    3060:	88 e3       	ldi	r24, 0x38	; 56
    3062:	90 e0       	ldi	r25, 0x00	; 0
    3064:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3068:	21 50       	subi	r18, 0x01	; 1
    306a:	30 40       	sbci	r19, 0x00	; 0
	if(nUart)
    306c:	11 23       	and	r17, r17
    306e:	29 f0       	breq	.+10     	; 0x307a <uartSetBaudRate+0x34>
	{
		outb(UBRR1L, bauddiv);
    3070:	20 93 cc 00 	sts	0x00CC, r18
		#ifdef UBRR1H
		outb(UBRR1H, bauddiv>>8);
    3074:	30 93 cd 00 	sts	0x00CD, r19
    3078:	04 c0       	rjmp	.+8      	; 0x3082 <uartSetBaudRate+0x3c>
		#endif
	}
	else
	{
		outb(UBRR0L, bauddiv);
    307a:	20 93 c4 00 	sts	0x00C4, r18
		#ifdef UBRR0H
		outb(UBRR0H, bauddiv>>8);
    307e:	30 93 c5 00 	sts	0x00C5, r19
		#endif
	}
}
    3082:	1f 91       	pop	r17
    3084:	08 95       	ret

00003086 <uartGetRxBuffer>:

cBuffer* uartGetRxBuffer(u08 nUart)
{
    3086:	28 2f       	mov	r18, r24
    3088:	30 e0       	ldi	r19, 0x00	; 0
    308a:	43 e0       	ldi	r20, 0x03	; 3
    308c:	22 0f       	add	r18, r18
    308e:	33 1f       	adc	r19, r19
    3090:	4a 95       	dec	r20
    3092:	e1 f7       	brne	.-8      	; 0x308c <uartGetRxBuffer+0x6>
    3094:	22 5a       	subi	r18, 0xA2	; 162
    3096:	39 4f       	sbci	r19, 0xF9	; 249
	// return rx buffer pointer
	return &uartRxBuffer[nUart];
}
    3098:	c9 01       	movw	r24, r18
    309a:	08 95       	ret

0000309c <uartGetTxBuffer>:

cBuffer* uartGetTxBuffer(u08 nUart)
{
    309c:	28 2f       	mov	r18, r24
    309e:	30 e0       	ldi	r19, 0x00	; 0
    30a0:	53 e0       	ldi	r21, 0x03	; 3
    30a2:	22 0f       	add	r18, r18
    30a4:	33 1f       	adc	r19, r19
    30a6:	5a 95       	dec	r21
    30a8:	e1 f7       	brne	.-8      	; 0x30a2 <uartGetTxBuffer+0x6>
    30aa:	20 59       	subi	r18, 0x90	; 144
    30ac:	39 4f       	sbci	r19, 0xF9	; 249
	// return tx buffer pointer
	return &uartTxBuffer[nUart];
}
    30ae:	c9 01       	movw	r24, r18
    30b0:	08 95       	ret

000030b2 <uartSendByte>:

void uartSendByte(u08 nUart, u08 txData)
{
    30b2:	98 2f       	mov	r25, r24
	// wait for the transmitter to be ready
	while(!uartReadyTx[nUart]);
    30b4:	e8 2f       	mov	r30, r24
    30b6:	f0 e0       	ldi	r31, 0x00	; 0
    30b8:	df 01       	movw	r26, r30
    30ba:	a4 5a       	subi	r26, 0xA4	; 164
    30bc:	b9 4f       	sbci	r27, 0xF9	; 249
    30be:	8c 91       	ld	r24, X
    30c0:	88 23       	and	r24, r24
    30c2:	e9 f3       	breq	.-6      	; 0x30be <uartSendByte+0xc>
	// send byte
	if(nUart)
    30c4:	99 23       	and	r25, r25
    30c6:	39 f0       	breq	.+14     	; 0x30d6 <uartSendByte+0x24>
	{
		while(!(UCSR1A & (1<<UDRE1)));
    30c8:	80 91 c8 00 	lds	r24, 0x00C8
    30cc:	85 ff       	sbrs	r24, 5
    30ce:	fc cf       	rjmp	.-8      	; 0x30c8 <uartSendByte+0x16>
		outb(UDR1, txData);
    30d0:	60 93 ce 00 	sts	0x00CE, r22
    30d4:	06 c0       	rjmp	.+12     	; 0x30e2 <uartSendByte+0x30>
	}
	else
	{
		while(!(UCSR0A & (1<<UDRE0)));
    30d6:	80 91 c0 00 	lds	r24, 0x00C0
    30da:	85 ff       	sbrs	r24, 5
    30dc:	fc cf       	rjmp	.-8      	; 0x30d6 <uartSendByte+0x24>
		outb(UDR0, txData);
    30de:	60 93 c6 00 	sts	0x00C6, r22
	}
	// set ready state to FALSE
	uartReadyTx[nUart] = FALSE;
    30e2:	e4 5a       	subi	r30, 0xA4	; 164
    30e4:	f9 4f       	sbci	r31, 0xF9	; 249
    30e6:	10 82       	st	Z, r1
}
    30e8:	08 95       	ret

000030ea <uart0SendByte>:

void uart0SendByte(u08 data)
{
    30ea:	68 2f       	mov	r22, r24
	// send byte on UART0
	uartSendByte(0, data);
    30ec:	80 e0       	ldi	r24, 0x00	; 0
    30ee:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
}
    30f2:	08 95       	ret

000030f4 <uart1SendByte>:

void uart1SendByte(u08 data)
{
    30f4:	68 2f       	mov	r22, r24
	// send byte on UART1
	uartSendByte(1, data);
    30f6:	81 e0       	ldi	r24, 0x01	; 1
    30f8:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
}
    30fc:	08 95       	ret

000030fe <uartReceiveBufferIsEmpty>:
	// flush all data from receive buffer
	bufferFlush(&uartRxBuffer[nUart]);
}

u08 uartReceiveBufferIsEmpty(u08 nUart)
{
    30fe:	20 e0       	ldi	r18, 0x00	; 0
    3100:	e8 2f       	mov	r30, r24
    3102:	f0 e0       	ldi	r31, 0x00	; 0
    3104:	63 e0       	ldi	r22, 0x03	; 3
    3106:	ee 0f       	add	r30, r30
    3108:	ff 1f       	adc	r31, r31
    310a:	6a 95       	dec	r22
    310c:	e1 f7       	brne	.-8      	; 0x3106 <uartReceiveBufferIsEmpty+0x8>
    310e:	ee 59       	subi	r30, 0x9E	; 158
    3110:	f9 4f       	sbci	r31, 0xF9	; 249
    3112:	80 81       	ld	r24, Z
    3114:	91 81       	ldd	r25, Z+1	; 0x01
    3116:	89 2b       	or	r24, r25
    3118:	09 f4       	brne	.+2      	; 0x311c <uartReceiveBufferIsEmpty+0x1e>
    311a:	21 e0       	ldi	r18, 0x01	; 1
	
	if(uartRxBuffer[nUart].datalength == 0) return 1;
	
	return 0;
}
    311c:	82 2f       	mov	r24, r18
    311e:	08 95       	ret

00003120 <uartSendStr>:
		return FALSE;
	}
}

void uartSendStr(uint8_t nUart, char *pStr)
{
    3120:	1f 93       	push	r17
    3122:	cf 93       	push	r28
    3124:	df 93       	push	r29
    3126:	18 2f       	mov	r17, r24
    3128:	eb 01       	movw	r28, r22
    312a:	04 c0       	rjmp	.+8      	; 0x3134 <uartSendStr+0x14>
	while(*pStr){
		uartSendByte(nUart, *pStr++);
    312c:	21 96       	adiw	r28, 0x01	; 1
    312e:	81 2f       	mov	r24, r17
    3130:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
	}
}

void uartSendStr(uint8_t nUart, char *pStr)
{
	while(*pStr){
    3134:	68 81       	ld	r22, Y
    3136:	66 23       	and	r22, r22
    3138:	c9 f7       	brne	.-14     	; 0x312c <uartSendStr+0xc>
		uartSendByte(nUart, *pStr++);
	}
}
    313a:	df 91       	pop	r29
    313c:	cf 91       	pop	r28
    313e:	1f 91       	pop	r17
    3140:	08 95       	ret

00003142 <uartReceiveService>:
	}
}

// UART Receive Complete Interrupt Function
void uartReceiveService(u08 nUart)
{
    3142:	cf 93       	push	r28
    3144:	df 93       	push	r29
	u08 c;
	// get received char
	if(nUart)
    3146:	88 23       	and	r24, r24
    3148:	19 f0       	breq	.+6      	; 0x3150 <uartReceiveService+0xe>
		c = inb(UDR1);
    314a:	60 91 ce 00 	lds	r22, 0x00CE
    314e:	02 c0       	rjmp	.+4      	; 0x3154 <uartReceiveService+0x12>
	else
		c = inb(UDR0);
    3150:	60 91 c6 00 	lds	r22, 0x00C6

	// if there's a user function to handle this receive event
	if(UartRxFunc[nUart])
    3154:	28 2f       	mov	r18, r24
    3156:	30 e0       	ldi	r19, 0x00	; 0
    3158:	e9 01       	movw	r28, r18
    315a:	cc 0f       	add	r28, r28
    315c:	dd 1f       	adc	r29, r29
    315e:	fe 01       	movw	r30, r28
    3160:	ed 54       	subi	r30, 0x4D	; 77
    3162:	fa 4f       	sbci	r31, 0xFA	; 250
    3164:	80 81       	ld	r24, Z
    3166:	91 81       	ldd	r25, Z+1	; 0x01
    3168:	89 2b       	or	r24, r25
    316a:	31 f0       	breq	.+12     	; 0x3178 <uartReceiveService+0x36>
	{
		// call it and pass the received data
		UartRxFunc[nUart](c);
    316c:	01 90       	ld	r0, Z+
    316e:	f0 81       	ld	r31, Z
    3170:	e0 2d       	mov	r30, r0
    3172:	86 2f       	mov	r24, r22
    3174:	09 95       	icall
    3176:	14 c0       	rjmp	.+40     	; 0x31a0 <uartReceiveService+0x5e>
	else
	{
		// otherwise do default processing
		// put received char in buffer
		// check if there's space
		if( !bufferAddToEnd(&uartRxBuffer[nUart], c) )
    3178:	73 e0       	ldi	r23, 0x03	; 3
    317a:	22 0f       	add	r18, r18
    317c:	33 1f       	adc	r19, r19
    317e:	7a 95       	dec	r23
    3180:	e1 f7       	brne	.-8      	; 0x317a <uartReceiveService+0x38>
    3182:	c9 01       	movw	r24, r18
    3184:	82 5a       	subi	r24, 0xA2	; 162
    3186:	99 4f       	sbci	r25, 0xF9	; 249
    3188:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <bufferAddToEnd>
    318c:	88 23       	and	r24, r24
    318e:	41 f4       	brne	.+16     	; 0x31a0 <uartReceiveService+0x5e>
		{
			// no space in buffer
			// count overflow
			uartRxOverflow[nUart]++;
    3190:	fe 01       	movw	r30, r28
    3192:	e0 58       	subi	r30, 0x80	; 128
    3194:	f9 4f       	sbci	r31, 0xF9	; 249
    3196:	80 81       	ld	r24, Z
    3198:	91 81       	ldd	r25, Z+1	; 0x01
    319a:	01 96       	adiw	r24, 0x01	; 1
    319c:	91 83       	std	Z+1, r25	; 0x01
    319e:	80 83       	st	Z, r24
		}
	}
}
    31a0:	df 91       	pop	r29
    31a2:	cf 91       	pop	r28
    31a4:	08 95       	ret

000031a6 <__vector_28>:
	// service UART0 receive interrupt
	uartReceiveService(0);
}

UART_INTERRUPT_HANDLER(USART1_RX_vect)      
{
    31a6:	1f 92       	push	r1
    31a8:	0f 92       	push	r0
    31aa:	0f b6       	in	r0, 0x3f	; 63
    31ac:	0f 92       	push	r0
    31ae:	11 24       	eor	r1, r1
    31b0:	2f 93       	push	r18
    31b2:	3f 93       	push	r19
    31b4:	4f 93       	push	r20
    31b6:	5f 93       	push	r21
    31b8:	6f 93       	push	r22
    31ba:	7f 93       	push	r23
    31bc:	8f 93       	push	r24
    31be:	9f 93       	push	r25
    31c0:	af 93       	push	r26
    31c2:	bf 93       	push	r27
    31c4:	ef 93       	push	r30
    31c6:	ff 93       	push	r31
	// service UART1 receive interrupt
	uartReceiveService(1);
    31c8:	81 e0       	ldi	r24, 0x01	; 1
    31ca:	0e 94 a1 18 	call	0x3142	; 0x3142 <uartReceiveService>

}
    31ce:	ff 91       	pop	r31
    31d0:	ef 91       	pop	r30
    31d2:	bf 91       	pop	r27
    31d4:	af 91       	pop	r26
    31d6:	9f 91       	pop	r25
    31d8:	8f 91       	pop	r24
    31da:	7f 91       	pop	r23
    31dc:	6f 91       	pop	r22
    31de:	5f 91       	pop	r21
    31e0:	4f 91       	pop	r20
    31e2:	3f 91       	pop	r19
    31e4:	2f 91       	pop	r18
    31e6:	0f 90       	pop	r0
    31e8:	0f be       	out	0x3f, r0	; 63
    31ea:	0f 90       	pop	r0
    31ec:	1f 90       	pop	r1
    31ee:	18 95       	reti

000031f0 <__vector_20>:
	// service UART1 transmit interrupt
	uartTransmitService(1);
}

UART_INTERRUPT_HANDLER(USART0_RX_vect)      
{
    31f0:	1f 92       	push	r1
    31f2:	0f 92       	push	r0
    31f4:	0f b6       	in	r0, 0x3f	; 63
    31f6:	0f 92       	push	r0
    31f8:	11 24       	eor	r1, r1
    31fa:	2f 93       	push	r18
    31fc:	3f 93       	push	r19
    31fe:	4f 93       	push	r20
    3200:	5f 93       	push	r21
    3202:	6f 93       	push	r22
    3204:	7f 93       	push	r23
    3206:	8f 93       	push	r24
    3208:	9f 93       	push	r25
    320a:	af 93       	push	r26
    320c:	bf 93       	push	r27
    320e:	ef 93       	push	r30
    3210:	ff 93       	push	r31
	// service UART0 receive interrupt
	uartReceiveService(0);
    3212:	80 e0       	ldi	r24, 0x00	; 0
    3214:	0e 94 a1 18 	call	0x3142	; 0x3142 <uartReceiveService>
}
    3218:	ff 91       	pop	r31
    321a:	ef 91       	pop	r30
    321c:	bf 91       	pop	r27
    321e:	af 91       	pop	r26
    3220:	9f 91       	pop	r25
    3222:	8f 91       	pop	r24
    3224:	7f 91       	pop	r23
    3226:	6f 91       	pop	r22
    3228:	5f 91       	pop	r21
    322a:	4f 91       	pop	r20
    322c:	3f 91       	pop	r19
    322e:	2f 91       	pop	r18
    3230:	0f 90       	pop	r0
    3232:	0f be       	out	0x3f, r0	; 63
    3234:	0f 90       	pop	r0
    3236:	1f 90       	pop	r1
    3238:	18 95       	reti

0000323a <uartAddToTxBuffer>:
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    323a:	90 e0       	ldi	r25, 0x00	; 0
    323c:	f3 e0       	ldi	r31, 0x03	; 3
    323e:	88 0f       	add	r24, r24
    3240:	99 1f       	adc	r25, r25
    3242:	fa 95       	dec	r31
    3244:	e1 f7       	brne	.-8      	; 0x323e <uartAddToTxBuffer+0x4>
    3246:	80 59       	subi	r24, 0x90	; 144
    3248:	99 4f       	sbci	r25, 0xF9	; 249
    324a:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <bufferAddToEnd>
}
    324e:	08 95       	ret

00003250 <uart1AddToTxBuffer>:
{
	uartAddToTxBuffer(0,data);
}

void uart1AddToTxBuffer(u08 data)
{
    3250:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    3252:	88 e7       	ldi	r24, 0x78	; 120
    3254:	96 e0       	ldi	r25, 0x06	; 6
    3256:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <bufferAddToEnd>
}

void uart1AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(1,data);
}
    325a:	08 95       	ret

0000325c <uart0AddToTxBuffer>:
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
}

void uart0AddToTxBuffer(u08 data)
{
    325c:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    325e:	80 e7       	ldi	r24, 0x70	; 112
    3260:	96 e0       	ldi	r25, 0x06	; 6
    3262:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <bufferAddToEnd>
}

void uart0AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(0,data);
}
    3266:	08 95       	ret

00003268 <uartTransmitService>:
	}
}

// UART Transmit Complete Interrupt Function
void uartTransmitService(u08 nUart)
{
    3268:	cf 93       	push	r28
    326a:	df 93       	push	r29
    326c:	28 2f       	mov	r18, r24
	// check if buffered tx is enabled
	if(uartBufferedTx[nUart])
    326e:	a8 2f       	mov	r26, r24
    3270:	b0 e0       	ldi	r27, 0x00	; 0
    3272:	ed 01       	movw	r28, r26
    3274:	c2 59       	subi	r28, 0x92	; 146
    3276:	d9 4f       	sbci	r29, 0xF9	; 249
    3278:	88 81       	ld	r24, Y
    327a:	88 23       	and	r24, r24
    327c:	e9 f0       	breq	.+58     	; 0x32b8 <uartTransmitService+0x50>
	{
		// check if there's data left in the buffer
		if(uartTxBuffer[nUart].datalength)
    327e:	fd 01       	movw	r30, r26
    3280:	83 e0       	ldi	r24, 0x03	; 3
    3282:	ee 0f       	add	r30, r30
    3284:	ff 1f       	adc	r31, r31
    3286:	8a 95       	dec	r24
    3288:	e1 f7       	brne	.-8      	; 0x3282 <uartTransmitService+0x1a>
    328a:	ec 58       	subi	r30, 0x8C	; 140
    328c:	f9 4f       	sbci	r31, 0xF9	; 249
    328e:	80 81       	ld	r24, Z
    3290:	91 81       	ldd	r25, Z+1	; 0x01
    3292:	89 2b       	or	r24, r25
    3294:	81 f0       	breq	.+32     	; 0x32b6 <uartTransmitService+0x4e>
		{
			// send byte from top of buffer
			if(nUart)
    3296:	22 23       	and	r18, r18
    3298:	39 f0       	breq	.+14     	; 0x32a8 <uartTransmitService+0x40>
				outb(UDR1,  bufferGetFromFront(&uartTxBuffer[1]) );
    329a:	88 e7       	ldi	r24, 0x78	; 120
    329c:	96 e0       	ldi	r25, 0x06	; 6
    329e:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
    32a2:	80 93 ce 00 	sts	0x00CE, r24
    32a6:	0c c0       	rjmp	.+24     	; 0x32c0 <uartTransmitService+0x58>
			else
				outb(UDR0,  bufferGetFromFront(&uartTxBuffer[0]) );
    32a8:	80 e7       	ldi	r24, 0x70	; 112
    32aa:	96 e0       	ldi	r25, 0x06	; 6
    32ac:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
    32b0:	80 93 c6 00 	sts	0x00C6, r24
    32b4:	05 c0       	rjmp	.+10     	; 0x32c0 <uartTransmitService+0x58>
		}
		else
		{
			//////////bufferFlush(&uartTxBuffer[nUart]);
			// no data left
			uartBufferedTx[nUart] = FALSE;
    32b6:	18 82       	st	Y, r1
	}
	else
	{
		// we're using single-byte tx mode
		// indicate transmit complete, back to ready
		uartReadyTx[nUart] = TRUE;
    32b8:	a4 5a       	subi	r26, 0xA4	; 164
    32ba:	b9 4f       	sbci	r27, 0xF9	; 249
    32bc:	8f ef       	ldi	r24, 0xFF	; 255
    32be:	8c 93       	st	X, r24
	}
}
    32c0:	df 91       	pop	r29
    32c2:	cf 91       	pop	r28
    32c4:	08 95       	ret

000032c6 <__vector_30>:
	// service UART0 transmit interrupt
	uartTransmitService(0);
}

UART_INTERRUPT_HANDLER(USART1_TX_vect)      
{
    32c6:	1f 92       	push	r1
    32c8:	0f 92       	push	r0
    32ca:	0f b6       	in	r0, 0x3f	; 63
    32cc:	0f 92       	push	r0
    32ce:	11 24       	eor	r1, r1
    32d0:	2f 93       	push	r18
    32d2:	3f 93       	push	r19
    32d4:	4f 93       	push	r20
    32d6:	5f 93       	push	r21
    32d8:	6f 93       	push	r22
    32da:	7f 93       	push	r23
    32dc:	8f 93       	push	r24
    32de:	9f 93       	push	r25
    32e0:	af 93       	push	r26
    32e2:	bf 93       	push	r27
    32e4:	ef 93       	push	r30
    32e6:	ff 93       	push	r31
	// service UART1 transmit interrupt
	uartTransmitService(1);
    32e8:	81 e0       	ldi	r24, 0x01	; 1
    32ea:	0e 94 34 19 	call	0x3268	; 0x3268 <uartTransmitService>
}
    32ee:	ff 91       	pop	r31
    32f0:	ef 91       	pop	r30
    32f2:	bf 91       	pop	r27
    32f4:	af 91       	pop	r26
    32f6:	9f 91       	pop	r25
    32f8:	8f 91       	pop	r24
    32fa:	7f 91       	pop	r23
    32fc:	6f 91       	pop	r22
    32fe:	5f 91       	pop	r21
    3300:	4f 91       	pop	r20
    3302:	3f 91       	pop	r19
    3304:	2f 91       	pop	r18
    3306:	0f 90       	pop	r0
    3308:	0f be       	out	0x3f, r0	; 63
    330a:	0f 90       	pop	r0
    330c:	1f 90       	pop	r1
    330e:	18 95       	reti

00003310 <__vector_22>:
		}
	}
}

UART_INTERRUPT_HANDLER(USART0_TX_vect)      
{
    3310:	1f 92       	push	r1
    3312:	0f 92       	push	r0
    3314:	0f b6       	in	r0, 0x3f	; 63
    3316:	0f 92       	push	r0
    3318:	11 24       	eor	r1, r1
    331a:	2f 93       	push	r18
    331c:	3f 93       	push	r19
    331e:	4f 93       	push	r20
    3320:	5f 93       	push	r21
    3322:	6f 93       	push	r22
    3324:	7f 93       	push	r23
    3326:	8f 93       	push	r24
    3328:	9f 93       	push	r25
    332a:	af 93       	push	r26
    332c:	bf 93       	push	r27
    332e:	ef 93       	push	r30
    3330:	ff 93       	push	r31
	// service UART0 transmit interrupt
	uartTransmitService(0);
    3332:	80 e0       	ldi	r24, 0x00	; 0
    3334:	0e 94 34 19 	call	0x3268	; 0x3268 <uartTransmitService>
}
    3338:	ff 91       	pop	r31
    333a:	ef 91       	pop	r30
    333c:	bf 91       	pop	r27
    333e:	af 91       	pop	r26
    3340:	9f 91       	pop	r25
    3342:	8f 91       	pop	r24
    3344:	7f 91       	pop	r23
    3346:	6f 91       	pop	r22
    3348:	5f 91       	pop	r21
    334a:	4f 91       	pop	r20
    334c:	3f 91       	pop	r19
    334e:	2f 91       	pop	r18
    3350:	0f 90       	pop	r0
    3352:	0f be       	out	0x3f, r0	; 63
    3354:	0f 90       	pop	r0
    3356:	1f 90       	pop	r1
    3358:	18 95       	reti

0000335a <uartSendBuffer>:
	// send the first byte to get things going by interrupts
	uartSendByte(nUart, bufferGetFromFront(&uartTxBuffer[nUart]));
}

u08 uartSendBuffer(u08 nUart, char *buffer, u16 nBytes)
{
    335a:	9f 92       	push	r9
    335c:	af 92       	push	r10
    335e:	bf 92       	push	r11
    3360:	cf 92       	push	r12
    3362:	df 92       	push	r13
    3364:	ef 92       	push	r14
    3366:	ff 92       	push	r15
    3368:	0f 93       	push	r16
    336a:	1f 93       	push	r17
    336c:	cf 93       	push	r28
    336e:	df 93       	push	r29
    3370:	98 2e       	mov	r9, r24
    3372:	5b 01       	movw	r10, r22
    3374:	6a 01       	movw	r12, r20
	register u08 first;
	register u16 i;

	while(!uartReadyTx[nUart]);
    3376:	08 2f       	mov	r16, r24
    3378:	10 e0       	ldi	r17, 0x00	; 0
    337a:	f8 01       	movw	r30, r16
    337c:	e4 5a       	subi	r30, 0xA4	; 164
    337e:	f9 4f       	sbci	r31, 0xF9	; 249
    3380:	80 81       	ld	r24, Z
    3382:	88 23       	and	r24, r24
    3384:	e9 f3       	breq	.-6      	; 0x3380 <uartSendBuffer+0x26>
	// check if there's space (and that we have any bytes to send at all)
	if( ( (uartTxBuffer[nUart].datalength + nBytes) < uartTxBuffer[nUart].size) && nBytes)
    3386:	f8 01       	movw	r30, r16
    3388:	53 e0       	ldi	r21, 0x03	; 3
    338a:	ee 0f       	add	r30, r30
    338c:	ff 1f       	adc	r31, r31
    338e:	5a 95       	dec	r21
    3390:	e1 f7       	brne	.-8      	; 0x338a <uartSendBuffer+0x30>
    3392:	ec 58       	subi	r30, 0x8C	; 140
    3394:	f9 4f       	sbci	r31, 0xF9	; 249
    3396:	20 81       	ld	r18, Z
    3398:	31 81       	ldd	r19, Z+1	; 0x01
    339a:	2c 0d       	add	r18, r12
    339c:	3d 1d       	adc	r19, r13
    339e:	f8 01       	movw	r30, r16
    33a0:	43 e0       	ldi	r20, 0x03	; 3
    33a2:	ee 0f       	add	r30, r30
    33a4:	ff 1f       	adc	r31, r31
    33a6:	4a 95       	dec	r20
    33a8:	e1 f7       	brne	.-8      	; 0x33a2 <uartSendBuffer+0x48>
    33aa:	ee 58       	subi	r30, 0x8E	; 142
    33ac:	f9 4f       	sbci	r31, 0xF9	; 249
    33ae:	80 81       	ld	r24, Z
    33b0:	91 81       	ldd	r25, Z+1	; 0x01
    33b2:	28 17       	cp	r18, r24
    33b4:	39 07       	cpc	r19, r25
    33b6:	40 f5       	brcc	.+80     	; 0x3408 <uartSendBuffer+0xae>
    33b8:	c1 14       	cp	r12, r1
    33ba:	d1 04       	cpc	r13, r1
    33bc:	29 f1       	breq	.+74     	; 0x3408 <uartSendBuffer+0xae>
		// first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes /*disable for reuben -1*/; i++)
		{
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer[nUart], *buffer++);
    33be:	78 01       	movw	r14, r16
    33c0:	93 e0       	ldi	r25, 0x03	; 3
    33c2:	ee 0c       	add	r14, r14
    33c4:	ff 1c       	adc	r15, r15
    33c6:	9a 95       	dec	r25
    33c8:	e1 f7       	brne	.-8      	; 0x33c2 <uartSendBuffer+0x68>
    33ca:	80 e7       	ldi	r24, 0x70	; 112
    33cc:	96 e0       	ldi	r25, 0x06	; 6
    33ce:	e8 0e       	add	r14, r24
    33d0:	f9 1e       	adc	r15, r25
    33d2:	c0 e0       	ldi	r28, 0x00	; 0
    33d4:	d0 e0       	ldi	r29, 0x00	; 0
    33d6:	07 c0       	rjmp	.+14     	; 0x33e6 <uartSendBuffer+0x8c>
    33d8:	f5 01       	movw	r30, r10
    33da:	61 91       	ld	r22, Z+
    33dc:	5f 01       	movw	r10, r30
    33de:	c7 01       	movw	r24, r14
    33e0:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <bufferAddToEnd>
	{
		// grab first character
		// disable for reuben
		// first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes /*disable for reuben -1*/; i++)
    33e4:	21 96       	adiw	r28, 0x01	; 1
    33e6:	cc 15       	cp	r28, r12
    33e8:	dd 05       	cpc	r29, r13
    33ea:	b0 f3       	brcs	.-20     	; 0x33d8 <uartSendBuffer+0x7e>
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer[nUart], *buffer++);
		}

		// send the first byte to get things going by interrupts
		uartBufferedTx[nUart] = TRUE;
    33ec:	02 59       	subi	r16, 0x92	; 146
    33ee:	19 4f       	sbci	r17, 0xF9	; 249
    33f0:	8f ef       	ldi	r24, 0xFF	; 255
    33f2:	f8 01       	movw	r30, r16
    33f4:	80 83       	st	Z, r24
		first = bufferGetFromFront(&uartTxBuffer[nUart]); /* add for reuben */
    33f6:	c7 01       	movw	r24, r14
    33f8:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
    33fc:	68 2f       	mov	r22, r24
		uartSendByte(nUart, first);
    33fe:	89 2d       	mov	r24, r9
    3400:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
    3404:	8f ef       	ldi	r24, 0xFF	; 255
    3406:	01 c0       	rjmp	.+2      	; 0x340a <uartSendBuffer+0xb0>
		// return success
		return TRUE;
    3408:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		// return failure
		return FALSE;
	}
}
    340a:	df 91       	pop	r29
    340c:	cf 91       	pop	r28
    340e:	1f 91       	pop	r17
    3410:	0f 91       	pop	r16
    3412:	ff 90       	pop	r15
    3414:	ef 90       	pop	r14
    3416:	df 90       	pop	r13
    3418:	cf 90       	pop	r12
    341a:	bf 90       	pop	r11
    341c:	af 90       	pop	r10
    341e:	9f 90       	pop	r9
    3420:	08 95       	ret

00003422 <uartSendTxBuffer>:
{
	uartAddToTxBuffer(1,data);
}

void uartSendTxBuffer(u08 nUart)
{
    3422:	1f 93       	push	r17
    3424:	18 2f       	mov	r17, r24
	// turn on buffered transmit
	uartBufferedTx[nUart] = TRUE;
    3426:	90 e0       	ldi	r25, 0x00	; 0
    3428:	fc 01       	movw	r30, r24
    342a:	e2 59       	subi	r30, 0x92	; 146
    342c:	f9 4f       	sbci	r31, 0xF9	; 249
    342e:	2f ef       	ldi	r18, 0xFF	; 255
    3430:	20 83       	st	Z, r18
	// send the first byte to get things going by interrupts
	uartSendByte(nUart, bufferGetFromFront(&uartTxBuffer[nUart]));
    3432:	63 e0       	ldi	r22, 0x03	; 3
    3434:	88 0f       	add	r24, r24
    3436:	99 1f       	adc	r25, r25
    3438:	6a 95       	dec	r22
    343a:	e1 f7       	brne	.-8      	; 0x3434 <uartSendTxBuffer+0x12>
    343c:	80 59       	subi	r24, 0x90	; 144
    343e:	99 4f       	sbci	r25, 0xF9	; 249
    3440:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
    3444:	68 2f       	mov	r22, r24
    3446:	81 2f       	mov	r24, r17
    3448:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
}
    344c:	1f 91       	pop	r17
    344e:	08 95       	ret

00003450 <uartReceiveByte>:
		return -1;
}


u08 uartReceiveByte(u08 nUart, u08* rxData)
{
    3450:	cf 93       	push	r28
    3452:	df 93       	push	r29
    3454:	eb 01       	movw	r28, r22
	// make sure we have a receive buffer
	if(uartRxBuffer[nUart].size)
    3456:	28 2f       	mov	r18, r24
    3458:	30 e0       	ldi	r19, 0x00	; 0
    345a:	f9 01       	movw	r30, r18
    345c:	b3 e0       	ldi	r27, 0x03	; 3
    345e:	ee 0f       	add	r30, r30
    3460:	ff 1f       	adc	r31, r31
    3462:	ba 95       	dec	r27
    3464:	e1 f7       	brne	.-8      	; 0x345e <uartReceiveByte+0xe>
    3466:	e0 5a       	subi	r30, 0xA0	; 160
    3468:	f9 4f       	sbci	r31, 0xF9	; 249
    346a:	80 81       	ld	r24, Z
    346c:	91 81       	ldd	r25, Z+1	; 0x01
    346e:	89 2b       	or	r24, r25
    3470:	c9 f0       	breq	.+50     	; 0x34a4 <uartReceiveByte+0x54>
	{
		// make sure we have data
		if(uartRxBuffer[nUart].datalength)
    3472:	f9 01       	movw	r30, r18
    3474:	a3 e0       	ldi	r26, 0x03	; 3
    3476:	ee 0f       	add	r30, r30
    3478:	ff 1f       	adc	r31, r31
    347a:	aa 95       	dec	r26
    347c:	e1 f7       	brne	.-8      	; 0x3476 <uartReceiveByte+0x26>
    347e:	ee 59       	subi	r30, 0x9E	; 158
    3480:	f9 4f       	sbci	r31, 0xF9	; 249
    3482:	80 81       	ld	r24, Z
    3484:	91 81       	ldd	r25, Z+1	; 0x01
    3486:	89 2b       	or	r24, r25
    3488:	69 f0       	breq	.+26     	; 0x34a4 <uartReceiveByte+0x54>
		{
			// get byte from beginning of buffer
			*rxData = bufferGetFromFront(&uartRxBuffer[nUart]);
    348a:	73 e0       	ldi	r23, 0x03	; 3
    348c:	22 0f       	add	r18, r18
    348e:	33 1f       	adc	r19, r19
    3490:	7a 95       	dec	r23
    3492:	e1 f7       	brne	.-8      	; 0x348c <uartReceiveByte+0x3c>
    3494:	c9 01       	movw	r24, r18
    3496:	82 5a       	subi	r24, 0xA2	; 162
    3498:	99 4f       	sbci	r25, 0xF9	; 249
    349a:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
    349e:	88 83       	st	Y, r24
    34a0:	8f ef       	ldi	r24, 0xFF	; 255
    34a2:	01 c0       	rjmp	.+2      	; 0x34a6 <uartReceiveByte+0x56>
			return TRUE;
    34a4:	80 e0       	ldi	r24, 0x00	; 0
		else
			return FALSE;			// no data
	}
	else
		return FALSE;				// no buffer
}
    34a6:	df 91       	pop	r29
    34a8:	cf 91       	pop	r28
    34aa:	08 95       	ret

000034ac <uart1GetByte>:
	else
		return -1;
}

int uart1GetByte(void)
{
    34ac:	df 93       	push	r29
    34ae:	cf 93       	push	r28
    34b0:	0f 92       	push	r0
    34b2:	cd b7       	in	r28, 0x3d	; 61
    34b4:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(1,&c))
    34b6:	81 e0       	ldi	r24, 0x01	; 1
    34b8:	be 01       	movw	r22, r28
    34ba:	6f 5f       	subi	r22, 0xFF	; 255
    34bc:	7f 4f       	sbci	r23, 0xFF	; 255
    34be:	0e 94 28 1a 	call	0x3450	; 0x3450 <uartReceiveByte>
    34c2:	88 23       	and	r24, r24
    34c4:	19 f4       	brne	.+6      	; 0x34cc <uart1GetByte+0x20>
    34c6:	2f ef       	ldi	r18, 0xFF	; 255
    34c8:	3f ef       	ldi	r19, 0xFF	; 255
    34ca:	03 c0       	rjmp	.+6      	; 0x34d2 <uart1GetByte+0x26>
		return c;
    34cc:	89 81       	ldd	r24, Y+1	; 0x01
    34ce:	28 2f       	mov	r18, r24
    34d0:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    34d2:	c9 01       	movw	r24, r18
    34d4:	0f 90       	pop	r0
    34d6:	cf 91       	pop	r28
    34d8:	df 91       	pop	r29
    34da:	08 95       	ret

000034dc <uart0GetByte>:
	// send byte on UART1
	uartSendByte(1, data);
}

int uart0GetByte(void)
{
    34dc:	df 93       	push	r29
    34de:	cf 93       	push	r28
    34e0:	0f 92       	push	r0
    34e2:	cd b7       	in	r28, 0x3d	; 61
    34e4:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(0,&c))
    34e6:	80 e0       	ldi	r24, 0x00	; 0
    34e8:	be 01       	movw	r22, r28
    34ea:	6f 5f       	subi	r22, 0xFF	; 255
    34ec:	7f 4f       	sbci	r23, 0xFF	; 255
    34ee:	0e 94 28 1a 	call	0x3450	; 0x3450 <uartReceiveByte>
    34f2:	88 23       	and	r24, r24
    34f4:	19 f4       	brne	.+6      	; 0x34fc <uart0GetByte+0x20>
    34f6:	2f ef       	ldi	r18, 0xFF	; 255
    34f8:	3f ef       	ldi	r19, 0xFF	; 255
    34fa:	03 c0       	rjmp	.+6      	; 0x3502 <uart0GetByte+0x26>
		return c;
    34fc:	89 81       	ldd	r24, Y+1	; 0x01
    34fe:	28 2f       	mov	r18, r24
    3500:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    3502:	c9 01       	movw	r24, r18
    3504:	0f 90       	pop	r0
    3506:	cf 91       	pop	r28
    3508:	df 91       	pop	r29
    350a:	08 95       	ret

0000350c <uartFlushReceiveBuffer>:
}

void uartFlushReceiveBuffer(u08 nUart)
{
	// flush all data from receive buffer
	bufferFlush(&uartRxBuffer[nUart]);
    350c:	90 e0       	ldi	r25, 0x00	; 0
    350e:	23 e0       	ldi	r18, 0x03	; 3
    3510:	88 0f       	add	r24, r24
    3512:	99 1f       	adc	r25, r25
    3514:	2a 95       	dec	r18
    3516:	e1 f7       	brne	.-8      	; 0x3510 <uartFlushReceiveBuffer+0x4>
    3518:	82 5a       	subi	r24, 0xA2	; 162
    351a:	99 4f       	sbci	r25, 0xF9	; 249
    351c:	0e 94 fc 0d 	call	0x1bf8	; 0x1bf8 <bufferFlush>
}
    3520:	08 95       	ret

00003522 <uart1InitBuffers>:

void uart1InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART1 buffers
		bufferInit(&uartRxBuffer[1], (u08*)uart1RxData, UART1_RX_BUFFER_SIZE);
    3522:	86 e6       	ldi	r24, 0x66	; 102
    3524:	96 e0       	ldi	r25, 0x06	; 6
    3526:	6d e1       	ldi	r22, 0x1D	; 29
    3528:	75 e0       	ldi	r23, 0x05	; 5
    352a:	42 e3       	ldi	r20, 0x32	; 50
    352c:	50 e0       	ldi	r21, 0x00	; 0
    352e:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <bufferInit>
		bufferInit(&uartTxBuffer[1], (u08*)uart1TxData, UART1_TX_BUFFER_SIZE);
    3532:	88 e7       	ldi	r24, 0x78	; 120
    3534:	96 e0       	ldi	r25, 0x06	; 6
    3536:	6f e4       	ldi	r22, 0x4F	; 79
    3538:	75 e0       	ldi	r23, 0x05	; 5
    353a:	44 e6       	ldi	r20, 0x64	; 100
    353c:	50 e0       	ldi	r21, 0x00	; 0
    353e:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <bufferInit>
	#else
		// initialize the UART1 buffers
		bufferInit(&uartRxBuffer[1], (u08*) UART1_RX_BUFFER_ADDR, UART1_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[1], (u08*) UART1_TX_BUFFER_ADDR, UART1_TX_BUFFER_SIZE);
	#endif
}
    3542:	08 95       	ret

00003544 <uart1Init>:
}

void uart1Init(void)
{
	// initialize the buffers
	uart1InitBuffers();
    3544:	0e 94 91 1a 	call	0x3522	; 0x3522 <uart1InitBuffers>
	// initialize user receive handlers
	UartRxFunc[1] = 0;
    3548:	10 92 b6 05 	sts	0x05B6, r1
    354c:	10 92 b5 05 	sts	0x05B5, r1
	// enable RxD/TxD and interrupts
	outb(UCSR1B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    3550:	88 ed       	ldi	r24, 0xD8	; 216
    3552:	80 93 c9 00 	sts	0x00C9, r24
	// set default baud rate
	uartSetBaudRate(1, UART1_DEFAULT_BAUD_RATE);
    3556:	81 e0       	ldi	r24, 0x01	; 1
    3558:	40 e0       	ldi	r20, 0x00	; 0
    355a:	5b e4       	ldi	r21, 0x4B	; 75
    355c:	60 e0       	ldi	r22, 0x00	; 0
    355e:	70 e0       	ldi	r23, 0x00	; 0
    3560:	0e 94 23 18 	call	0x3046	; 0x3046 <uartSetBaudRate>
	// initialize states
	uartReadyTx[1] = TRUE;
    3564:	8f ef       	ldi	r24, 0xFF	; 255
    3566:	80 93 5d 06 	sts	0x065D, r24
	uartBufferedTx[1] = FALSE;
    356a:	10 92 6f 06 	sts	0x066F, r1
	// clear overflow count
	uartRxOverflow[1] = 0;
    356e:	10 92 83 06 	sts	0x0683, r1
    3572:	10 92 82 06 	sts	0x0682, r1
	// enable interrupts
	sei();
    3576:	78 94       	sei
}
    3578:	08 95       	ret

0000357a <uart0InitBuffers>:

void uart0InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART0 buffers
		bufferInit(&uartRxBuffer[0], (u08*)uart0RxData, UART0_RX_BUFFER_SIZE);
    357a:	8e e5       	ldi	r24, 0x5E	; 94
    357c:	96 e0       	ldi	r25, 0x06	; 6
    357e:	66 ed       	ldi	r22, 0xD6	; 214
    3580:	73 e0       	ldi	r23, 0x03	; 3
    3582:	4f ef       	ldi	r20, 0xFF	; 255
    3584:	50 e0       	ldi	r21, 0x00	; 0
    3586:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <bufferInit>
		bufferInit(&uartTxBuffer[0], (u08*)uart0TxData, UART0_TX_BUFFER_SIZE);
    358a:	80 e7       	ldi	r24, 0x70	; 112
    358c:	96 e0       	ldi	r25, 0x06	; 6
    358e:	65 ed       	ldi	r22, 0xD5	; 213
    3590:	74 e0       	ldi	r23, 0x04	; 4
    3592:	48 e4       	ldi	r20, 0x48	; 72
    3594:	50 e0       	ldi	r21, 0x00	; 0
    3596:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <bufferInit>
	#else
		// initialize the UART0 buffers
		bufferInit(&uartRxBuffer[0], (u08*) UART0_RX_BUFFER_ADDR, UART0_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[0], (u08*) UART0_TX_BUFFER_ADDR, UART0_TX_BUFFER_SIZE);
	#endif
}
    359a:	08 95       	ret

0000359c <uart0Init>:
}

void uart0Init(void)
{
	// initialize the buffers
	uart0InitBuffers();
    359c:	0e 94 bd 1a 	call	0x357a	; 0x357a <uart0InitBuffers>
	// initialize user receive handlers
	UartRxFunc[0] = 0;
    35a0:	10 92 b4 05 	sts	0x05B4, r1
    35a4:	10 92 b3 05 	sts	0x05B3, r1
	// enable RxD/TxD and interrupts
	outb(UCSR0B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    35a8:	88 ed       	ldi	r24, 0xD8	; 216
    35aa:	80 93 c1 00 	sts	0x00C1, r24
	// set default baud rate
	uartSetBaudRate(0, UART0_DEFAULT_BAUD_RATE); 
    35ae:	80 e0       	ldi	r24, 0x00	; 0
    35b0:	40 e0       	ldi	r20, 0x00	; 0
    35b2:	5b e4       	ldi	r21, 0x4B	; 75
    35b4:	60 e0       	ldi	r22, 0x00	; 0
    35b6:	70 e0       	ldi	r23, 0x00	; 0
    35b8:	0e 94 23 18 	call	0x3046	; 0x3046 <uartSetBaudRate>
	// initialize states
	uartReadyTx[0] = TRUE;
    35bc:	8f ef       	ldi	r24, 0xFF	; 255
    35be:	80 93 5c 06 	sts	0x065C, r24
	uartBufferedTx[0] = FALSE;
    35c2:	10 92 6e 06 	sts	0x066E, r1
	// clear overflow count
	uartRxOverflow[0] = 0;
    35c6:	10 92 81 06 	sts	0x0681, r1
    35ca:	10 92 80 06 	sts	0x0680, r1
	// enable interrupts
	sei();
    35ce:	78 94       	sei
}
    35d0:	08 95       	ret

000035d2 <uartInit>:
volatile static voidFuncPtru08 UartRxFunc[2];

void uartInit(void)
{
	// initialize both uarts
	uart0Init();
    35d2:	0e 94 ce 1a 	call	0x359c	; 0x359c <uart0Init>
	uart1Init();
    35d6:	0e 94 a2 1a 	call	0x3544	; 0x3544 <uart1Init>
}
    35da:	08 95       	ret

000035dc <vt100SetCursorPos>:

	vt100OutputFunc(UART_PRINT, tmpBuf);
}

void vt100SetCursorPos(u08 line, u08 col)
{
    35dc:	0f 93       	push	r16
    35de:	1f 93       	push	r17
    35e0:	df 93       	push	r29
    35e2:	cf 93       	push	r28
    35e4:	cd b7       	in	r28, 0x3d	; 61
    35e6:	de b7       	in	r29, 0x3e	; 62
    35e8:	60 97       	sbiw	r28, 0x10	; 16
    35ea:	0f b6       	in	r0, 0x3f	; 63
    35ec:	f8 94       	cli
    35ee:	de bf       	out	0x3e, r29	; 62
    35f0:	0f be       	out	0x3f, r0	; 63
    35f2:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[16];

	sprintf_P(tmpBuf,PSTR("\x1B[%d;%dH") ,line, col);
    35f4:	2d b7       	in	r18, 0x3d	; 61
    35f6:	3e b7       	in	r19, 0x3e	; 62
    35f8:	28 50       	subi	r18, 0x08	; 8
    35fa:	30 40       	sbci	r19, 0x00	; 0
    35fc:	0f b6       	in	r0, 0x3f	; 63
    35fe:	f8 94       	cli
    3600:	3e bf       	out	0x3e, r19	; 62
    3602:	0f be       	out	0x3f, r0	; 63
    3604:	2d bf       	out	0x3d, r18	; 61
    3606:	ed b7       	in	r30, 0x3d	; 61
    3608:	fe b7       	in	r31, 0x3e	; 62
    360a:	31 96       	adiw	r30, 0x01	; 1
    360c:	8e 01       	movw	r16, r28
    360e:	0f 5f       	subi	r16, 0xFF	; 255
    3610:	1f 4f       	sbci	r17, 0xFF	; 255
    3612:	ad b7       	in	r26, 0x3d	; 61
    3614:	be b7       	in	r27, 0x3e	; 62
    3616:	12 96       	adiw	r26, 0x02	; 2
    3618:	1c 93       	st	X, r17
    361a:	0e 93       	st	-X, r16
    361c:	11 97       	sbiw	r26, 0x01	; 1
    361e:	29 eb       	ldi	r18, 0xB9	; 185
    3620:	30 e0       	ldi	r19, 0x00	; 0
    3622:	33 83       	std	Z+3, r19	; 0x03
    3624:	22 83       	std	Z+2, r18	; 0x02
    3626:	84 83       	std	Z+4, r24	; 0x04
    3628:	15 82       	std	Z+5, r1	; 0x05
    362a:	66 83       	std	Z+6, r22	; 0x06
    362c:	17 82       	std	Z+7, r1	; 0x07
    362e:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
	// ESC [ Pl ; Pc H
	vt100OutputFunc(UART_PRINT, tmpBuf);
    3632:	2d b7       	in	r18, 0x3d	; 61
    3634:	3e b7       	in	r19, 0x3e	; 62
    3636:	28 5f       	subi	r18, 0xF8	; 248
    3638:	3f 4f       	sbci	r19, 0xFF	; 255
    363a:	0f b6       	in	r0, 0x3f	; 63
    363c:	f8 94       	cli
    363e:	3e bf       	out	0x3e, r19	; 62
    3640:	0f be       	out	0x3f, r0	; 63
    3642:	2d bf       	out	0x3d, r18	; 61
    3644:	e0 91 b7 05 	lds	r30, 0x05B7
    3648:	f0 91 b8 05 	lds	r31, 0x05B8
    364c:	81 e0       	ldi	r24, 0x01	; 1
    364e:	b8 01       	movw	r22, r16
    3650:	09 95       	icall
}
    3652:	60 96       	adiw	r28, 0x10	; 16
    3654:	0f b6       	in	r0, 0x3f	; 63
    3656:	f8 94       	cli
    3658:	de bf       	out	0x3e, r29	; 62
    365a:	0f be       	out	0x3f, r0	; 63
    365c:	cd bf       	out	0x3d, r28	; 61
    365e:	cf 91       	pop	r28
    3660:	df 91       	pop	r29
    3662:	1f 91       	pop	r17
    3664:	0f 91       	pop	r16
    3666:	08 95       	ret

00003668 <vt100SetCursorMode>:
	// ESC [ Ps m
	vt100OutputFunc(UART_PRINT, tmpBuf);
}

void vt100SetCursorMode(u08 visible)
{
    3668:	df 93       	push	r29
    366a:	cf 93       	push	r28
    366c:	cd b7       	in	r28, 0x3d	; 61
    366e:	de b7       	in	r29, 0x3e	; 62
    3670:	60 97       	sbiw	r28, 0x10	; 16
    3672:	0f b6       	in	r0, 0x3f	; 63
    3674:	f8 94       	cli
    3676:	de bf       	out	0x3e, r29	; 62
    3678:	0f be       	out	0x3f, r0	; 63
    367a:	cd bf       	out	0x3d, r28	; 61
    367c:	9e 01       	movw	r18, r28
    367e:	2f 5f       	subi	r18, 0xFF	; 255
    3680:	3f 4f       	sbci	r19, 0xFF	; 255
	char tmpBuf[16];

	if(visible)
    3682:	88 23       	and	r24, r24
    3684:	49 f0       	breq	.+18     	; 0x3698 <vt100SetCursorMode+0x30>
		// ESC [ ? 25 h
		sprintf_P(tmpBuf,PSTR("\x1B[?25h"));
    3686:	00 d0       	rcall	.+0      	; 0x3688 <vt100SetCursorMode+0x20>
    3688:	00 d0       	rcall	.+0      	; 0x368a <vt100SetCursorMode+0x22>
    368a:	ed b7       	in	r30, 0x3d	; 61
    368c:	fe b7       	in	r31, 0x3e	; 62
    368e:	32 83       	std	Z+2, r19	; 0x02
    3690:	21 83       	std	Z+1, r18	; 0x01
    3692:	89 ec       	ldi	r24, 0xC9	; 201
    3694:	90 e0       	ldi	r25, 0x00	; 0
    3696:	08 c0       	rjmp	.+16     	; 0x36a8 <vt100SetCursorMode+0x40>
	else
		// ESC [ ? 25 l
		sprintf_P(tmpBuf,PSTR("\x1B[?25l"));
    3698:	00 d0       	rcall	.+0      	; 0x369a <vt100SetCursorMode+0x32>
    369a:	00 d0       	rcall	.+0      	; 0x369c <vt100SetCursorMode+0x34>
    369c:	ed b7       	in	r30, 0x3d	; 61
    369e:	fe b7       	in	r31, 0x3e	; 62
    36a0:	32 83       	std	Z+2, r19	; 0x02
    36a2:	21 83       	std	Z+1, r18	; 0x01
    36a4:	82 ec       	ldi	r24, 0xC2	; 194
    36a6:	90 e0       	ldi	r25, 0x00	; 0
    36a8:	94 83       	std	Z+4, r25	; 0x04
    36aa:	83 83       	std	Z+3, r24	; 0x03
    36ac:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    36b0:	0f 90       	pop	r0
    36b2:	0f 90       	pop	r0
    36b4:	0f 90       	pop	r0
    36b6:	0f 90       	pop	r0

	vt100OutputFunc(UART_PRINT, tmpBuf);
    36b8:	e0 91 b7 05 	lds	r30, 0x05B7
    36bc:	f0 91 b8 05 	lds	r31, 0x05B8
    36c0:	81 e0       	ldi	r24, 0x01	; 1
    36c2:	be 01       	movw	r22, r28
    36c4:	6f 5f       	subi	r22, 0xFF	; 255
    36c6:	7f 4f       	sbci	r23, 0xFF	; 255
    36c8:	09 95       	icall
}
    36ca:	60 96       	adiw	r28, 0x10	; 16
    36cc:	0f b6       	in	r0, 0x3f	; 63
    36ce:	f8 94       	cli
    36d0:	de bf       	out	0x3e, r29	; 62
    36d2:	0f be       	out	0x3f, r0	; 63
    36d4:	cd bf       	out	0x3d, r28	; 61
    36d6:	cf 91       	pop	r28
    36d8:	df 91       	pop	r29
    36da:	08 95       	ret

000036dc <vt100SetAttr>:
	sprintf_P(tmpBuf,PSTR("\x1B[2J"));
	vt100OutputFunc(UART_PRINT, tmpBuf);
}

void vt100SetAttr(u08 attr)
{
    36dc:	0f 93       	push	r16
    36de:	1f 93       	push	r17
    36e0:	df 93       	push	r29
    36e2:	cf 93       	push	r28
    36e4:	cd b7       	in	r28, 0x3d	; 61
    36e6:	de b7       	in	r29, 0x3e	; 62
    36e8:	60 97       	sbiw	r28, 0x10	; 16
    36ea:	0f b6       	in	r0, 0x3f	; 63
    36ec:	f8 94       	cli
    36ee:	de bf       	out	0x3e, r29	; 62
    36f0:	0f be       	out	0x3f, r0	; 63
    36f2:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[16];

	sprintf_P(tmpBuf, PSTR("\x1B[%dm"), attr);
    36f4:	00 d0       	rcall	.+0      	; 0x36f6 <vt100SetAttr+0x1a>
    36f6:	00 d0       	rcall	.+0      	; 0x36f8 <vt100SetAttr+0x1c>
    36f8:	00 d0       	rcall	.+0      	; 0x36fa <vt100SetAttr+0x1e>
    36fa:	ed b7       	in	r30, 0x3d	; 61
    36fc:	fe b7       	in	r31, 0x3e	; 62
    36fe:	31 96       	adiw	r30, 0x01	; 1
    3700:	8e 01       	movw	r16, r28
    3702:	0f 5f       	subi	r16, 0xFF	; 255
    3704:	1f 4f       	sbci	r17, 0xFF	; 255
    3706:	ad b7       	in	r26, 0x3d	; 61
    3708:	be b7       	in	r27, 0x3e	; 62
    370a:	12 96       	adiw	r26, 0x02	; 2
    370c:	1c 93       	st	X, r17
    370e:	0e 93       	st	-X, r16
    3710:	11 97       	sbiw	r26, 0x01	; 1
    3712:	20 ed       	ldi	r18, 0xD0	; 208
    3714:	30 e0       	ldi	r19, 0x00	; 0
    3716:	33 83       	std	Z+3, r19	; 0x03
    3718:	22 83       	std	Z+2, r18	; 0x02
    371a:	84 83       	std	Z+4, r24	; 0x04
    371c:	15 82       	std	Z+5, r1	; 0x05
    371e:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
	// ESC [ Ps m
	vt100OutputFunc(UART_PRINT, tmpBuf);
    3722:	8d b7       	in	r24, 0x3d	; 61
    3724:	9e b7       	in	r25, 0x3e	; 62
    3726:	06 96       	adiw	r24, 0x06	; 6
    3728:	0f b6       	in	r0, 0x3f	; 63
    372a:	f8 94       	cli
    372c:	9e bf       	out	0x3e, r25	; 62
    372e:	0f be       	out	0x3f, r0	; 63
    3730:	8d bf       	out	0x3d, r24	; 61
    3732:	e0 91 b7 05 	lds	r30, 0x05B7
    3736:	f0 91 b8 05 	lds	r31, 0x05B8
    373a:	81 e0       	ldi	r24, 0x01	; 1
    373c:	b8 01       	movw	r22, r16
    373e:	09 95       	icall
}
    3740:	60 96       	adiw	r28, 0x10	; 16
    3742:	0f b6       	in	r0, 0x3f	; 63
    3744:	f8 94       	cli
    3746:	de bf       	out	0x3e, r29	; 62
    3748:	0f be       	out	0x3f, r0	; 63
    374a:	cd bf       	out	0x3d, r28	; 61
    374c:	cf 91       	pop	r28
    374e:	df 91       	pop	r29
    3750:	1f 91       	pop	r17
    3752:	0f 91       	pop	r16
    3754:	08 95       	ret

00003756 <vt100ClearScreen>:
	sprintf_P(tmpBuf,PSTR("\x1B\x63"));
	vt100OutputFunc(UART_PRINT, tmpBuf);
}

void vt100ClearScreen(void)
{
    3756:	0f 93       	push	r16
    3758:	1f 93       	push	r17
    375a:	df 93       	push	r29
    375c:	cf 93       	push	r28
    375e:	cd b7       	in	r28, 0x3d	; 61
    3760:	de b7       	in	r29, 0x3e	; 62
    3762:	60 97       	sbiw	r28, 0x10	; 16
    3764:	0f b6       	in	r0, 0x3f	; 63
    3766:	f8 94       	cli
    3768:	de bf       	out	0x3e, r29	; 62
    376a:	0f be       	out	0x3f, r0	; 63
    376c:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[16];
	// ESC [ 2 J
	sprintf_P(tmpBuf,PSTR("\x1B[2J"));
    376e:	00 d0       	rcall	.+0      	; 0x3770 <vt100ClearScreen+0x1a>
    3770:	00 d0       	rcall	.+0      	; 0x3772 <vt100ClearScreen+0x1c>
    3772:	8e 01       	movw	r16, r28
    3774:	0f 5f       	subi	r16, 0xFF	; 255
    3776:	1f 4f       	sbci	r17, 0xFF	; 255
    3778:	ed b7       	in	r30, 0x3d	; 61
    377a:	fe b7       	in	r31, 0x3e	; 62
    377c:	12 83       	std	Z+2, r17	; 0x02
    377e:	01 83       	std	Z+1, r16	; 0x01
    3780:	86 ed       	ldi	r24, 0xD6	; 214
    3782:	90 e0       	ldi	r25, 0x00	; 0
    3784:	94 83       	std	Z+4, r25	; 0x04
    3786:	83 83       	std	Z+3, r24	; 0x03
    3788:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
	vt100OutputFunc(UART_PRINT, tmpBuf);
    378c:	0f 90       	pop	r0
    378e:	0f 90       	pop	r0
    3790:	0f 90       	pop	r0
    3792:	0f 90       	pop	r0
    3794:	e0 91 b7 05 	lds	r30, 0x05B7
    3798:	f0 91 b8 05 	lds	r31, 0x05B8
    379c:	81 e0       	ldi	r24, 0x01	; 1
    379e:	b8 01       	movw	r22, r16
    37a0:	09 95       	icall
}
    37a2:	60 96       	adiw	r28, 0x10	; 16
    37a4:	0f b6       	in	r0, 0x3f	; 63
    37a6:	f8 94       	cli
    37a8:	de bf       	out	0x3e, r29	; 62
    37aa:	0f be       	out	0x3f, r0	; 63
    37ac:	cd bf       	out	0x3d, r28	; 61
    37ae:	cf 91       	pop	r28
    37b0:	df 91       	pop	r29
    37b2:	1f 91       	pop	r17
    37b4:	0f 91       	pop	r16
    37b6:	08 95       	ret

000037b8 <vt100Init>:

// Global variables

// Functions
void vt100Init(void(*output_func)(unsigned char nUart, char *p))
{
    37b8:	0f 93       	push	r16
    37ba:	1f 93       	push	r17
    37bc:	df 93       	push	r29
    37be:	cf 93       	push	r28
    37c0:	cd b7       	in	r28, 0x3d	; 61
    37c2:	de b7       	in	r29, 0x3e	; 62
    37c4:	60 97       	sbiw	r28, 0x10	; 16
    37c6:	0f b6       	in	r0, 0x3f	; 63
    37c8:	f8 94       	cli
    37ca:	de bf       	out	0x3e, r29	; 62
    37cc:	0f be       	out	0x3f, r0	; 63
    37ce:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[16];

	vt100OutputFunc = output_func;
    37d0:	90 93 b8 05 	sts	0x05B8, r25
    37d4:	80 93 b7 05 	sts	0x05B7, r24
	// ESC c
	sprintf_P(tmpBuf,PSTR("\x1B\x63"));
    37d8:	00 d0       	rcall	.+0      	; 0x37da <vt100Init+0x22>
    37da:	00 d0       	rcall	.+0      	; 0x37dc <vt100Init+0x24>
    37dc:	8e 01       	movw	r16, r28
    37de:	0f 5f       	subi	r16, 0xFF	; 255
    37e0:	1f 4f       	sbci	r17, 0xFF	; 255
    37e2:	ed b7       	in	r30, 0x3d	; 61
    37e4:	fe b7       	in	r31, 0x3e	; 62
    37e6:	12 83       	std	Z+2, r17	; 0x02
    37e8:	01 83       	std	Z+1, r16	; 0x01
    37ea:	8b ed       	ldi	r24, 0xDB	; 219
    37ec:	90 e0       	ldi	r25, 0x00	; 0
    37ee:	94 83       	std	Z+4, r25	; 0x04
    37f0:	83 83       	std	Z+3, r24	; 0x03
    37f2:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
	vt100OutputFunc(UART_PRINT, tmpBuf);
    37f6:	0f 90       	pop	r0
    37f8:	0f 90       	pop	r0
    37fa:	0f 90       	pop	r0
    37fc:	0f 90       	pop	r0
    37fe:	e0 91 b7 05 	lds	r30, 0x05B7
    3802:	f0 91 b8 05 	lds	r31, 0x05B8
    3806:	81 e0       	ldi	r24, 0x01	; 1
    3808:	b8 01       	movw	r22, r16
    380a:	09 95       	icall
}
    380c:	60 96       	adiw	r28, 0x10	; 16
    380e:	0f b6       	in	r0, 0x3f	; 63
    3810:	f8 94       	cli
    3812:	de bf       	out	0x3e, r29	; 62
    3814:	0f be       	out	0x3f, r0	; 63
    3816:	cd bf       	out	0x3d, r28	; 61
    3818:	cf 91       	pop	r28
    381a:	df 91       	pop	r29
    381c:	1f 91       	pop	r17
    381e:	0f 91       	pop	r16
    3820:	08 95       	ret

00003822 <batteryReadVoltageMeasure>:
uint32_t batteryReadVoltageMeasure(void)
{
	uint32_t u32Calc;

	// adc value converted to milivolts.
	u32Calc = (uint32_t)measure_adcGetSampleChannel(BATT_VTG);
    3822:	81 e0       	ldi	r24, 0x01	; 1
    3824:	0e 94 35 23 	call	0x466a	; 0x466a <measure_adcGetSampleChannel>
    3828:	a0 e0       	ldi	r26, 0x00	; 0
    382a:	b0 e0       	ldi	r27, 0x00	; 0
	u32Calc *= 2560UL;	// reference voltage = 2560mV.
    382c:	bc 01       	movw	r22, r24
    382e:	cd 01       	movw	r24, r26
    3830:	20 e0       	ldi	r18, 0x00	; 0
    3832:	3a e0       	ldi	r19, 0x0A	; 10
    3834:	40 e0       	ldi	r20, 0x00	; 0
    3836:	50 e0       	ldi	r21, 0x00	; 0
    3838:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    383c:	9b 01       	movw	r18, r22
    383e:	ac 01       	movw	r20, r24
	u32Calc /= 1024UL;	// a2d full scale = 1024 = 10bits
    3840:	9a e0       	ldi	r25, 0x0A	; 10
    3842:	56 95       	lsr	r21
    3844:	47 95       	ror	r20
    3846:	37 95       	ror	r19
    3848:	27 95       	ror	r18
    384a:	9a 95       	dec	r25
    384c:	d1 f7       	brne	.-12     	; 0x3842 <batteryReadVoltageMeasure+0x20>
    384e:	22 0f       	add	r18, r18
    3850:	33 1f       	adc	r19, r19
    3852:	44 1f       	adc	r20, r20
    3854:	55 1f       	adc	r21, r21
	// network resistor: 100K+100K
	// Vi = Vo*2
	u32Calc *= 2u;

	return u32Calc;
}
    3856:	b9 01       	movw	r22, r18
    3858:	ca 01       	movw	r24, r20
    385a:	08 95       	ret

0000385c <batteryReadChargerMeasure>:

void batteryReadChargerMeasure(void)
{
    385c:	ef 92       	push	r14
    385e:	ff 92       	push	r15
    3860:	0f 93       	push	r16
    3862:	1f 93       	push	r17
    3864:	df 93       	push	r29
    3866:	cf 93       	push	r28
    3868:	cd b7       	in	r28, 0x3d	; 61
    386a:	de b7       	in	r29, 0x3e	; 62
    386c:	a0 97       	sbiw	r28, 0x20	; 32
    386e:	0f b6       	in	r0, 0x3f	; 63
    3870:	f8 94       	cli
    3872:	de bf       	out	0x3e, r29	; 62
    3874:	0f be       	out	0x3f, r0	; 63
    3876:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[32];
	unsigned short a2dValue;
	uint32_t u32Calc;

	// adc value converted to milivolts.
	a2dValue = measure_adcGetSampleChannel(ICHRG_MONITOR);
    3878:	80 e0       	ldi	r24, 0x00	; 0
    387a:	0e 94 35 23 	call	0x466a	; 0x466a <measure_adcGetSampleChannel>
	u32Calc = a2dValue*2560UL;	// reference voltage = 2560mV.
    387e:	a0 e0       	ldi	r26, 0x00	; 0
    3880:	b0 e0       	ldi	r27, 0x00	; 0
    3882:	bc 01       	movw	r22, r24
    3884:	cd 01       	movw	r24, r26
    3886:	20 e0       	ldi	r18, 0x00	; 0
    3888:	3a e0       	ldi	r19, 0x0A	; 10
    388a:	40 e0       	ldi	r20, 0x00	; 0
    388c:	50 e0       	ldi	r21, 0x00	; 0
    388e:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
	/*
	 * Ichg = (Hprog*Vprog)/Rprog
	 * Hprog = 988
	 * Rprog = 3010
	 */
	u32Calc = (u32Calc*H_PROG)/R_PROG;	// Charge Current Monitor
    3892:	2a e0       	ldi	r18, 0x0A	; 10
    3894:	96 95       	lsr	r25
    3896:	87 95       	ror	r24
    3898:	77 95       	ror	r23
    389a:	67 95       	ror	r22
    389c:	2a 95       	dec	r18
    389e:	d1 f7       	brne	.-12     	; 0x3894 <batteryReadChargerMeasure+0x38>
    38a0:	2c ed       	ldi	r18, 0xDC	; 220
    38a2:	33 e0       	ldi	r19, 0x03	; 3
    38a4:	40 e0       	ldi	r20, 0x00	; 0
    38a6:	50 e0       	ldi	r21, 0x00	; 0
    38a8:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>

	if(sprintf_P(tmpBuf, PSTR("Charge Current Monitor: %dmA."), u32Calc)) UART_DBG(tmpBuf);
    38ac:	2d b7       	in	r18, 0x3d	; 61
    38ae:	3e b7       	in	r19, 0x3e	; 62
    38b0:	28 50       	subi	r18, 0x08	; 8
    38b2:	30 40       	sbci	r19, 0x00	; 0
    38b4:	0f b6       	in	r0, 0x3f	; 63
    38b6:	f8 94       	cli
    38b8:	3e bf       	out	0x3e, r19	; 62
    38ba:	0f be       	out	0x3f, r0	; 63
    38bc:	2d bf       	out	0x3d, r18	; 61
    38be:	0d b7       	in	r16, 0x3d	; 61
    38c0:	1e b7       	in	r17, 0x3e	; 62
    38c2:	0f 5f       	subi	r16, 0xFF	; 255
    38c4:	1f 4f       	sbci	r17, 0xFF	; 255
    38c6:	7e 01       	movw	r14, r28
    38c8:	08 94       	sec
    38ca:	e1 1c       	adc	r14, r1
    38cc:	f1 1c       	adc	r15, r1
    38ce:	ed b7       	in	r30, 0x3d	; 61
    38d0:	fe b7       	in	r31, 0x3e	; 62
    38d2:	f2 82       	std	Z+2, r15	; 0x02
    38d4:	e1 82       	std	Z+1, r14	; 0x01
    38d6:	2e ed       	ldi	r18, 0xDE	; 222
    38d8:	30 e0       	ldi	r19, 0x00	; 0
    38da:	f8 01       	movw	r30, r16
    38dc:	33 83       	std	Z+3, r19	; 0x03
    38de:	22 83       	std	Z+2, r18	; 0x02
    38e0:	22 ec       	ldi	r18, 0xC2	; 194
    38e2:	3b e0       	ldi	r19, 0x0B	; 11
    38e4:	40 e0       	ldi	r20, 0x00	; 0
    38e6:	50 e0       	ldi	r21, 0x00	; 0
    38e8:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    38ec:	f8 01       	movw	r30, r16
    38ee:	24 83       	std	Z+4, r18	; 0x04
    38f0:	35 83       	std	Z+5, r19	; 0x05
    38f2:	46 83       	std	Z+6, r20	; 0x06
    38f4:	57 83       	std	Z+7, r21	; 0x07
    38f6:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    38fa:	2d b7       	in	r18, 0x3d	; 61
    38fc:	3e b7       	in	r19, 0x3e	; 62
    38fe:	28 5f       	subi	r18, 0xF8	; 248
    3900:	3f 4f       	sbci	r19, 0xFF	; 255
    3902:	0f b6       	in	r0, 0x3f	; 63
    3904:	f8 94       	cli
    3906:	3e bf       	out	0x3e, r19	; 62
    3908:	0f be       	out	0x3f, r0	; 63
    390a:	2d bf       	out	0x3d, r18	; 61
    390c:	89 2b       	or	r24, r25
    390e:	19 f0       	breq	.+6      	; 0x3916 <batteryReadChargerMeasure+0xba>
    3910:	c7 01       	movw	r24, r14
    3912:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
/*
	u32Calc = (u32Calc*100)/MAX_CHRG_CURRENT_200;	// Battery Charge Monitor Percent
	if(sprintf_P(tmpBuf, PSTR("Battery Charge: %d%%."), u32Calc)) UART_DBG(tmpBuf);*/

}
    3916:	a0 96       	adiw	r28, 0x20	; 32
    3918:	0f b6       	in	r0, 0x3f	; 63
    391a:	f8 94       	cli
    391c:	de bf       	out	0x3e, r29	; 62
    391e:	0f be       	out	0x3f, r0	; 63
    3920:	cd bf       	out	0x3d, r28	; 61
    3922:	cf 91       	pop	r28
    3924:	df 91       	pop	r29
    3926:	1f 91       	pop	r17
    3928:	0f 91       	pop	r16
    392a:	ff 90       	pop	r15
    392c:	ef 90       	pop	r14
    392e:	08 95       	ret

00003930 <batteryVoltage>:
 * 		1	Battery faulty
 * 		2	Low battery
 * 		3	Over voltage battery
 */
uint8_t batteryVoltage(void)
{
    3930:	af 92       	push	r10
    3932:	bf 92       	push	r11
    3934:	df 92       	push	r13
    3936:	ef 92       	push	r14
    3938:	ff 92       	push	r15
    393a:	0f 93       	push	r16
    393c:	1f 93       	push	r17
    393e:	df 93       	push	r29
    3940:	cf 93       	push	r28
    3942:	cd b7       	in	r28, 0x3d	; 61
    3944:	de b7       	in	r29, 0x3e	; 62
    3946:	a0 97       	sbiw	r28, 0x20	; 32
    3948:	0f b6       	in	r0, 0x3f	; 63
    394a:	f8 94       	cli
    394c:	de bf       	out	0x3e, r29	; 62
    394e:	0f be       	out	0x3f, r0	; 63
    3950:	cd bf       	out	0x3d, r28	; 61
	char tmpBuf[32];
	uint8_t	retError = 0;

	uint32_t u32BattValue;

	if(!(PINA & (1<<BATT_FAULT))){
    3952:	03 9b       	sbis	0x00, 3	; 0
    3954:	02 c0       	rjmp	.+4      	; 0x395a <batteryVoltage+0x2a>
    3956:	dd 24       	eor	r13, r13
    3958:	06 c0       	rjmp	.+12     	; 0x3966 <batteryVoltage+0x36>
		TXT_DBG("Battery Faulty!");
    395a:	84 e6       	ldi	r24, 0x64	; 100
    395c:	91 e0       	ldi	r25, 0x01	; 1
    395e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    3962:	dd 24       	eor	r13, r13
    3964:	d3 94       	inc	r13
		retError = 1;
	}

	if(!(PINA & (1<<BATT_CHRG))) TXT_DBG("Battery Charging!");
    3966:	02 99       	sbic	0x00, 2	; 0
    3968:	04 c0       	rjmp	.+8      	; 0x3972 <batteryVoltage+0x42>
    396a:	82 e5       	ldi	r24, 0x52	; 82
    396c:	91 e0       	ldi	r25, 0x01	; 1
    396e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>

	u32BattValue = batteryReadVoltageMeasure();
    3972:	0e 94 11 1c 	call	0x3822	; 0x3822 <batteryReadVoltageMeasure>
    3976:	7b 01       	movw	r14, r22
    3978:	8c 01       	movw	r16, r24
	if(sprintf_P(tmpBuf, PSTR("Battery Voltage: %lumV."), u32BattValue)) UART_DBG(tmpBuf);
    397a:	2d b7       	in	r18, 0x3d	; 61
    397c:	3e b7       	in	r19, 0x3e	; 62
    397e:	28 50       	subi	r18, 0x08	; 8
    3980:	30 40       	sbci	r19, 0x00	; 0
    3982:	0f b6       	in	r0, 0x3f	; 63
    3984:	f8 94       	cli
    3986:	3e bf       	out	0x3e, r19	; 62
    3988:	0f be       	out	0x3f, r0	; 63
    398a:	2d bf       	out	0x3d, r18	; 61
    398c:	ed b7       	in	r30, 0x3d	; 61
    398e:	fe b7       	in	r31, 0x3e	; 62
    3990:	31 96       	adiw	r30, 0x01	; 1
    3992:	5e 01       	movw	r10, r28
    3994:	08 94       	sec
    3996:	a1 1c       	adc	r10, r1
    3998:	b1 1c       	adc	r11, r1
    399a:	ad b7       	in	r26, 0x3d	; 61
    399c:	be b7       	in	r27, 0x3e	; 62
    399e:	12 96       	adiw	r26, 0x02	; 2
    39a0:	bc 92       	st	X, r11
    39a2:	ae 92       	st	-X, r10
    39a4:	11 97       	sbiw	r26, 0x01	; 1
    39a6:	8a e3       	ldi	r24, 0x3A	; 58
    39a8:	91 e0       	ldi	r25, 0x01	; 1
    39aa:	93 83       	std	Z+3, r25	; 0x03
    39ac:	82 83       	std	Z+2, r24	; 0x02
    39ae:	e4 82       	std	Z+4, r14	; 0x04
    39b0:	f5 82       	std	Z+5, r15	; 0x05
    39b2:	06 83       	std	Z+6, r16	; 0x06
    39b4:	17 83       	std	Z+7, r17	; 0x07
    39b6:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    39ba:	2d b7       	in	r18, 0x3d	; 61
    39bc:	3e b7       	in	r19, 0x3e	; 62
    39be:	28 5f       	subi	r18, 0xF8	; 248
    39c0:	3f 4f       	sbci	r19, 0xFF	; 255
    39c2:	0f b6       	in	r0, 0x3f	; 63
    39c4:	f8 94       	cli
    39c6:	3e bf       	out	0x3e, r19	; 62
    39c8:	0f be       	out	0x3f, r0	; 63
    39ca:	2d bf       	out	0x3d, r18	; 61
    39cc:	89 2b       	or	r24, r25
    39ce:	19 f0       	breq	.+6      	; 0x39d6 <batteryVoltage+0xa6>
    39d0:	c5 01       	movw	r24, r10
    39d2:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>

	if(u32BattValue < 3300u){
    39d6:	34 ee       	ldi	r19, 0xE4	; 228
    39d8:	e3 16       	cp	r14, r19
    39da:	3c e0       	ldi	r19, 0x0C	; 12
    39dc:	f3 06       	cpc	r15, r19
    39de:	30 e0       	ldi	r19, 0x00	; 0
    39e0:	03 07       	cpc	r16, r19
    39e2:	30 e0       	ldi	r19, 0x00	; 0
    39e4:	13 07       	cpc	r17, r19
    39e6:	88 f4       	brcc	.+34     	; 0x3a0a <batteryVoltage+0xda>
		TXT_DBG("Low threshold battery...Need to protect.");
    39e8:	81 e1       	ldi	r24, 0x11	; 17
    39ea:	91 e0       	ldi	r25, 0x01	; 1
    39ec:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		TXT_DBG("wireless module OFF!");
    39f0:	8c ef       	ldi	r24, 0xFC	; 252
    39f2:	90 e0       	ldi	r25, 0x00	; 0
    39f4:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		cbi(PORTD, RADIO_PWR_ENA);
    39f8:	5e 98       	cbi	0x0b, 6	; 11

		ledControl(LED1, LED_OFF);
    39fa:	10 92 85 06 	sts	0x0685, r1
		ledControl(LED2, LED_OFF);
    39fe:	10 92 86 06 	sts	0x0686, r1
		ledControl(LED3, LED_OFF);
    3a02:	10 92 87 06 	sts	0x0687, r1
    3a06:	32 e0       	ldi	r19, 0x02	; 2
    3a08:	d3 2e       	mov	r13, r19
		retError = 2;

	}

	return retError;
}
    3a0a:	8d 2d       	mov	r24, r13
    3a0c:	a0 96       	adiw	r28, 0x20	; 32
    3a0e:	0f b6       	in	r0, 0x3f	; 63
    3a10:	f8 94       	cli
    3a12:	de bf       	out	0x3e, r29	; 62
    3a14:	0f be       	out	0x3f, r0	; 63
    3a16:	cd bf       	out	0x3d, r28	; 61
    3a18:	cf 91       	pop	r28
    3a1a:	df 91       	pop	r29
    3a1c:	1f 91       	pop	r17
    3a1e:	0f 91       	pop	r16
    3a20:	ff 90       	pop	r15
    3a22:	ef 90       	pop	r14
    3a24:	df 90       	pop	r13
    3a26:	bf 90       	pop	r11
    3a28:	af 90       	pop	r10
    3a2a:	08 95       	ret

00003a2c <date_time_to_epoch>:
    { 731, 762, 790, 821, 851, 882, 912, 943, 974,1004,1035,1065},
    {1096,1127,1155,1186,1216,1247,1277,1308,1339,1369,1400,1430},
};

unsigned long date_time_to_epoch(date_time_t* date_time)
{
    3a2c:	0f 93       	push	r16
    3a2e:	1f 93       	push	r17
    3a30:	8c 01       	movw	r16, r24
    unsigned char second = date_time->second;  // 0-59
    unsigned char minute = date_time->minute;  // 0-59
    unsigned char hour   = date_time->hour;    // 0-23
    unsigned char day    = date_time->day-1;   // 0-30
    unsigned char month  = date_time->month-1; // 0-11
    unsigned char year   = date_time->year;    // 0-99
    3a32:	dc 01       	movw	r26, r24
    3a34:	15 96       	adiw	r26, 0x05	; 5
    3a36:	4c 91       	ld	r20, X
    3a38:	15 97       	sbiw	r26, 0x05	; 5
    x = year/4*(365*4+1)+ days[year%4][month] + day;
    y = x*24 + hour;
    x = y*60 + minute;
    3a3a:	14 96       	adiw	r26, 0x04	; 4
    3a3c:	2c 91       	ld	r18, X
    3a3e:	14 97       	sbiw	r26, 0x04	; 4
    3a40:	21 50       	subi	r18, 0x01	; 1
    3a42:	84 2f       	mov	r24, r20
    3a44:	90 e0       	ldi	r25, 0x00	; 0
    3a46:	83 70       	andi	r24, 0x03	; 3
    3a48:	90 70       	andi	r25, 0x00	; 0
    3a4a:	fc 01       	movw	r30, r24
    3a4c:	ee 0f       	add	r30, r30
    3a4e:	ff 1f       	adc	r31, r31
    3a50:	e8 0f       	add	r30, r24
    3a52:	f9 1f       	adc	r31, r25
    3a54:	ee 0f       	add	r30, r30
    3a56:	ff 1f       	adc	r31, r31
    3a58:	ee 0f       	add	r30, r30
    3a5a:	ff 1f       	adc	r31, r31
    3a5c:	e2 0f       	add	r30, r18
    3a5e:	f1 1d       	adc	r31, r1
    3a60:	ee 0f       	add	r30, r30
    3a62:	ff 1f       	adc	r31, r31
    3a64:	e8 5c       	subi	r30, 0xC8	; 200
    3a66:	fd 4f       	sbci	r31, 0xFD	; 253
    3a68:	13 96       	adiw	r26, 0x03	; 3
    3a6a:	2c 91       	ld	r18, X
    3a6c:	21 50       	subi	r18, 0x01	; 1
    3a6e:	60 81       	ld	r22, Z
    3a70:	71 81       	ldd	r23, Z+1	; 0x01
    3a72:	62 0f       	add	r22, r18
    3a74:	71 1d       	adc	r23, r1
    3a76:	46 95       	lsr	r20
    3a78:	46 95       	lsr	r20
    3a7a:	50 e0       	ldi	r21, 0x00	; 0
    3a7c:	25 eb       	ldi	r18, 0xB5	; 181
    3a7e:	35 e0       	ldi	r19, 0x05	; 5
    3a80:	f9 01       	movw	r30, r18
    3a82:	4e 9f       	mul	r20, r30
    3a84:	90 01       	movw	r18, r0
    3a86:	4f 9f       	mul	r20, r31
    3a88:	30 0d       	add	r19, r0
    3a8a:	5e 9f       	mul	r21, r30
    3a8c:	30 0d       	add	r19, r0
    3a8e:	11 24       	eor	r1, r1
    3a90:	62 0f       	add	r22, r18
    3a92:	73 1f       	adc	r23, r19
    3a94:	80 e0       	ldi	r24, 0x00	; 0
    3a96:	90 e0       	ldi	r25, 0x00	; 0
    3a98:	28 e1       	ldi	r18, 0x18	; 24
    3a9a:	30 e0       	ldi	r19, 0x00	; 0
    3a9c:	40 e0       	ldi	r20, 0x00	; 0
    3a9e:	50 e0       	ldi	r21, 0x00	; 0
    3aa0:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    3aa4:	d8 01       	movw	r26, r16
    3aa6:	12 96       	adiw	r26, 0x02	; 2
    3aa8:	2c 91       	ld	r18, X
    3aaa:	62 0f       	add	r22, r18
    3aac:	71 1d       	adc	r23, r1
    3aae:	81 1d       	adc	r24, r1
    3ab0:	91 1d       	adc	r25, r1
    3ab2:	2c e3       	ldi	r18, 0x3C	; 60
    3ab4:	30 e0       	ldi	r19, 0x00	; 0
    3ab6:	40 e0       	ldi	r20, 0x00	; 0
    3ab8:	50 e0       	ldi	r21, 0x00	; 0
    3aba:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    3abe:	f8 01       	movw	r30, r16
    3ac0:	21 81       	ldd	r18, Z+1	; 0x01
    3ac2:	62 0f       	add	r22, r18
    3ac4:	71 1d       	adc	r23, r1
    3ac6:	81 1d       	adc	r24, r1
    3ac8:	91 1d       	adc	r25, r1
    3aca:	2c e3       	ldi	r18, 0x3C	; 60
    3acc:	30 e0       	ldi	r19, 0x00	; 0
    3ace:	40 e0       	ldi	r20, 0x00	; 0
    3ad0:	50 e0       	ldi	r21, 0x00	; 0
    3ad2:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    3ad6:	9b 01       	movw	r18, r22
    3ad8:	ac 01       	movw	r20, r24
    3ada:	d8 01       	movw	r26, r16
    3adc:	8c 91       	ld	r24, X
    3ade:	28 0f       	add	r18, r24
    3ae0:	31 1d       	adc	r19, r1
    3ae2:	41 1d       	adc	r20, r1
    3ae4:	51 1d       	adc	r21, r1
    y = x*60 + second;
    //return (((year/4*(365*4+1)+days[year%4][month]+day)*24+hour)*60+minute)*60+second;
    return y;
}
    3ae6:	b9 01       	movw	r22, r18
    3ae8:	ca 01       	movw	r24, r20
    3aea:	1f 91       	pop	r17
    3aec:	0f 91       	pop	r16
    3aee:	08 95       	ret

00003af0 <epoch_to_date_time>:


void epoch_to_date_time(date_time_t* date_time,unsigned long epoch)
{
    3af0:	6f 92       	push	r6
    3af2:	7f 92       	push	r7
    3af4:	8f 92       	push	r8
    3af6:	9f 92       	push	r9
    3af8:	af 92       	push	r10
    3afa:	bf 92       	push	r11
    3afc:	cf 92       	push	r12
    3afe:	df 92       	push	r13
    3b00:	ef 92       	push	r14
    3b02:	ff 92       	push	r15
    3b04:	0f 93       	push	r16
    3b06:	1f 93       	push	r17
    3b08:	cf 93       	push	r28
    3b0a:	df 93       	push	r29
    3b0c:	5c 01       	movw	r10, r24
    3b0e:	7a 01       	movw	r14, r20
    3b10:	8b 01       	movw	r16, r22
    date_time->second = epoch%60; epoch /= 60;
    3b12:	cb 01       	movw	r24, r22
    3b14:	ba 01       	movw	r22, r20
    3b16:	2c e3       	ldi	r18, 0x3C	; 60
    3b18:	30 e0       	ldi	r19, 0x00	; 0
    3b1a:	40 e0       	ldi	r20, 0x00	; 0
    3b1c:	50 e0       	ldi	r21, 0x00	; 0
    3b1e:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3b22:	f5 01       	movw	r30, r10
    3b24:	60 83       	st	Z, r22
    3b26:	c8 01       	movw	r24, r16
    3b28:	b7 01       	movw	r22, r14
    3b2a:	2c e3       	ldi	r18, 0x3C	; 60
    3b2c:	30 e0       	ldi	r19, 0x00	; 0
    3b2e:	40 e0       	ldi	r20, 0x00	; 0
    3b30:	50 e0       	ldi	r21, 0x00	; 0
    3b32:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3b36:	12 2f       	mov	r17, r18
    3b38:	03 2f       	mov	r16, r19
    3b3a:	f4 2e       	mov	r15, r20
    3b3c:	e5 2e       	mov	r14, r21
    date_time->minute = epoch%60; epoch /= 60;
    3b3e:	62 2f       	mov	r22, r18
    3b40:	73 2f       	mov	r23, r19
    3b42:	84 2f       	mov	r24, r20
    3b44:	95 2f       	mov	r25, r21
    3b46:	2c e3       	ldi	r18, 0x3C	; 60
    3b48:	30 e0       	ldi	r19, 0x00	; 0
    3b4a:	40 e0       	ldi	r20, 0x00	; 0
    3b4c:	50 e0       	ldi	r21, 0x00	; 0
    3b4e:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3b52:	f5 01       	movw	r30, r10
    3b54:	61 83       	std	Z+1, r22	; 0x01
    3b56:	61 2f       	mov	r22, r17
    3b58:	70 2f       	mov	r23, r16
    3b5a:	8f 2d       	mov	r24, r15
    3b5c:	9e 2d       	mov	r25, r14
    3b5e:	2c e3       	ldi	r18, 0x3C	; 60
    3b60:	30 e0       	ldi	r19, 0x00	; 0
    3b62:	40 e0       	ldi	r20, 0x00	; 0
    3b64:	50 e0       	ldi	r21, 0x00	; 0
    3b66:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3b6a:	12 2f       	mov	r17, r18
    3b6c:	03 2f       	mov	r16, r19
    3b6e:	f4 2e       	mov	r15, r20
    3b70:	e5 2e       	mov	r14, r21
    date_time->hour   = epoch%24; epoch /= 24;
    3b72:	62 2f       	mov	r22, r18
    3b74:	73 2f       	mov	r23, r19
    3b76:	84 2f       	mov	r24, r20
    3b78:	95 2f       	mov	r25, r21
    3b7a:	28 e1       	ldi	r18, 0x18	; 24
    3b7c:	30 e0       	ldi	r19, 0x00	; 0
    3b7e:	40 e0       	ldi	r20, 0x00	; 0
    3b80:	50 e0       	ldi	r21, 0x00	; 0
    3b82:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3b86:	f5 01       	movw	r30, r10
    3b88:	62 83       	std	Z+2, r22	; 0x02
    3b8a:	61 2f       	mov	r22, r17
    3b8c:	70 2f       	mov	r23, r16
    3b8e:	8f 2d       	mov	r24, r15
    3b90:	9e 2d       	mov	r25, r14
    3b92:	28 e1       	ldi	r18, 0x18	; 24
    3b94:	30 e0       	ldi	r19, 0x00	; 0
    3b96:	40 e0       	ldi	r20, 0x00	; 0
    3b98:	50 e0       	ldi	r21, 0x00	; 0
    3b9a:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3b9e:	92 2e       	mov	r9, r18
    3ba0:	83 2e       	mov	r8, r19
    3ba2:	74 2e       	mov	r7, r20
    3ba4:	65 2e       	mov	r6, r21

    unsigned int years = epoch/(365*4+1)*4; epoch %= 365*4+1;
    3ba6:	62 2f       	mov	r22, r18
    3ba8:	73 2f       	mov	r23, r19
    3baa:	84 2f       	mov	r24, r20
    3bac:	95 2f       	mov	r25, r21
    3bae:	25 eb       	ldi	r18, 0xB5	; 181
    3bb0:	35 e0       	ldi	r19, 0x05	; 5
    3bb2:	40 e0       	ldi	r20, 0x00	; 0
    3bb4:	50 e0       	ldi	r21, 0x00	; 0
    3bb6:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3bba:	7b 01       	movw	r14, r22
    3bbc:	8c 01       	movw	r16, r24

    unsigned int year;
    for (year=3; year>0; year--)
    {
        if (epoch >= days[year][0])
    3bbe:	80 91 80 02 	lds	r24, 0x0280
    3bc2:	90 91 81 02 	lds	r25, 0x0281
    3bc6:	a0 e0       	ldi	r26, 0x00	; 0
    3bc8:	b0 e0       	ldi	r27, 0x00	; 0
    3bca:	e8 16       	cp	r14, r24
    3bcc:	f9 06       	cpc	r15, r25
    3bce:	0a 07       	cpc	r16, r26
    3bd0:	1b 07       	cpc	r17, r27
    3bd2:	18 f0       	brcs	.+6      	; 0x3bda <epoch_to_date_time+0xea>
    3bd4:	c3 e0       	ldi	r28, 0x03	; 3
    3bd6:	d0 e0       	ldi	r29, 0x00	; 0
    3bd8:	1e c0       	rjmp	.+60     	; 0x3c16 <epoch_to_date_time+0x126>
    3bda:	80 91 68 02 	lds	r24, 0x0268
    3bde:	90 91 69 02 	lds	r25, 0x0269
    3be2:	a0 e0       	ldi	r26, 0x00	; 0
    3be4:	b0 e0       	ldi	r27, 0x00	; 0
    3be6:	e8 16       	cp	r14, r24
    3be8:	f9 06       	cpc	r15, r25
    3bea:	0a 07       	cpc	r16, r26
    3bec:	1b 07       	cpc	r17, r27
    3bee:	18 f0       	brcs	.+6      	; 0x3bf6 <epoch_to_date_time+0x106>
    3bf0:	c2 e0       	ldi	r28, 0x02	; 2
    3bf2:	d0 e0       	ldi	r29, 0x00	; 0
    3bf4:	10 c0       	rjmp	.+32     	; 0x3c16 <epoch_to_date_time+0x126>
    3bf6:	80 91 50 02 	lds	r24, 0x0250
    3bfa:	90 91 51 02 	lds	r25, 0x0251
    3bfe:	a0 e0       	ldi	r26, 0x00	; 0
    3c00:	b0 e0       	ldi	r27, 0x00	; 0
    3c02:	e8 16       	cp	r14, r24
    3c04:	f9 06       	cpc	r15, r25
    3c06:	0a 07       	cpc	r16, r26
    3c08:	1b 07       	cpc	r17, r27
    3c0a:	18 f4       	brcc	.+6      	; 0x3c12 <epoch_to_date_time+0x122>
            break;
    3c0c:	c0 e0       	ldi	r28, 0x00	; 0
    3c0e:	d0 e0       	ldi	r29, 0x00	; 0
    3c10:	02 c0       	rjmp	.+4      	; 0x3c16 <epoch_to_date_time+0x126>
    3c12:	c1 e0       	ldi	r28, 0x01	; 1
    3c14:	d0 e0       	ldi	r29, 0x00	; 0
    3c16:	fe 01       	movw	r30, r28
    3c18:	ee 0f       	add	r30, r30
    3c1a:	ff 1f       	adc	r31, r31
    3c1c:	ec 0f       	add	r30, r28
    3c1e:	fd 1f       	adc	r31, r29
    3c20:	a3 e0       	ldi	r26, 0x03	; 3
    3c22:	ee 0f       	add	r30, r30
    3c24:	ff 1f       	adc	r31, r31
    3c26:	aa 95       	dec	r26
    3c28:	e1 f7       	brne	.-8      	; 0x3c22 <epoch_to_date_time+0x132>
    3c2a:	e2 5b       	subi	r30, 0xB2	; 178
    3c2c:	fd 4f       	sbci	r31, 0xFD	; 253
    3c2e:	7b e0       	ldi	r23, 0x0B	; 11
    3c30:	c7 2e       	mov	r12, r23
    3c32:	d1 2c       	mov	r13, r1
    }

    unsigned int month;
    for (month=11; month>0; month--)
    {
        if (epoch >= days[year][month])
    3c34:	80 81       	ld	r24, Z
    3c36:	91 81       	ldd	r25, Z+1	; 0x01
    3c38:	a0 e0       	ldi	r26, 0x00	; 0
    3c3a:	b0 e0       	ldi	r27, 0x00	; 0
    3c3c:	e8 16       	cp	r14, r24
    3c3e:	f9 06       	cpc	r15, r25
    3c40:	0a 07       	cpc	r16, r26
    3c42:	1b 07       	cpc	r17, r27
    3c44:	38 f4       	brcc	.+14     	; 0x3c54 <epoch_to_date_time+0x164>
        if (epoch >= days[year][0])
            break;
    }

    unsigned int month;
    for (month=11; month>0; month--)
    3c46:	08 94       	sec
    3c48:	c1 08       	sbc	r12, r1
    3c4a:	d1 08       	sbc	r13, r1
    3c4c:	32 97       	sbiw	r30, 0x02	; 2
    3c4e:	c1 14       	cp	r12, r1
    3c50:	d1 04       	cpc	r13, r1
    3c52:	81 f7       	brne	.-32     	; 0x3c34 <epoch_to_date_time+0x144>
    {
        if (epoch >= days[year][month])
            break;
    }

    date_time->year  = years+year;
    3c54:	69 2d       	mov	r22, r9
    3c56:	78 2d       	mov	r23, r8
    3c58:	87 2d       	mov	r24, r7
    3c5a:	96 2d       	mov	r25, r6
    3c5c:	25 eb       	ldi	r18, 0xB5	; 181
    3c5e:	35 e0       	ldi	r19, 0x05	; 5
    3c60:	40 e0       	ldi	r20, 0x00	; 0
    3c62:	50 e0       	ldi	r21, 0x00	; 0
    3c64:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    3c68:	22 0f       	add	r18, r18
    3c6a:	22 0f       	add	r18, r18
    3c6c:	2c 0f       	add	r18, r28
    3c6e:	f5 01       	movw	r30, r10
    3c70:	25 83       	std	Z+5, r18	; 0x05
    date_time->month = month+1;
    3c72:	8c 2d       	mov	r24, r12
    3c74:	8f 5f       	subi	r24, 0xFF	; 255
    3c76:	84 83       	std	Z+4, r24	; 0x04
    date_time->day   = epoch-days[year][month]+1;
    3c78:	9e 2d       	mov	r25, r14
    3c7a:	9f 5f       	subi	r25, 0xFF	; 255
    3c7c:	fe 01       	movw	r30, r28
    3c7e:	ee 0f       	add	r30, r30
    3c80:	ff 1f       	adc	r31, r31
    3c82:	ec 0f       	add	r30, r28
    3c84:	fd 1f       	adc	r31, r29
    3c86:	ee 0f       	add	r30, r30
    3c88:	ff 1f       	adc	r31, r31
    3c8a:	ee 0f       	add	r30, r30
    3c8c:	ff 1f       	adc	r31, r31
    3c8e:	ec 0d       	add	r30, r12
    3c90:	fd 1d       	adc	r31, r13
    3c92:	ee 0f       	add	r30, r30
    3c94:	ff 1f       	adc	r31, r31
    3c96:	e8 5c       	subi	r30, 0xC8	; 200
    3c98:	fd 4f       	sbci	r31, 0xFD	; 253
    3c9a:	80 81       	ld	r24, Z
    3c9c:	98 1b       	sub	r25, r24
    3c9e:	f5 01       	movw	r30, r10
    3ca0:	93 83       	std	Z+3, r25	; 0x03
}
    3ca2:	df 91       	pop	r29
    3ca4:	cf 91       	pop	r28
    3ca6:	1f 91       	pop	r17
    3ca8:	0f 91       	pop	r16
    3caa:	ff 90       	pop	r15
    3cac:	ef 90       	pop	r14
    3cae:	df 90       	pop	r13
    3cb0:	cf 90       	pop	r12
    3cb2:	bf 90       	pop	r11
    3cb4:	af 90       	pop	r10
    3cb6:	9f 90       	pop	r9
    3cb8:	8f 90       	pop	r8
    3cba:	7f 90       	pop	r7
    3cbc:	6f 90       	pop	r6
    3cbe:	08 95       	ret

00003cc0 <eeAt24xxWritePage>:
 * return:
 * 		0 - successful
 * 		1 - error: overrun maximum pages size
 */
uint8_t eeAt24xxWritePage(uint16_t pageNum, uint8_t aPage[])
{
    3cc0:	df 93       	push	r29
    3cc2:	cf 93       	push	r28
    3cc4:	cd b7       	in	r28, 0x3d	; 61
    3cc6:	de b7       	in	r29, 0x3e	; 62
    3cc8:	c2 54       	subi	r28, 0x42	; 66
    3cca:	d0 40       	sbci	r29, 0x00	; 0
    3ccc:	0f b6       	in	r0, 0x3f	; 63
    3cce:	f8 94       	cli
    3cd0:	de bf       	out	0x3e, r29	; 62
    3cd2:	0f be       	out	0x3f, r0	; 63
    3cd4:	cd bf       	out	0x3d, r28	; 61
	uint8_t aData[DEVICE_ADDR_LEN + PAGE_SIZE];
	uint16_t  addressData,i;

    if(pageNum < MAX_PAGE_SIZE){
    3cd6:	22 e0       	ldi	r18, 0x02	; 2
    3cd8:	80 30       	cpi	r24, 0x00	; 0
    3cda:	92 07       	cpc	r25, r18
    3cdc:	10 f0       	brcs	.+4      	; 0x3ce2 <eeAt24xxWritePage+0x22>
    3cde:	81 e0       	ldi	r24, 0x01	; 1
    3ce0:	22 c0       	rjmp	.+68     	; 0x3d26 <eeAt24xxWritePage+0x66>
    	addressData = pageNum*PAGE_SIZE;
    3ce2:	a0 e0       	ldi	r26, 0x00	; 0
    3ce4:	b0 e0       	ldi	r27, 0x00	; 0
    3ce6:	26 e0       	ldi	r18, 0x06	; 6
    3ce8:	88 0f       	add	r24, r24
    3cea:	99 1f       	adc	r25, r25
    3cec:	aa 1f       	adc	r26, r26
    3cee:	bb 1f       	adc	r27, r27
    3cf0:	2a 95       	dec	r18
    3cf2:	d1 f7       	brne	.-12     	; 0x3ce8 <eeAt24xxWritePage+0x28>
    	aData[0] = (uint8_t )((addressData >> 8) & 0x00FF); 	// high data address
    3cf4:	99 83       	std	Y+1, r25	; 0x01
    	aData[1] = (uint8_t )(addressData & 0x00FF);			// low data address
    3cf6:	8a 83       	std	Y+2, r24	; 0x02
    3cf8:	db 01       	movw	r26, r22
    3cfa:	fe 01       	movw	r30, r28
    3cfc:	33 96       	adiw	r30, 0x03	; 3

        for(i=0; i < PAGE_SIZE; i++){
    3cfe:	9e 01       	movw	r18, r28
    3d00:	2d 5b       	subi	r18, 0xBD	; 189
    3d02:	3f 4f       	sbci	r19, 0xFF	; 255
        	aData[i + DEVICE_ADDR_LEN] = aPage[i];
    3d04:	8d 91       	ld	r24, X+
    3d06:	81 93       	st	Z+, r24
    if(pageNum < MAX_PAGE_SIZE){
    	addressData = pageNum*PAGE_SIZE;
    	aData[0] = (uint8_t )((addressData >> 8) & 0x00FF); 	// high data address
    	aData[1] = (uint8_t )(addressData & 0x00FF);			// low data address

        for(i=0; i < PAGE_SIZE; i++){
    3d08:	e2 17       	cp	r30, r18
    3d0a:	f3 07       	cpc	r31, r19
    3d0c:	d9 f7       	brne	.-10     	; 0x3d04 <eeAt24xxWritePage+0x44>
        	aData[i + DEVICE_ADDR_LEN] = aPage[i];
        }
        i2cMasterSendNI(DEVICE_ADDR, DEVICE_ADDR_LEN + PAGE_SIZE, aData);
    3d0e:	80 ea       	ldi	r24, 0xA0	; 160
    3d10:	62 e4       	ldi	r22, 0x42	; 66
    3d12:	ae 01       	movw	r20, r28
    3d14:	4f 5f       	subi	r20, 0xFF	; 255
    3d16:	5f 4f       	sbci	r21, 0xFF	; 255
    3d18:	0e 94 45 12 	call	0x248a	; 0x248a <i2cMasterSendNI>
    3d1c:	80 e0       	ldi	r24, 0x00	; 0
    3d1e:	92 e1       	ldi	r25, 0x12	; 18
    3d20:	01 97       	sbiw	r24, 0x01	; 1
    3d22:	f1 f7       	brne	.-4      	; 0x3d20 <eeAt24xxWritePage+0x60>
    3d24:	80 e0       	ldi	r24, 0x00	; 0
        _delay_ms(5);
    }else
    	return 1;

    return 0;
}
    3d26:	ce 5b       	subi	r28, 0xBE	; 190
    3d28:	df 4f       	sbci	r29, 0xFF	; 255
    3d2a:	0f b6       	in	r0, 0x3f	; 63
    3d2c:	f8 94       	cli
    3d2e:	de bf       	out	0x3e, r29	; 62
    3d30:	0f be       	out	0x3f, r0	; 63
    3d32:	cd bf       	out	0x3d, r28	; 61
    3d34:	cf 91       	pop	r28
    3d36:	df 91       	pop	r29
    3d38:	08 95       	ret

00003d3a <eeWriteTest>:
 * return:
 * 		0 - successful
 * 		1 - error:
 */
uint8_t eeWriteTest(uint8_t aToWrite[])
{
    3d3a:	0f 93       	push	r16
    3d3c:	1f 93       	push	r17
    3d3e:	cf 93       	push	r28
    3d40:	df 93       	push	r29
    3d42:	8c 01       	movw	r16, r24
    3d44:	c9 eb       	ldi	r28, 0xB9	; 185
    3d46:	d5 e0       	ldi	r29, 0x05	; 5
	uint16_t i;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
		if(eeAt24xxWritePage(ai2cEERandomAddr[i], aToWrite)) return 1;
    3d48:	88 81       	ld	r24, Y
    3d4a:	99 81       	ldd	r25, Y+1	; 0x01
    3d4c:	b8 01       	movw	r22, r16
    3d4e:	0e 94 60 1e 	call	0x3cc0	; 0x3cc0 <eeAt24xxWritePage>
    3d52:	88 23       	and	r24, r24
    3d54:	11 f0       	breq	.+4      	; 0x3d5a <eeWriteTest+0x20>
    3d56:	81 e0       	ldi	r24, 0x01	; 1
    3d58:	06 c0       	rjmp	.+12     	; 0x3d66 <eeWriteTest+0x2c>
    3d5a:	22 96       	adiw	r28, 0x02	; 2
 */
uint8_t eeWriteTest(uint8_t aToWrite[])
{
	uint16_t i;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
    3d5c:	85 e0       	ldi	r24, 0x05	; 5
    3d5e:	c9 3f       	cpi	r28, 0xF9	; 249
    3d60:	d8 07       	cpc	r29, r24
    3d62:	91 f7       	brne	.-28     	; 0x3d48 <eeWriteTest+0xe>
    3d64:	80 e0       	ldi	r24, 0x00	; 0
		if(eeAt24xxWritePage(ai2cEERandomAddr[i], aToWrite)) return 1;
	}

	return 0;
}
    3d66:	df 91       	pop	r29
    3d68:	cf 91       	pop	r28
    3d6a:	1f 91       	pop	r17
    3d6c:	0f 91       	pop	r16
    3d6e:	08 95       	ret

00003d70 <eepAt24xxWriteByte>:
 * 	return:
 * 		0 - successful
 * 		1 - error
 */
uint8_t eepAt24xxWriteByte(uint16_t eepAddr, uint8_t eepData)
{
    3d70:	df 93       	push	r29
    3d72:	cf 93       	push	r28
    3d74:	00 d0       	rcall	.+0      	; 0x3d76 <eepAt24xxWriteByte+0x6>
    3d76:	00 d0       	rcall	.+0      	; 0x3d78 <eepAt24xxWriteByte+0x8>
    3d78:	00 d0       	rcall	.+0      	; 0x3d7a <eepAt24xxWriteByte+0xa>
    3d7a:	cd b7       	in	r28, 0x3d	; 61
    3d7c:	de b7       	in	r29, 0x3e	; 62
	uint8_t strTmp[sizeof(t_structEppAddrData)];

	t_structEppAddrData structEppAddrData;
	// write data to address
	structEppAddrData.unionEppAddr.word = eepAddr;
    3d7e:	9d 83       	std	Y+5, r25	; 0x05
    3d80:	8c 83       	std	Y+4, r24	; 0x04
	structEppAddrData.eepData = eepData;
	strTmp[0] = structEppAddrData.unionEppAddr.byte.hi;
    3d82:	8d 81       	ldd	r24, Y+5	; 0x05
    3d84:	89 83       	std	Y+1, r24	; 0x01
	strTmp[1] = structEppAddrData.unionEppAddr.byte.low;
    3d86:	8c 81       	ldd	r24, Y+4	; 0x04
    3d88:	8a 83       	std	Y+2, r24	; 0x02
	strTmp[2] = structEppAddrData.eepData;
    3d8a:	6b 83       	std	Y+3, r22	; 0x03

	if(i2cMasterSendNI(DEVICE_ADDR, sizeof(t_structEppAddrData), strTmp)) return 1;
    3d8c:	80 ea       	ldi	r24, 0xA0	; 160
    3d8e:	63 e0       	ldi	r22, 0x03	; 3
    3d90:	ae 01       	movw	r20, r28
    3d92:	4f 5f       	subi	r20, 0xFF	; 255
    3d94:	5f 4f       	sbci	r21, 0xFF	; 255
    3d96:	0e 94 45 12 	call	0x248a	; 0x248a <i2cMasterSendNI>
    3d9a:	88 23       	and	r24, r24
    3d9c:	11 f0       	breq	.+4      	; 0x3da2 <eepAt24xxWriteByte+0x32>
    3d9e:	81 e0       	ldi	r24, 0x01	; 1
    3da0:	05 c0       	rjmp	.+10     	; 0x3dac <eepAt24xxWriteByte+0x3c>
    3da2:	80 e0       	ldi	r24, 0x00	; 0
    3da4:	92 e1       	ldi	r25, 0x12	; 18
    3da6:	01 97       	sbiw	r24, 0x01	; 1
    3da8:	f1 f7       	brne	.-4      	; 0x3da6 <eepAt24xxWriteByte+0x36>
    3daa:	80 e0       	ldi	r24, 0x00	; 0
	 _delay_ms(5);

	 return 0;
}
    3dac:	26 96       	adiw	r28, 0x06	; 6
    3dae:	0f b6       	in	r0, 0x3f	; 63
    3db0:	f8 94       	cli
    3db2:	de bf       	out	0x3e, r29	; 62
    3db4:	0f be       	out	0x3f, r0	; 63
    3db6:	cd bf       	out	0x3d, r28	; 61
    3db8:	cf 91       	pop	r28
    3dba:	df 91       	pop	r29
    3dbc:	08 95       	ret

00003dbe <eeAt24xxReadPage>:
 * return:
 * 		0 - successful
 * 		1 - error: overrun maximum pages size
 */
uint8_t eeAt24xxReadPage(uint16_t pageNum, uint8_t aPage[])
{
    3dbe:	0f 93       	push	r16
    3dc0:	1f 93       	push	r17
    3dc2:	df 93       	push	r29
    3dc4:	cf 93       	push	r28
    3dc6:	00 d0       	rcall	.+0      	; 0x3dc8 <eeAt24xxReadPage+0xa>
    3dc8:	0f 92       	push	r0
    3dca:	cd b7       	in	r28, 0x3d	; 61
    3dcc:	de b7       	in	r29, 0x3e	; 62
    3dce:	8b 01       	movw	r16, r22
	uint8_t aAddress[DEVICE_ADDR_LEN + 1];
	uint16_t  addressData;

	if(pageNum < MAX_PAGE_SIZE ){
    3dd0:	22 e0       	ldi	r18, 0x02	; 2
    3dd2:	80 30       	cpi	r24, 0x00	; 0
    3dd4:	92 07       	cpc	r25, r18
    3dd6:	10 f0       	brcs	.+4      	; 0x3ddc <eeAt24xxReadPage+0x1e>
    3dd8:	81 e0       	ldi	r24, 0x01	; 1
    3dda:	18 c0       	rjmp	.+48     	; 0x3e0c <eeAt24xxReadPage+0x4e>
		addressData   =  pageNum*PAGE_SIZE;
    3ddc:	a0 e0       	ldi	r26, 0x00	; 0
    3dde:	b0 e0       	ldi	r27, 0x00	; 0
    3de0:	36 e0       	ldi	r19, 0x06	; 6
    3de2:	88 0f       	add	r24, r24
    3de4:	99 1f       	adc	r25, r25
    3de6:	aa 1f       	adc	r26, r26
    3de8:	bb 1f       	adc	r27, r27
    3dea:	3a 95       	dec	r19
    3dec:	d1 f7       	brne	.-12     	; 0x3de2 <eeAt24xxReadPage+0x24>
		aAddress[0]   = (uint8_t )((addressData >> 8) & 0x00FF); 		// high data address
    3dee:	99 83       	std	Y+1, r25	; 0x01
		aAddress[1]   = (uint8_t )(addressData & 0x00FF);				// low data address
    3df0:	8a 83       	std	Y+2, r24	; 0x02
		i2cMasterSend(DEVICE_ADDR,DEVICE_ADDR_LEN,aAddress );
    3df2:	80 ea       	ldi	r24, 0xA0	; 160
    3df4:	62 e0       	ldi	r22, 0x02	; 2
    3df6:	ae 01       	movw	r20, r28
    3df8:	4f 5f       	subi	r20, 0xFF	; 255
    3dfa:	5f 4f       	sbci	r21, 0xFF	; 255
    3dfc:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>
		i2cMasterReceive(DEVICE_ADDR, PAGE_SIZE, aPage);
    3e00:	80 ea       	ldi	r24, 0xA0	; 160
    3e02:	60 e4       	ldi	r22, 0x40	; 64
    3e04:	a8 01       	movw	r20, r16
    3e06:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>
    3e0a:	80 e0       	ldi	r24, 0x00	; 0
		return 0;
	}else return 1;
}
    3e0c:	0f 90       	pop	r0
    3e0e:	0f 90       	pop	r0
    3e10:	0f 90       	pop	r0
    3e12:	cf 91       	pop	r28
    3e14:	df 91       	pop	r29
    3e16:	1f 91       	pop	r17
    3e18:	0f 91       	pop	r16
    3e1a:	08 95       	ret

00003e1c <eeVerifyTest>:
 * return:
 * 		0 - successful
 * 		1 - error:
 */
uint8_t eeVerifyTest(uint8_t aToTest[])
{
    3e1c:	ef 92       	push	r14
    3e1e:	ff 92       	push	r15
    3e20:	0f 93       	push	r16
    3e22:	1f 93       	push	r17
    3e24:	df 93       	push	r29
    3e26:	cf 93       	push	r28
    3e28:	cd b7       	in	r28, 0x3d	; 61
    3e2a:	de b7       	in	r29, 0x3e	; 62
    3e2c:	c4 54       	subi	r28, 0x44	; 68
    3e2e:	d0 40       	sbci	r29, 0x00	; 0
    3e30:	0f b6       	in	r0, 0x3f	; 63
    3e32:	f8 94       	cli
    3e34:	de bf       	out	0x3e, r29	; 62
    3e36:	0f be       	out	0x3f, r0	; 63
    3e38:	cd bf       	out	0x3d, r28	; 61
    3e3a:	7c 01       	movw	r14, r24
	uint8_t aReadPage[PAGE_SIZE + 2];
	uint16_t i,j;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
    3e3c:	1a 82       	std	Y+2, r1	; 0x02
    3e3e:	19 82       	std	Y+1, r1	; 0x01
		if(eeAt24xxReadPage(ai2cEERandomAddr[i], aReadPage)) return 1;
    3e40:	8e 01       	movw	r16, r28
    3e42:	0d 5f       	subi	r16, 0xFD	; 253
    3e44:	1f 4f       	sbci	r17, 0xFF	; 255
    3e46:	2f c0       	rjmp	.+94     	; 0x3ea6 <eeVerifyTest+0x8a>
    3e48:	ee 0f       	add	r30, r30
    3e4a:	ff 1f       	adc	r31, r31
    3e4c:	e7 54       	subi	r30, 0x47	; 71
    3e4e:	fa 4f       	sbci	r31, 0xFA	; 250
    3e50:	80 81       	ld	r24, Z
    3e52:	91 81       	ldd	r25, Z+1	; 0x01
    3e54:	b8 01       	movw	r22, r16
    3e56:	0e 94 df 1e 	call	0x3dbe	; 0x3dbe <eeAt24xxReadPage>
    3e5a:	88 23       	and	r24, r24
    3e5c:	59 f5       	brne	.+86     	; 0x3eb4 <eeVerifyTest+0x98>
    3e5e:	20 e0       	ldi	r18, 0x00	; 0
    3e60:	30 e0       	ldi	r19, 0x00	; 0
		for(j=0; j<PAGE_SIZE;j++){
			if(aReadPage[j] != aToTest[j]){
    3e62:	f8 01       	movw	r30, r16
    3e64:	e2 0f       	add	r30, r18
    3e66:	f3 1f       	adc	r31, r19
    3e68:	d7 01       	movw	r26, r14
    3e6a:	a2 0f       	add	r26, r18
    3e6c:	b3 1f       	adc	r27, r19
    3e6e:	90 81       	ld	r25, Z
    3e70:	8c 91       	ld	r24, X
    3e72:	98 17       	cp	r25, r24
    3e74:	71 f0       	breq	.+28     	; 0x3e92 <eeVerifyTest+0x76>
				if(debugON){
    3e76:	80 91 84 06 	lds	r24, 0x0684
    3e7a:	88 23       	and	r24, r24
    3e7c:	d9 f0       	breq	.+54     	; 0x3eb4 <eeVerifyTest+0x98>
					UART_DGB_HEX2ASCII((uint8_t *)&i, 1);
    3e7e:	ce 01       	movw	r24, r28
    3e80:	01 96       	adiw	r24, 0x01	; 1
    3e82:	61 e0       	ldi	r22, 0x01	; 1
    3e84:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <DbgHex2AsciiPrint>
					UART_DGB_HEX2ASCII(aReadPage, PAGE_SIZE);
    3e88:	c8 01       	movw	r24, r16
    3e8a:	60 e4       	ldi	r22, 0x40	; 64
    3e8c:	0e 94 7c 32 	call	0x64f8	; 0x64f8 <DbgHex2AsciiPrint>
    3e90:	11 c0       	rjmp	.+34     	; 0x3eb4 <eeVerifyTest+0x98>
	uint8_t aReadPage[PAGE_SIZE + 2];
	uint16_t i,j;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
		if(eeAt24xxReadPage(ai2cEERandomAddr[i], aReadPage)) return 1;
		for(j=0; j<PAGE_SIZE;j++){
    3e92:	2f 5f       	subi	r18, 0xFF	; 255
    3e94:	3f 4f       	sbci	r19, 0xFF	; 255
    3e96:	20 34       	cpi	r18, 0x40	; 64
    3e98:	31 05       	cpc	r19, r1
    3e9a:	19 f7       	brne	.-58     	; 0x3e62 <eeVerifyTest+0x46>
uint8_t eeVerifyTest(uint8_t aToTest[])
{
	uint8_t aReadPage[PAGE_SIZE + 2];
	uint16_t i,j;

	for(i=0; i<NUMBER_PAGE_TO_TEST; i++){
    3e9c:	89 81       	ldd	r24, Y+1	; 0x01
    3e9e:	9a 81       	ldd	r25, Y+2	; 0x02
    3ea0:	01 96       	adiw	r24, 0x01	; 1
    3ea2:	9a 83       	std	Y+2, r25	; 0x02
    3ea4:	89 83       	std	Y+1, r24	; 0x01
    3ea6:	e9 81       	ldd	r30, Y+1	; 0x01
    3ea8:	fa 81       	ldd	r31, Y+2	; 0x02
    3eaa:	e0 32       	cpi	r30, 0x20	; 32
    3eac:	f1 05       	cpc	r31, r1
    3eae:	60 f2       	brcs	.-104    	; 0x3e48 <eeVerifyTest+0x2c>
    3eb0:	80 e0       	ldi	r24, 0x00	; 0
    3eb2:	01 c0       	rjmp	.+2      	; 0x3eb6 <eeVerifyTest+0x9a>
    3eb4:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
	}

	return 0;
}
    3eb6:	cc 5b       	subi	r28, 0xBC	; 188
    3eb8:	df 4f       	sbci	r29, 0xFF	; 255
    3eba:	0f b6       	in	r0, 0x3f	; 63
    3ebc:	f8 94       	cli
    3ebe:	de bf       	out	0x3e, r29	; 62
    3ec0:	0f be       	out	0x3f, r0	; 63
    3ec2:	cd bf       	out	0x3d, r28	; 61
    3ec4:	cf 91       	pop	r28
    3ec6:	df 91       	pop	r29
    3ec8:	1f 91       	pop	r17
    3eca:	0f 91       	pop	r16
    3ecc:	ff 90       	pop	r15
    3ece:	ef 90       	pop	r14
    3ed0:	08 95       	ret

00003ed2 <eepAt24xxReadByte>:
 * eepAt24xxReadByte
 * 		in 	- uint16_t eepAddr
 * 		out	- uint8_t strData[]
 */
void eepAt24xxReadByte(uint16_t eepAddr, uint8_t strData[])
{
    3ed2:	0f 93       	push	r16
    3ed4:	1f 93       	push	r17
    3ed6:	df 93       	push	r29
    3ed8:	cf 93       	push	r28
    3eda:	00 d0       	rcall	.+0      	; 0x3edc <eepAt24xxReadByte+0xa>
    3edc:	0f 92       	push	r0
    3ede:	cd b7       	in	r28, 0x3d	; 61
    3ee0:	de b7       	in	r29, 0x3e	; 62
    3ee2:	8b 01       	movw	r16, r22
	uint8_t strTmp[sizeof(uint16_t)], eepData;

	// read data from address
	t_unionEppAddr	unionEppAddr = (t_unionEppAddr)eepAddr;
	strTmp[0] = unionEppAddr.byte.hi;
    3ee4:	9a 83       	std	Y+2, r25	; 0x02
	strTmp[1] = unionEppAddr.byte.low;
    3ee6:	8b 83       	std	Y+3, r24	; 0x03
	i2cMasterSend(DEVICE_ADDR,sizeof(uint16_t), strTmp );
    3ee8:	80 ea       	ldi	r24, 0xA0	; 160
    3eea:	62 e0       	ldi	r22, 0x02	; 2
    3eec:	ae 01       	movw	r20, r28
    3eee:	4e 5f       	subi	r20, 0xFE	; 254
    3ef0:	5f 4f       	sbci	r21, 0xFF	; 255
    3ef2:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>
	i2cMasterReceive(DEVICE_ADDR, sizeof(uint8_t), &eepData);
    3ef6:	80 ea       	ldi	r24, 0xA0	; 160
    3ef8:	61 e0       	ldi	r22, 0x01	; 1
    3efa:	ae 01       	movw	r20, r28
    3efc:	4f 5f       	subi	r20, 0xFF	; 255
    3efe:	5f 4f       	sbci	r21, 0xFF	; 255
    3f00:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>
	*strData = eepData;
    3f04:	89 81       	ldd	r24, Y+1	; 0x01
    3f06:	f8 01       	movw	r30, r16
    3f08:	80 83       	st	Z, r24
}
    3f0a:	0f 90       	pop	r0
    3f0c:	0f 90       	pop	r0
    3f0e:	0f 90       	pop	r0
    3f10:	cf 91       	pop	r28
    3f12:	df 91       	pop	r29
    3f14:	1f 91       	pop	r17
    3f16:	0f 91       	pop	r16
    3f18:	08 95       	ret

00003f1a <eepScanDeviceMemorySize>:
 * 								ENUM_EEP_DEVICE_MEMORY_NONE
 * 								ENUM_EEP_DEVICE_MEMORY_32KB
 * 								ENUM_EEP_DEVICE_MEMORY_64KB
 */
t_enumDeviceMemorySize eepScanDeviceMemorySize(void)
{
    3f1a:	1f 93       	push	r17
    3f1c:	df 93       	push	r29
    3f1e:	cf 93       	push	r28
    3f20:	00 d0       	rcall	.+0      	; 0x3f22 <eepScanDeviceMemorySize+0x8>
    3f22:	0f 92       	push	r0
    3f24:	cd b7       	in	r28, 0x3d	; 61
    3f26:	de b7       	in	r29, 0x3e	; 62
	t_enumDeviceMemorySize	enumDeviceMemorySize = ENUM_EEP_DEVICE_MEMORY_NONE;
	uint8_t  eepData, eepDataAddr0, eepDataAddr64;

	// read data from address 0x0000 and save in to eepDataAddr0
	eepAt24xxReadByte(0x0000, &eepDataAddr0);
    3f28:	80 e0       	ldi	r24, 0x00	; 0
    3f2a:	90 e0       	ldi	r25, 0x00	; 0
    3f2c:	be 01       	movw	r22, r28
    3f2e:	6e 5f       	subi	r22, 0xFE	; 254
    3f30:	7f 4f       	sbci	r23, 0xFF	; 255
    3f32:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <eepAt24xxReadByte>
	// write data 0x00 in address 0x0000
	if(!eepAt24xxWriteByte(0x0000, 0x00)){
    3f36:	80 e0       	ldi	r24, 0x00	; 0
    3f38:	90 e0       	ldi	r25, 0x00	; 0
    3f3a:	60 e0       	ldi	r22, 0x00	; 0
    3f3c:	0e 94 b8 1e 	call	0x3d70	; 0x3d70 <eepAt24xxWriteByte>
    3f40:	88 23       	and	r24, r24
    3f42:	11 f0       	breq	.+4      	; 0x3f48 <eepScanDeviceMemorySize+0x2e>
    3f44:	10 e0       	ldi	r17, 0x00	; 0
    3f46:	27 c0       	rjmp	.+78     	; 0x3f96 <eepScanDeviceMemorySize+0x7c>
		// read data from address 0x8000 and save in to eepDataAddr64
		eepAt24xxReadByte(0x8000 , &eepDataAddr64);
    3f48:	80 e0       	ldi	r24, 0x00	; 0
    3f4a:	90 e8       	ldi	r25, 0x80	; 128
    3f4c:	be 01       	movw	r22, r28
    3f4e:	6d 5f       	subi	r22, 0xFD	; 253
    3f50:	7f 4f       	sbci	r23, 0xFF	; 255
    3f52:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <eepAt24xxReadByte>
		// write data 0x80 in address 0x8000
		if(!eepAt24xxWriteByte(0x8000, 0x80)){
    3f56:	80 e0       	ldi	r24, 0x00	; 0
    3f58:	90 e8       	ldi	r25, 0x80	; 128
    3f5a:	60 e8       	ldi	r22, 0x80	; 128
    3f5c:	0e 94 b8 1e 	call	0x3d70	; 0x3d70 <eepAt24xxWriteByte>
    3f60:	88 23       	and	r24, r24
    3f62:	11 f0       	breq	.+4      	; 0x3f68 <eepScanDeviceMemorySize+0x4e>
    3f64:	10 e0       	ldi	r17, 0x00	; 0
    3f66:	12 c0       	rjmp	.+36     	; 0x3f8c <eepScanDeviceMemorySize+0x72>
		// read data from address 0x0000
			eepAt24xxReadByte(0x0000, &eepData);
    3f68:	80 e0       	ldi	r24, 0x00	; 0
    3f6a:	90 e0       	ldi	r25, 0x00	; 0
    3f6c:	be 01       	movw	r22, r28
    3f6e:	6f 5f       	subi	r22, 0xFF	; 255
    3f70:	7f 4f       	sbci	r23, 0xFF	; 255
    3f72:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <eepAt24xxReadByte>
			if(!eepData){
    3f76:	89 81       	ldd	r24, Y+1	; 0x01
    3f78:	88 23       	and	r24, r24
    3f7a:	11 f0       	breq	.+4      	; 0x3f80 <eepScanDeviceMemorySize+0x66>
    3f7c:	11 e0       	ldi	r17, 0x01	; 1
    3f7e:	06 c0       	rjmp	.+12     	; 0x3f8c <eepScanDeviceMemorySize+0x72>
				enumDeviceMemorySize = ENUM_EEP_DEVICE_MEMORY_64KB;
				(void)eepAt24xxWriteByte(EEP_DEVICE_MEMORY_SIZE_32KB + 1u, eepDataAddr64);
    3f80:	80 e0       	ldi	r24, 0x00	; 0
    3f82:	90 e8       	ldi	r25, 0x80	; 128
    3f84:	6b 81       	ldd	r22, Y+3	; 0x03
    3f86:	0e 94 b8 1e 	call	0x3d70	; 0x3d70 <eepAt24xxWriteByte>
    3f8a:	12 e0       	ldi	r17, 0x02	; 2
				enumDeviceMemorySize = ENUM_EEP_DEVICE_MEMORY_32KB;
			}

		}

		(void)eepAt24xxWriteByte(0x0000, eepDataAddr0);
    3f8c:	80 e0       	ldi	r24, 0x00	; 0
    3f8e:	90 e0       	ldi	r25, 0x00	; 0
    3f90:	6a 81       	ldd	r22, Y+2	; 0x02
    3f92:	0e 94 b8 1e 	call	0x3d70	; 0x3d70 <eepAt24xxWriteByte>
	}// write address at 0x0000

	return ( enumDeviceMemorySize);
}
    3f96:	81 2f       	mov	r24, r17
    3f98:	0f 90       	pop	r0
    3f9a:	0f 90       	pop	r0
    3f9c:	0f 90       	pop	r0
    3f9e:	cf 91       	pop	r28
    3fa0:	df 91       	pop	r29
    3fa2:	1f 91       	pop	r17
    3fa4:	08 95       	ret

00003fa6 <eeTest24xx>:
 * return:
 * 		0 - successful
 * 		1 - error:
 */
uint8_t eeTest24xx(void)
{
    3fa6:	4f 92       	push	r4
    3fa8:	5f 92       	push	r5
    3faa:	7f 92       	push	r7
    3fac:	8f 92       	push	r8
    3fae:	9f 92       	push	r9
    3fb0:	af 92       	push	r10
    3fb2:	bf 92       	push	r11
    3fb4:	cf 92       	push	r12
    3fb6:	df 92       	push	r13
    3fb8:	ef 92       	push	r14
    3fba:	ff 92       	push	r15
    3fbc:	0f 93       	push	r16
    3fbe:	1f 93       	push	r17
    3fc0:	df 93       	push	r29
    3fc2:	cf 93       	push	r28
    3fc4:	cd b7       	in	r28, 0x3d	; 61
    3fc6:	de b7       	in	r29, 0x3e	; 62
    3fc8:	c0 54       	subi	r28, 0x40	; 64
    3fca:	d0 40       	sbci	r29, 0x00	; 0
    3fcc:	0f b6       	in	r0, 0x3f	; 63
    3fce:	f8 94       	cli
    3fd0:	de bf       	out	0x3e, r29	; 62
    3fd2:	0f be       	out	0x3f, r0	; 63
    3fd4:	cd bf       	out	0x3d, r28	; 61
	uint16_t *pTmpBuf;
	uint8_t cntIdx,idx,i, sawIdx;


	//scan memory size
	t_enumDeviceMemorySize eeMemorySize = eepScanDeviceMemorySize();
    3fd6:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <eepScanDeviceMemorySize>
    3fda:	78 2e       	mov	r7, r24
	if( eeMemorySize == ENUM_EEP_DEVICE_MEMORY_32KB){
    3fdc:	81 e0       	ldi	r24, 0x01	; 1
    3fde:	78 16       	cp	r7, r24
    3fe0:	39 f4       	brne	.+14     	; 0x3ff0 <eeTest24xx+0x4a>
		TXT_DBG("EEPROM Memory Size:32Kb.");
    3fe2:	88 e1       	ldi	r24, 0x18	; 24
    3fe4:	92 e0       	ldi	r25, 0x02	; 2
    3fe6:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    3fea:	09 eb       	ldi	r16, 0xB9	; 185
    3fec:	15 e0       	ldi	r17, 0x05	; 5
    3fee:	09 c0       	rjmp	.+18     	; 0x4002 <eeTest24xx+0x5c>
	}else if(eeMemorySize == ENUM_EEP_DEVICE_MEMORY_64KB){
    3ff0:	92 e0       	ldi	r25, 0x02	; 2
    3ff2:	79 16       	cp	r7, r25
    3ff4:	19 f4       	brne	.+6      	; 0x3ffc <eeTest24xx+0x56>
		TXT_DBG("EEPROM Memory Size:64Kb.");
    3ff6:	8f ef       	ldi	r24, 0xFF	; 255
    3ff8:	91 e0       	ldi	r25, 0x01	; 1
    3ffa:	f5 cf       	rjmp	.-22     	; 0x3fe6 <eeTest24xx+0x40>
	}else TXT_DBG("EEPROM Memory Size:Unknown.");
    3ffc:	83 ee       	ldi	r24, 0xE3	; 227
    3ffe:	91 e0       	ldi	r25, 0x01	; 1
    4000:	f2 cf       	rjmp	.-28     	; 0x3fe6 <eeTest24xx+0x40>

	for(idx=0;idx < EE_ADDR_RANDOM_MAX;idx++){ // create randomly numbers
		if( eeMemorySize == ENUM_EEP_DEVICE_MEMORY_32KB){
    4002:	e1 e0       	ldi	r30, 0x01	; 1
    4004:	7e 16       	cp	r7, r30
    4006:	a1 f4       	brne	.+40     	; 0x4030 <eeTest24xx+0x8a>
			ai2cEERandomAddr[idx] = (uint16_t)(RANDINT(0x3FFF) & 0x00003FFF)/64;
    4008:	0e 94 d5 38 	call	0x71aa	; 0x71aa <random>
    400c:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__floatsisf>
    4010:	20 e0       	ldi	r18, 0x00	; 0
    4012:	30 e0       	ldi	r19, 0x00	; 0
    4014:	40 e0       	ldi	r20, 0x00	; 0
    4016:	58 e3       	ldi	r21, 0x38	; 56
    4018:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__mulsf3>
    401c:	20 e0       	ldi	r18, 0x00	; 0
    401e:	3c ef       	ldi	r19, 0xFC	; 252
    4020:	4f e7       	ldi	r20, 0x7F	; 127
    4022:	56 e4       	ldi	r21, 0x46	; 70
    4024:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__mulsf3>
    4028:	0e 94 1a 07 	call	0xe34	; 0xe34 <__fixunssfsi>
    402c:	7f 73       	andi	r23, 0x3F	; 63
    402e:	16 c0       	rjmp	.+44     	; 0x405c <eeTest24xx+0xb6>
			}else if(eeMemorySize == ENUM_EEP_DEVICE_MEMORY_64KB){
    4030:	f2 e0       	ldi	r31, 0x02	; 2
    4032:	7f 16       	cp	r7, r31
    4034:	e1 f4       	brne	.+56     	; 0x406e <eeTest24xx+0xc8>
				ai2cEERandomAddr[idx] = (uint16_t)(RANDINT(0x7FFF) & 0x00007FFF)/64;
    4036:	0e 94 d5 38 	call	0x71aa	; 0x71aa <random>
    403a:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__floatsisf>
    403e:	20 e0       	ldi	r18, 0x00	; 0
    4040:	30 e0       	ldi	r19, 0x00	; 0
    4042:	40 e0       	ldi	r20, 0x00	; 0
    4044:	58 e3       	ldi	r21, 0x38	; 56
    4046:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__mulsf3>
    404a:	20 e0       	ldi	r18, 0x00	; 0
    404c:	3e ef       	ldi	r19, 0xFE	; 254
    404e:	4f ef       	ldi	r20, 0xFF	; 255
    4050:	56 e4       	ldi	r21, 0x46	; 70
    4052:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__mulsf3>
    4056:	0e 94 1a 07 	call	0xe34	; 0xe34 <__fixunssfsi>
    405a:	7f 77       	andi	r23, 0x7F	; 127
    405c:	86 e0       	ldi	r24, 0x06	; 6
    405e:	76 95       	lsr	r23
    4060:	67 95       	ror	r22
    4062:	8a 95       	dec	r24
    4064:	e1 f7       	brne	.-8      	; 0x405e <eeTest24xx+0xb8>
    4066:	f8 01       	movw	r30, r16
    4068:	71 83       	std	Z+1, r23	; 0x01
    406a:	60 83       	st	Z, r22
    406c:	03 c0       	rjmp	.+6      	; 0x4074 <eeTest24xx+0xce>
			}else ai2cEERandomAddr[idx] = 0x00000;
    406e:	f8 01       	movw	r30, r16
    4070:	11 82       	std	Z+1, r1	; 0x01
    4072:	10 82       	st	Z, r1
    4074:	0e 5f       	subi	r16, 0xFE	; 254
    4076:	1f 4f       	sbci	r17, 0xFF	; 255
		TXT_DBG("EEPROM Memory Size:32Kb.");
	}else if(eeMemorySize == ENUM_EEP_DEVICE_MEMORY_64KB){
		TXT_DBG("EEPROM Memory Size:64Kb.");
	}else TXT_DBG("EEPROM Memory Size:Unknown.");

	for(idx=0;idx < EE_ADDR_RANDOM_MAX;idx++){ // create randomly numbers
    4078:	f5 e0       	ldi	r31, 0x05	; 5
    407a:	09 3f       	cpi	r16, 0xF9	; 249
    407c:	1f 07       	cpc	r17, r31
    407e:	09 f0       	breq	.+2      	; 0x4082 <eeTest24xx+0xdc>
    4080:	c0 cf       	rjmp	.-128    	; 0x4002 <eeTest24xx+0x5c>
    4082:	88 24       	eor	r8, r8
    4084:	70 c0       	rjmp	.+224    	; 0x4166 <eeTest24xx+0x1c0>
    4086:	62 01       	movw	r12, r4
 * return:
 * 		0 - successful
 * 		1 - error:
 */
uint8_t eeTest24xx(void)
{
    4088:	b2 e0       	ldi	r27, 0x02	; 2
    408a:	4b 2e       	mov	r4, r27
    408c:	51 2c       	mov	r5, r1
    408e:	4c 0c       	add	r4, r12
    4090:	5d 1c       	adc	r5, r13
    4092:	52 01       	movw	r10, r4
    4094:	99 24       	eor	r9, r9
    4096:	93 94       	inc	r9
    4098:	54 c0       	rjmp	.+168    	; 0x4142 <eeTest24xx+0x19c>
	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
		sawIdx = 1;
		for(idx=0;idx < EE_ADDR_RANDOM_MAX-1;idx++){
			pTmpBuf = &ai2cEERandomAddr[idx] + sawIdx;
			for(cntIdx=1; cntIdx <  EE_ADDR_RANDOM_MAX - sawIdx; cntIdx++){
				if(ai2cEERandomAddr[idx] == *pTmpBuf++){
    409a:	f6 01       	movw	r30, r12
    409c:	20 81       	ld	r18, Z
    409e:	31 81       	ldd	r19, Z+1	; 0x01
    40a0:	f5 01       	movw	r30, r10
    40a2:	80 81       	ld	r24, Z
    40a4:	91 81       	ldd	r25, Z+1	; 0x01
    40a6:	28 17       	cp	r18, r24
    40a8:	39 07       	cpc	r19, r25
    40aa:	09 f0       	breq	.+2      	; 0x40ae <eeTest24xx+0x108>
    40ac:	45 c0       	rjmp	.+138    	; 0x4138 <eeTest24xx+0x192>
					if( eeMemorySize == ENUM_EEP_DEVICE_MEMORY_32KB){
    40ae:	f1 e0       	ldi	r31, 0x01	; 1
    40b0:	7f 16       	cp	r7, r31
    40b2:	d1 f4       	brne	.+52     	; 0x40e8 <eeTest24xx+0x142>
						ai2cEERandomAddr[idx + cntIdx] = (uint16_t)(RANDINT(0x3FFF) & 0x00003FFF)/64;
    40b4:	0e 94 d5 38 	call	0x71aa	; 0x71aa <random>
    40b8:	0e 0d       	add	r16, r14
    40ba:	1f 1d       	adc	r17, r15
    40bc:	00 0f       	add	r16, r16
    40be:	11 1f       	adc	r17, r17
    40c0:	07 54       	subi	r16, 0x47	; 71
    40c2:	1a 4f       	sbci	r17, 0xFA	; 250
    40c4:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__floatsisf>
    40c8:	20 e0       	ldi	r18, 0x00	; 0
    40ca:	30 e0       	ldi	r19, 0x00	; 0
    40cc:	40 e0       	ldi	r20, 0x00	; 0
    40ce:	58 e3       	ldi	r21, 0x38	; 56
    40d0:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__mulsf3>
    40d4:	20 e0       	ldi	r18, 0x00	; 0
    40d6:	3c ef       	ldi	r19, 0xFC	; 252
    40d8:	4f e7       	ldi	r20, 0x7F	; 127
    40da:	56 e4       	ldi	r21, 0x46	; 70
    40dc:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__mulsf3>
    40e0:	0e 94 1a 07 	call	0xe34	; 0xe34 <__fixunssfsi>
    40e4:	7f 73       	andi	r23, 0x3F	; 63
    40e6:	1c c0       	rjmp	.+56     	; 0x4120 <eeTest24xx+0x17a>
						}else if(eeMemorySize == ENUM_EEP_DEVICE_MEMORY_64KB){
    40e8:	f2 e0       	ldi	r31, 0x02	; 2
    40ea:	7f 16       	cp	r7, r31
    40ec:	11 f5       	brne	.+68     	; 0x4132 <eeTest24xx+0x18c>
							ai2cEERandomAddr[idx + cntIdx] = (uint16_t)(RANDINT(0x7FFFF) & 0x000007FF)/64;
    40ee:	0e 94 d5 38 	call	0x71aa	; 0x71aa <random>
    40f2:	0e 0d       	add	r16, r14
    40f4:	1f 1d       	adc	r17, r15
    40f6:	00 0f       	add	r16, r16
    40f8:	11 1f       	adc	r17, r17
    40fa:	07 54       	subi	r16, 0x47	; 71
    40fc:	1a 4f       	sbci	r17, 0xFA	; 250
    40fe:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__floatsisf>
    4102:	20 e0       	ldi	r18, 0x00	; 0
    4104:	30 e0       	ldi	r19, 0x00	; 0
    4106:	40 e0       	ldi	r20, 0x00	; 0
    4108:	58 e3       	ldi	r21, 0x38	; 56
    410a:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__mulsf3>
    410e:	20 ee       	ldi	r18, 0xE0	; 224
    4110:	3f ef       	ldi	r19, 0xFF	; 255
    4112:	4f ef       	ldi	r20, 0xFF	; 255
    4114:	58 e4       	ldi	r21, 0x48	; 72
    4116:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__mulsf3>
    411a:	0e 94 1a 07 	call	0xe34	; 0xe34 <__fixunssfsi>
    411e:	77 70       	andi	r23, 0x07	; 7
    4120:	e6 e0       	ldi	r30, 0x06	; 6
    4122:	76 95       	lsr	r23
    4124:	67 95       	ror	r22
    4126:	ea 95       	dec	r30
    4128:	e1 f7       	brne	.-8      	; 0x4122 <eeTest24xx+0x17c>
    412a:	f8 01       	movw	r30, r16
    412c:	71 83       	std	Z+1, r23	; 0x01
    412e:	60 83       	st	Z, r22
    4130:	03 c0       	rjmp	.+6      	; 0x4138 <eeTest24xx+0x192>
						}else ai2cEERandomAddr[idx] = 0x00000;
    4132:	f6 01       	movw	r30, r12
    4134:	11 82       	std	Z+1, r1	; 0x01
    4136:	10 82       	st	Z, r1
	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
		sawIdx = 1;
		for(idx=0;idx < EE_ADDR_RANDOM_MAX-1;idx++){
			pTmpBuf = &ai2cEERandomAddr[idx] + sawIdx;
			for(cntIdx=1; cntIdx <  EE_ADDR_RANDOM_MAX - sawIdx; cntIdx++){
				if(ai2cEERandomAddr[idx] == *pTmpBuf++){
    4138:	82 e0       	ldi	r24, 0x02	; 2
    413a:	90 e0       	ldi	r25, 0x00	; 0
    413c:	a8 0e       	add	r10, r24
    413e:	b9 1e       	adc	r11, r25

	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
		sawIdx = 1;
		for(idx=0;idx < EE_ADDR_RANDOM_MAX-1;idx++){
			pTmpBuf = &ai2cEERandomAddr[idx] + sawIdx;
			for(cntIdx=1; cntIdx <  EE_ADDR_RANDOM_MAX - sawIdx; cntIdx++){
    4140:	93 94       	inc	r9
    4142:	09 2d       	mov	r16, r9
    4144:	10 e0       	ldi	r17, 0x00	; 0
    4146:	9f e1       	ldi	r25, 0x1F	; 31
    4148:	99 16       	cp	r9, r25
    414a:	09 f0       	breq	.+2      	; 0x414e <eeTest24xx+0x1a8>
    414c:	a6 cf       	rjmp	.-180    	; 0x409a <eeTest24xx+0xf4>
    414e:	08 94       	sec
    4150:	e1 1c       	adc	r14, r1
    4152:	f1 1c       	adc	r15, r1
			}else ai2cEERandomAddr[idx] = 0x00000;
	}

	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
		sawIdx = 1;
		for(idx=0;idx < EE_ADDR_RANDOM_MAX-1;idx++){
    4154:	ef e1       	ldi	r30, 0x1F	; 31
    4156:	ee 16       	cp	r14, r30
    4158:	f1 04       	cpc	r15, r1
    415a:	09 f0       	breq	.+2      	; 0x415e <eeTest24xx+0x1b8>
    415c:	94 cf       	rjmp	.-216    	; 0x4086 <eeTest24xx+0xe0>
			}else if(eeMemorySize == ENUM_EEP_DEVICE_MEMORY_64KB){
				ai2cEERandomAddr[idx] = (uint16_t)(RANDINT(0x7FFF) & 0x00007FFF)/64;
			}else ai2cEERandomAddr[idx] = 0x00000;
	}

	for(i=0;i<8;i++){// again 8 times to avoid same numbers on the randomly array
    415e:	83 94       	inc	r8
    4160:	f8 e0       	ldi	r31, 0x08	; 8
    4162:	8f 16       	cp	r8, r31
    4164:	39 f0       	breq	.+14     	; 0x4174 <eeTest24xx+0x1ce>
    4166:	59 eb       	ldi	r21, 0xB9	; 185
    4168:	c5 2e       	mov	r12, r21
    416a:	55 e0       	ldi	r21, 0x05	; 5
    416c:	d5 2e       	mov	r13, r21
    416e:	ee 24       	eor	r14, r14
    4170:	ff 24       	eor	r15, r15
    4172:	8a cf       	rjmp	.-236    	; 0x4088 <eeTest24xx+0xe2>
	for(idx=0;idx < EE_ADDR_RANDOM_MAX;idx++){
		if(sprintf_P(strTmp, PSTR("[%d]%04X"), idx, ai2cEERandomAddr[idx]) != NULL) UART_DBG(strTmp);
	}
*/

	memset(strTmp, 0xAA, PAGE_SIZE);
    4174:	ce 01       	movw	r24, r28
    4176:	01 96       	adiw	r24, 0x01	; 1
    4178:	6a ea       	ldi	r22, 0xAA	; 170
    417a:	70 e0       	ldi	r23, 0x00	; 0
    417c:	40 e4       	ldi	r20, 0x40	; 64
    417e:	50 e0       	ldi	r21, 0x00	; 0
    4180:	0e 94 6d 3a 	call	0x74da	; 0x74da <memset>
	if(debugON) TXT_DBG("EEPROM Write Page(64bytes) 0xAA.");
    4184:	80 91 84 06 	lds	r24, 0x0684
    4188:	88 23       	and	r24, r24
    418a:	21 f0       	breq	.+8      	; 0x4194 <eeTest24xx+0x1ee>
    418c:	82 ec       	ldi	r24, 0xC2	; 194
    418e:	91 e0       	ldi	r25, 0x01	; 1
    4190:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	if(!eeWriteTest(strTmp)){
    4194:	8e 01       	movw	r16, r28
    4196:	0f 5f       	subi	r16, 0xFF	; 255
    4198:	1f 4f       	sbci	r17, 0xFF	; 255
    419a:	c8 01       	movw	r24, r16
    419c:	0e 94 9d 1e 	call	0x3d3a	; 0x3d3a <eeWriteTest>
    41a0:	88 23       	and	r24, r24
    41a2:	49 f4       	brne	.+18     	; 0x41b6 <eeTest24xx+0x210>
		TXT_DBG("Verify eeprom.");
    41a4:	83 eb       	ldi	r24, 0xB3	; 179
    41a6:	91 e0       	ldi	r25, 0x01	; 1
    41a8:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		if(eeVerifyTest(strTmp)) return 1;
    41ac:	c8 01       	movw	r24, r16
    41ae:	0e 94 0e 1f 	call	0x3e1c	; 0x3e1c <eeVerifyTest>
    41b2:	88 23       	and	r24, r24
    41b4:	e9 f5       	brne	.+122    	; 0x4230 <eeTest24xx+0x28a>
	}

	memset(strTmp, 0x55, PAGE_SIZE);
    41b6:	ce 01       	movw	r24, r28
    41b8:	01 96       	adiw	r24, 0x01	; 1
    41ba:	65 e5       	ldi	r22, 0x55	; 85
    41bc:	70 e0       	ldi	r23, 0x00	; 0
    41be:	40 e4       	ldi	r20, 0x40	; 64
    41c0:	50 e0       	ldi	r21, 0x00	; 0
    41c2:	0e 94 6d 3a 	call	0x74da	; 0x74da <memset>
	if(debugON) TXT_DBG("EEPROM Write Page(64bytes) 0x55.");
    41c6:	80 91 84 06 	lds	r24, 0x0684
    41ca:	88 23       	and	r24, r24
    41cc:	21 f0       	breq	.+8      	; 0x41d6 <eeTest24xx+0x230>
    41ce:	82 e9       	ldi	r24, 0x92	; 146
    41d0:	91 e0       	ldi	r25, 0x01	; 1
    41d2:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	if(!eeWriteTest(strTmp)){
    41d6:	8e 01       	movw	r16, r28
    41d8:	0f 5f       	subi	r16, 0xFF	; 255
    41da:	1f 4f       	sbci	r17, 0xFF	; 255
    41dc:	c8 01       	movw	r24, r16
    41de:	0e 94 9d 1e 	call	0x3d3a	; 0x3d3a <eeWriteTest>
    41e2:	88 23       	and	r24, r24
    41e4:	29 f5       	brne	.+74     	; 0x4230 <eeTest24xx+0x28a>
		TXT_DBG("Verify eeprom.");
    41e6:	83 e8       	ldi	r24, 0x83	; 131
    41e8:	91 e0       	ldi	r25, 0x01	; 1
    41ea:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		if(!eeVerifyTest(strTmp)){
    41ee:	c8 01       	movw	r24, r16
    41f0:	0e 94 0e 1f 	call	0x3e1c	; 0x3e1c <eeVerifyTest>
    41f4:	88 23       	and	r24, r24
    41f6:	e1 f4       	brne	.+56     	; 0x4230 <eeTest24xx+0x28a>
			if(debugON)  TXT_DBG("Delete EEPROM.");
    41f8:	80 91 84 06 	lds	r24, 0x0684
    41fc:	88 23       	and	r24, r24
    41fe:	21 f0       	breq	.+8      	; 0x4208 <eeTest24xx+0x262>
    4200:	84 e7       	ldi	r24, 0x74	; 116
    4202:	91 e0       	ldi	r25, 0x01	; 1
    4204:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
			memset(strTmp, 0xFF, PAGE_SIZE);
    4208:	8e 01       	movw	r16, r28
    420a:	0f 5f       	subi	r16, 0xFF	; 255
    420c:	1f 4f       	sbci	r17, 0xFF	; 255
    420e:	c8 01       	movw	r24, r16
    4210:	6f ef       	ldi	r22, 0xFF	; 255
    4212:	70 e0       	ldi	r23, 0x00	; 0
    4214:	40 e4       	ldi	r20, 0x40	; 64
    4216:	50 e0       	ldi	r21, 0x00	; 0
    4218:	0e 94 6d 3a 	call	0x74da	; 0x74da <memset>
			if(!eeWriteTest(strTmp)) return 0;
    421c:	c8 01       	movw	r24, r16
    421e:	0e 94 9d 1e 	call	0x3d3a	; 0x3d3a <eeWriteTest>
    4222:	90 e0       	ldi	r25, 0x00	; 0
    4224:	88 23       	and	r24, r24
    4226:	09 f4       	brne	.+2      	; 0x422a <eeTest24xx+0x284>
    4228:	91 e0       	ldi	r25, 0x01	; 1
    422a:	81 e0       	ldi	r24, 0x01	; 1
    422c:	98 27       	eor	r25, r24
    422e:	01 c0       	rjmp	.+2      	; 0x4232 <eeTest24xx+0x28c>
    4230:	91 e0       	ldi	r25, 0x01	; 1
		}
	}

	return 1;
}
    4232:	89 2f       	mov	r24, r25
    4234:	c0 5c       	subi	r28, 0xC0	; 192
    4236:	df 4f       	sbci	r29, 0xFF	; 255
    4238:	0f b6       	in	r0, 0x3f	; 63
    423a:	f8 94       	cli
    423c:	de bf       	out	0x3e, r29	; 62
    423e:	0f be       	out	0x3f, r0	; 63
    4240:	cd bf       	out	0x3d, r28	; 61
    4242:	cf 91       	pop	r28
    4244:	df 91       	pop	r29
    4246:	1f 91       	pop	r17
    4248:	0f 91       	pop	r16
    424a:	ff 90       	pop	r15
    424c:	ef 90       	pop	r14
    424e:	df 90       	pop	r13
    4250:	cf 90       	pop	r12
    4252:	bf 90       	pop	r11
    4254:	af 90       	pop	r10
    4256:	9f 90       	pop	r9
    4258:	8f 90       	pop	r8
    425a:	7f 90       	pop	r7
    425c:	5f 90       	pop	r5
    425e:	4f 90       	pop	r4
    4260:	08 95       	ret

00004262 <eepEraseAll>:
	}
}


uint8_t eepEraseAll(void)
{
    4262:	6f 92       	push	r6
    4264:	7f 92       	push	r7
    4266:	8f 92       	push	r8
    4268:	9f 92       	push	r9
    426a:	af 92       	push	r10
    426c:	bf 92       	push	r11
    426e:	cf 92       	push	r12
    4270:	df 92       	push	r13
    4272:	ef 92       	push	r14
    4274:	ff 92       	push	r15
    4276:	0f 93       	push	r16
    4278:	1f 93       	push	r17
    427a:	df 93       	push	r29
    427c:	cf 93       	push	r28
    427e:	cd b7       	in	r28, 0x3d	; 61
    4280:	de b7       	in	r29, 0x3e	; 62
    4282:	c8 55       	subi	r28, 0x58	; 88
    4284:	d0 40       	sbci	r29, 0x00	; 0
    4286:	0f b6       	in	r0, 0x3f	; 63
    4288:	f8 94       	cli
    428a:	de bf       	out	0x3e, r29	; 62
    428c:	0f be       	out	0x3f, r0	; 63
    428e:	cd bf       	out	0x3d, r28	; 61
	uint16_t eepMaxPageSize,x,y;
	uint8_t eepStr[64];
	char strTmp[24];

	t_enumDeviceMemorySize enumDeviceMemorySize = eepScanDeviceMemorySize();
    4290:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <eepScanDeviceMemorySize>
		switch(enumDeviceMemorySize){
    4294:	81 30       	cpi	r24, 0x01	; 1
    4296:	59 f0       	breq	.+22     	; 0x42ae <eepEraseAll+0x4c>
    4298:	82 30       	cpi	r24, 0x02	; 2
    429a:	21 f4       	brne	.+8      	; 0x42a4 <eepEraseAll+0x42>
    429c:	c1 2c       	mov	r12, r1
    429e:	44 e0       	ldi	r20, 0x04	; 4
    42a0:	d4 2e       	mov	r13, r20
    42a2:	08 c0       	rjmp	.+16     	; 0x42b4 <eepEraseAll+0x52>
			break;
		case ENUM_EEP_DEVICE_MEMORY_64KB:
			eepMaxPageSize = AT24C512_MAX_PAGE_SIZE;
			break;
		default:
			DbgPrintText_P(PSTR("ENUM_EEP_DEVICE_MEMORY_NONE"));
    42a4:	84 e4       	ldi	r24, 0x44	; 68
    42a6:	92 e0       	ldi	r25, 0x02	; 2
    42a8:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    42ac:	70 c0       	rjmp	.+224    	; 0x438e <eepEraseAll+0x12c>
			return 1;
    42ae:	c1 2c       	mov	r12, r1
    42b0:	32 e0       	ldi	r19, 0x02	; 2
    42b2:	d3 2e       	mov	r13, r19
    42b4:	fe 01       	movw	r30, r28
    42b6:	79 96       	adiw	r30, 0x19	; 25
		}


		for(x=0;x<64;x++) eepStr[x] = 0xFF;
    42b8:	2f ef       	ldi	r18, 0xFF	; 255
    42ba:	ce 01       	movw	r24, r28
    42bc:	87 5a       	subi	r24, 0xA7	; 167
    42be:	9f 4f       	sbci	r25, 0xFF	; 255
    42c0:	21 93       	st	Z+, r18
    42c2:	e8 17       	cp	r30, r24
    42c4:	f9 07       	cpc	r31, r25
    42c6:	e1 f7       	brne	.-8      	; 0x42c0 <eepEraseAll+0x5e>
		if(sprintf_P(strTmp, PSTR("Erase %d Pages:"), eepMaxPageSize))  DbgPrintText(strTmp);
    42c8:	00 d0       	rcall	.+0      	; 0x42ca <eepEraseAll+0x68>
    42ca:	00 d0       	rcall	.+0      	; 0x42cc <eepEraseAll+0x6a>
    42cc:	00 d0       	rcall	.+0      	; 0x42ce <eepEraseAll+0x6c>
    42ce:	ed b7       	in	r30, 0x3d	; 61
    42d0:	fe b7       	in	r31, 0x3e	; 62
    42d2:	31 96       	adiw	r30, 0x01	; 1
    42d4:	8e 01       	movw	r16, r28
    42d6:	0f 5f       	subi	r16, 0xFF	; 255
    42d8:	1f 4f       	sbci	r17, 0xFF	; 255
    42da:	ad b7       	in	r26, 0x3d	; 61
    42dc:	be b7       	in	r27, 0x3e	; 62
    42de:	12 96       	adiw	r26, 0x02	; 2
    42e0:	1c 93       	st	X, r17
    42e2:	0e 93       	st	-X, r16
    42e4:	11 97       	sbiw	r26, 0x01	; 1
    42e6:	84 e3       	ldi	r24, 0x34	; 52
    42e8:	92 e0       	ldi	r25, 0x02	; 2
    42ea:	93 83       	std	Z+3, r25	; 0x03
    42ec:	82 83       	std	Z+2, r24	; 0x02
    42ee:	d5 82       	std	Z+5, r13	; 0x05
    42f0:	c4 82       	std	Z+4, r12	; 0x04
    42f2:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    42f6:	2d b7       	in	r18, 0x3d	; 61
    42f8:	3e b7       	in	r19, 0x3e	; 62
    42fa:	2a 5f       	subi	r18, 0xFA	; 250
    42fc:	3f 4f       	sbci	r19, 0xFF	; 255
    42fe:	0f b6       	in	r0, 0x3f	; 63
    4300:	f8 94       	cli
    4302:	3e bf       	out	0x3e, r19	; 62
    4304:	0f be       	out	0x3f, r0	; 63
    4306:	2d bf       	out	0x3d, r18	; 61
    4308:	89 2b       	or	r24, r25
    430a:	19 f0       	breq	.+6      	; 0x4312 <eepEraseAll+0xb0>
    430c:	c8 01       	movw	r24, r16
    430e:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
    4312:	00 e0       	ldi	r16, 0x00	; 0
    4314:	10 e0       	ldi	r17, 0x00	; 0
		for(y=0;y<eepMaxPageSize;y++){
			if(sprintf_P(strTmp, PSTR("%d"), y+1))  DbgPrintText(strTmp);
    4316:	5e 01       	movw	r10, r28
    4318:	08 94       	sec
    431a:	a1 1c       	adc	r10, r1
    431c:	b1 1c       	adc	r11, r1
    431e:	21 e3       	ldi	r18, 0x31	; 49
    4320:	62 2e       	mov	r6, r18
    4322:	22 e0       	ldi	r18, 0x02	; 2
    4324:	72 2e       	mov	r7, r18
			if(eeAt24xxWritePage(y, eepStr)) return 1;
    4326:	99 e1       	ldi	r25, 0x19	; 25
    4328:	89 2e       	mov	r8, r25
    432a:	91 2c       	mov	r9, r1
    432c:	8c 0e       	add	r8, r28
    432e:	9d 1e       	adc	r9, r29


		for(x=0;x<64;x++) eepStr[x] = 0xFF;
		if(sprintf_P(strTmp, PSTR("Erase %d Pages:"), eepMaxPageSize))  DbgPrintText(strTmp);
		for(y=0;y<eepMaxPageSize;y++){
			if(sprintf_P(strTmp, PSTR("%d"), y+1))  DbgPrintText(strTmp);
    4330:	78 01       	movw	r14, r16
    4332:	08 94       	sec
    4334:	e1 1c       	adc	r14, r1
    4336:	f1 1c       	adc	r15, r1
    4338:	00 d0       	rcall	.+0      	; 0x433a <eepEraseAll+0xd8>
    433a:	00 d0       	rcall	.+0      	; 0x433c <eepEraseAll+0xda>
    433c:	00 d0       	rcall	.+0      	; 0x433e <eepEraseAll+0xdc>
    433e:	ed b7       	in	r30, 0x3d	; 61
    4340:	fe b7       	in	r31, 0x3e	; 62
    4342:	31 96       	adiw	r30, 0x01	; 1
    4344:	ad b7       	in	r26, 0x3d	; 61
    4346:	be b7       	in	r27, 0x3e	; 62
    4348:	12 96       	adiw	r26, 0x02	; 2
    434a:	bc 92       	st	X, r11
    434c:	ae 92       	st	-X, r10
    434e:	11 97       	sbiw	r26, 0x01	; 1
    4350:	73 82       	std	Z+3, r7	; 0x03
    4352:	62 82       	std	Z+2, r6	; 0x02
    4354:	f5 82       	std	Z+5, r15	; 0x05
    4356:	e4 82       	std	Z+4, r14	; 0x04
    4358:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    435c:	2d b7       	in	r18, 0x3d	; 61
    435e:	3e b7       	in	r19, 0x3e	; 62
    4360:	2a 5f       	subi	r18, 0xFA	; 250
    4362:	3f 4f       	sbci	r19, 0xFF	; 255
    4364:	0f b6       	in	r0, 0x3f	; 63
    4366:	f8 94       	cli
    4368:	3e bf       	out	0x3e, r19	; 62
    436a:	0f be       	out	0x3f, r0	; 63
    436c:	2d bf       	out	0x3d, r18	; 61
    436e:	89 2b       	or	r24, r25
    4370:	19 f0       	breq	.+6      	; 0x4378 <eepEraseAll+0x116>
    4372:	c5 01       	movw	r24, r10
    4374:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
			if(eeAt24xxWritePage(y, eepStr)) return 1;
    4378:	c8 01       	movw	r24, r16
    437a:	b4 01       	movw	r22, r8
    437c:	0e 94 60 1e 	call	0x3cc0	; 0x3cc0 <eeAt24xxWritePage>
    4380:	88 23       	and	r24, r24
    4382:	29 f4       	brne	.+10     	; 0x438e <eepEraseAll+0x12c>
		}


		for(x=0;x<64;x++) eepStr[x] = 0xFF;
		if(sprintf_P(strTmp, PSTR("Erase %d Pages:"), eepMaxPageSize))  DbgPrintText(strTmp);
		for(y=0;y<eepMaxPageSize;y++){
    4384:	ec 14       	cp	r14, r12
    4386:	fd 04       	cpc	r15, r13
    4388:	18 f4       	brcc	.+6      	; 0x4390 <eepEraseAll+0x12e>
    438a:	87 01       	movw	r16, r14
    438c:	d1 cf       	rjmp	.-94     	; 0x4330 <eepEraseAll+0xce>
    438e:	81 e0       	ldi	r24, 0x01	; 1
			if(sprintf_P(strTmp, PSTR("%d"), y+1))  DbgPrintText(strTmp);
			if(eeAt24xxWritePage(y, eepStr)) return 1;
		}

		return 0;
}
    4390:	c8 5a       	subi	r28, 0xA8	; 168
    4392:	df 4f       	sbci	r29, 0xFF	; 255
    4394:	0f b6       	in	r0, 0x3f	; 63
    4396:	f8 94       	cli
    4398:	de bf       	out	0x3e, r29	; 62
    439a:	0f be       	out	0x3f, r0	; 63
    439c:	cd bf       	out	0x3d, r28	; 61
    439e:	cf 91       	pop	r28
    43a0:	df 91       	pop	r29
    43a2:	1f 91       	pop	r17
    43a4:	0f 91       	pop	r16
    43a6:	ff 90       	pop	r15
    43a8:	ef 90       	pop	r14
    43aa:	df 90       	pop	r13
    43ac:	cf 90       	pop	r12
    43ae:	bf 90       	pop	r11
    43b0:	af 90       	pop	r10
    43b2:	9f 90       	pop	r9
    43b4:	8f 90       	pop	r8
    43b6:	7f 90       	pop	r7
    43b8:	6f 90       	pop	r6
    43ba:	08 95       	ret

000043bc <eepReadAll>:

	return 0;
}

void eepReadAll(void)
{
    43bc:	2f 92       	push	r2
    43be:	3f 92       	push	r3
    43c0:	4f 92       	push	r4
    43c2:	5f 92       	push	r5
    43c4:	6f 92       	push	r6
    43c6:	7f 92       	push	r7
    43c8:	8f 92       	push	r8
    43ca:	9f 92       	push	r9
    43cc:	af 92       	push	r10
    43ce:	bf 92       	push	r11
    43d0:	cf 92       	push	r12
    43d2:	df 92       	push	r13
    43d4:	ef 92       	push	r14
    43d6:	ff 92       	push	r15
    43d8:	0f 93       	push	r16
    43da:	1f 93       	push	r17
    43dc:	df 93       	push	r29
    43de:	cf 93       	push	r28
    43e0:	cd b7       	in	r28, 0x3d	; 61
    43e2:	de b7       	in	r29, 0x3e	; 62
    43e4:	c2 55       	subi	r28, 0x52	; 82
    43e6:	d0 40       	sbci	r29, 0x00	; 0
    43e8:	0f b6       	in	r0, 0x3f	; 63
    43ea:	f8 94       	cli
    43ec:	de bf       	out	0x3e, r29	; 62
    43ee:	0f be       	out	0x3f, r0	; 63
    43f0:	cd bf       	out	0x3d, r28	; 61
	uint8_t eepPageBuf[PAGE_SIZE],x,y;
	char strTmp[16], *pTmp;
	uint16_t pageCounter, eepAddr, eepMaxPageSize;

	t_enumDeviceMemorySize enumDeviceMemorySize = eepScanDeviceMemorySize();
    43f2:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <eepScanDeviceMemorySize>
	switch(enumDeviceMemorySize){
    43f6:	81 30       	cpi	r24, 0x01	; 1
    43f8:	59 f0       	breq	.+22     	; 0x4410 <eepReadAll+0x54>
    43fa:	82 30       	cpi	r24, 0x02	; 2
    43fc:	21 f4       	brne	.+8      	; 0x4406 <eepReadAll+0x4a>
    43fe:	61 2c       	mov	r6, r1
    4400:	e4 e0       	ldi	r30, 0x04	; 4
    4402:	7e 2e       	mov	r7, r30
    4404:	08 c0       	rjmp	.+16     	; 0x4416 <eepReadAll+0x5a>
		break;
	case ENUM_EEP_DEVICE_MEMORY_64KB:
		eepMaxPageSize = AT24C512_MAX_PAGE_SIZE;
		break;
	default:
		DbgPrintText_P(PSTR("ENUM_EEP_DEVICE_MEMORY_NONE"));
    4406:	85 e7       	ldi	r24, 0x75	; 117
    4408:	92 e0       	ldi	r25, 0x02	; 2
    440a:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    440e:	b4 c0       	rjmp	.+360    	; 0x4578 <eepReadAll+0x1bc>
		return;
    4410:	61 2c       	mov	r6, r1
    4412:	72 e0       	ldi	r23, 0x02	; 2
    4414:	77 2e       	mov	r7, r23
	}

	if(sprintf_P(strTmp, PSTR("PageSize:%d"), eepMaxPageSize))  DbgPrintText(strTmp);
    4416:	00 d0       	rcall	.+0      	; 0x4418 <eepReadAll+0x5c>
    4418:	00 d0       	rcall	.+0      	; 0x441a <eepReadAll+0x5e>
    441a:	00 d0       	rcall	.+0      	; 0x441c <eepReadAll+0x60>
    441c:	ed b7       	in	r30, 0x3d	; 61
    441e:	fe b7       	in	r31, 0x3e	; 62
    4420:	31 96       	adiw	r30, 0x01	; 1
    4422:	8e 01       	movw	r16, r28
    4424:	0f 5f       	subi	r16, 0xFF	; 255
    4426:	1f 4f       	sbci	r17, 0xFF	; 255
    4428:	ad b7       	in	r26, 0x3d	; 61
    442a:	be b7       	in	r27, 0x3e	; 62
    442c:	12 96       	adiw	r26, 0x02	; 2
    442e:	1c 93       	st	X, r17
    4430:	0e 93       	st	-X, r16
    4432:	11 97       	sbiw	r26, 0x01	; 1
    4434:	89 e6       	ldi	r24, 0x69	; 105
    4436:	92 e0       	ldi	r25, 0x02	; 2
    4438:	93 83       	std	Z+3, r25	; 0x03
    443a:	82 83       	std	Z+2, r24	; 0x02
    443c:	75 82       	std	Z+5, r7	; 0x05
    443e:	64 82       	std	Z+4, r6	; 0x04
    4440:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    4444:	ed b7       	in	r30, 0x3d	; 61
    4446:	fe b7       	in	r31, 0x3e	; 62
    4448:	36 96       	adiw	r30, 0x06	; 6
    444a:	0f b6       	in	r0, 0x3f	; 63
    444c:	f8 94       	cli
    444e:	fe bf       	out	0x3e, r31	; 62
    4450:	0f be       	out	0x3f, r0	; 63
    4452:	ed bf       	out	0x3d, r30	; 61
    4454:	89 2b       	or	r24, r25
    4456:	19 f0       	breq	.+6      	; 0x445e <eepReadAll+0xa2>
    4458:	c8 01       	movw	r24, r16
    445a:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
    445e:	cc 24       	eor	r12, r12
    4460:	dd 24       	eor	r13, r13
    4462:	aa 24       	eor	r10, r10
    4464:	bb 24       	eor	r11, r11

	for(pageCounter=0; pageCounter<eepMaxPageSize; pageCounter++){
		if(eeAt24xxReadPage(pageCounter, eepPageBuf)) return;
    4466:	61 e1       	ldi	r22, 0x11	; 17
    4468:	46 2e       	mov	r4, r22
    446a:	51 2c       	mov	r5, r1
    446c:	4c 0e       	add	r4, r28
    446e:	5d 1e       	adc	r5, r29
		eepAddr = pageCounter*64;
		for(y=0;y<PAGE_SIZE/16;y++){
			if(!sprintf_P(strTmp, PSTR("%04X:"), (uint16_t)( eepAddr + y*16))) return;
    4470:	4e 01       	movw	r8, r28
    4472:	08 94       	sec
    4474:	81 1c       	adc	r8, r1
    4476:	91 1c       	adc	r9, r1
			DbgPrintBuff(strTmp, strlen(strTmp));
			for(x=0;x<PAGE_SIZE/4;x++){
    4478:	9e 01       	movw	r18, r28
    447a:	2f 5d       	subi	r18, 0xDF	; 223
    447c:	3f 4f       	sbci	r19, 0xFF	; 255
    447e:	63 96       	adiw	r28, 0x13	; 19
    4480:	3f af       	std	Y+63, r19	; 0x3f
    4482:	2e af       	std	Y+62, r18	; 0x3e
    4484:	63 97       	sbiw	r28, 0x13	; 19
				pTmp = hex2acii(eepPageBuf[x]);
				if(pTmp != NULL){
					DbgPrintBuff(pTmp, 3);
				}else return;
			}
			if(sprintf_P(strTmp, PSTR("\r\n"))) DbgPrintBuff(strTmp, 2);
    4486:	50 e6       	ldi	r21, 0x60	; 96
    4488:	25 2e       	mov	r2, r21
    448a:	52 e0       	ldi	r21, 0x02	; 2
    448c:	35 2e       	mov	r3, r21
	}

	if(sprintf_P(strTmp, PSTR("PageSize:%d"), eepMaxPageSize))  DbgPrintText(strTmp);

	for(pageCounter=0; pageCounter<eepMaxPageSize; pageCounter++){
		if(eeAt24xxReadPage(pageCounter, eepPageBuf)) return;
    448e:	c6 01       	movw	r24, r12
    4490:	b2 01       	movw	r22, r4
    4492:	0e 94 df 1e 	call	0x3dbe	; 0x3dbe <eeAt24xxReadPage>
    4496:	88 23       	and	r24, r24
    4498:	09 f0       	breq	.+2      	; 0x449c <eepReadAll+0xe0>
    449a:	6e c0       	rjmp	.+220    	; 0x4578 <eepReadAll+0x1bc>
    449c:	ee 24       	eor	r14, r14
    449e:	ff 24       	eor	r15, r15
		eepAddr = pageCounter*64;
		for(y=0;y<PAGE_SIZE/16;y++){
			if(!sprintf_P(strTmp, PSTR("%04X:"), (uint16_t)( eepAddr + y*16))) return;
    44a0:	00 d0       	rcall	.+0      	; 0x44a2 <eepReadAll+0xe6>
    44a2:	00 d0       	rcall	.+0      	; 0x44a4 <eepReadAll+0xe8>
    44a4:	00 d0       	rcall	.+0      	; 0x44a6 <eepReadAll+0xea>
    44a6:	ed b7       	in	r30, 0x3d	; 61
    44a8:	fe b7       	in	r31, 0x3e	; 62
    44aa:	31 96       	adiw	r30, 0x01	; 1
    44ac:	ad b7       	in	r26, 0x3d	; 61
    44ae:	be b7       	in	r27, 0x3e	; 62
    44b0:	12 96       	adiw	r26, 0x02	; 2
    44b2:	9c 92       	st	X, r9
    44b4:	8e 92       	st	-X, r8
    44b6:	11 97       	sbiw	r26, 0x01	; 1
    44b8:	23 e6       	ldi	r18, 0x63	; 99
    44ba:	32 e0       	ldi	r19, 0x02	; 2
    44bc:	33 83       	std	Z+3, r19	; 0x03
    44be:	22 83       	std	Z+2, r18	; 0x02
    44c0:	c7 01       	movw	r24, r14
    44c2:	8a 0d       	add	r24, r10
    44c4:	9b 1d       	adc	r25, r11
    44c6:	95 83       	std	Z+5, r25	; 0x05
    44c8:	84 83       	std	Z+4, r24	; 0x04
    44ca:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    44ce:	ad b7       	in	r26, 0x3d	; 61
    44d0:	be b7       	in	r27, 0x3e	; 62
    44d2:	16 96       	adiw	r26, 0x06	; 6
    44d4:	0f b6       	in	r0, 0x3f	; 63
    44d6:	f8 94       	cli
    44d8:	be bf       	out	0x3e, r27	; 62
    44da:	0f be       	out	0x3f, r0	; 63
    44dc:	ad bf       	out	0x3d, r26	; 61
    44de:	89 2b       	or	r24, r25
    44e0:	09 f4       	brne	.+2      	; 0x44e4 <eepReadAll+0x128>
    44e2:	4a c0       	rjmp	.+148    	; 0x4578 <eepReadAll+0x1bc>
			DbgPrintBuff(strTmp, strlen(strTmp));
    44e4:	f4 01       	movw	r30, r8
    44e6:	01 90       	ld	r0, Z+
    44e8:	00 20       	and	r0, r0
    44ea:	e9 f7       	brne	.-6      	; 0x44e6 <eepReadAll+0x12a>
    44ec:	31 97       	sbiw	r30, 0x01	; 1
    44ee:	e8 19       	sub	r30, r8
    44f0:	f9 09       	sbc	r31, r9
    44f2:	c4 01       	movw	r24, r8
    44f4:	6e 2f       	mov	r22, r30
    44f6:	0e 94 e5 31 	call	0x63ca	; 0x63ca <DbgPrintBuff>
    44fa:	82 01       	movw	r16, r4
			for(x=0;x<PAGE_SIZE/4;x++){
				pTmp = hex2acii(eepPageBuf[x]);
    44fc:	f8 01       	movw	r30, r16
    44fe:	80 81       	ld	r24, Z
    4500:	0e 94 ba 31 	call	0x6374	; 0x6374 <hex2acii>
				if(pTmp != NULL){
    4504:	00 97       	sbiw	r24, 0x00	; 0
    4506:	c1 f1       	breq	.+112    	; 0x4578 <eepReadAll+0x1bc>
					DbgPrintBuff(pTmp, 3);
    4508:	63 e0       	ldi	r22, 0x03	; 3
    450a:	0e 94 e5 31 	call	0x63ca	; 0x63ca <DbgPrintBuff>
    450e:	0f 5f       	subi	r16, 0xFF	; 255
    4510:	1f 4f       	sbci	r17, 0xFF	; 255
		if(eeAt24xxReadPage(pageCounter, eepPageBuf)) return;
		eepAddr = pageCounter*64;
		for(y=0;y<PAGE_SIZE/16;y++){
			if(!sprintf_P(strTmp, PSTR("%04X:"), (uint16_t)( eepAddr + y*16))) return;
			DbgPrintBuff(strTmp, strlen(strTmp));
			for(x=0;x<PAGE_SIZE/4;x++){
    4512:	63 96       	adiw	r28, 0x13	; 19
    4514:	2e ad       	ldd	r18, Y+62	; 0x3e
    4516:	3f ad       	ldd	r19, Y+63	; 0x3f
    4518:	63 97       	sbiw	r28, 0x13	; 19
    451a:	02 17       	cp	r16, r18
    451c:	13 07       	cpc	r17, r19
    451e:	71 f7       	brne	.-36     	; 0x44fc <eepReadAll+0x140>
				pTmp = hex2acii(eepPageBuf[x]);
				if(pTmp != NULL){
					DbgPrintBuff(pTmp, 3);
				}else return;
			}
			if(sprintf_P(strTmp, PSTR("\r\n"))) DbgPrintBuff(strTmp, 2);
    4520:	00 d0       	rcall	.+0      	; 0x4522 <eepReadAll+0x166>
    4522:	00 d0       	rcall	.+0      	; 0x4524 <eepReadAll+0x168>
    4524:	ad b7       	in	r26, 0x3d	; 61
    4526:	be b7       	in	r27, 0x3e	; 62
    4528:	12 96       	adiw	r26, 0x02	; 2
    452a:	9c 92       	st	X, r9
    452c:	8e 92       	st	-X, r8
    452e:	11 97       	sbiw	r26, 0x01	; 1
    4530:	14 96       	adiw	r26, 0x04	; 4
    4532:	3c 92       	st	X, r3
    4534:	2e 92       	st	-X, r2
    4536:	13 97       	sbiw	r26, 0x03	; 3
    4538:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    453c:	0f 90       	pop	r0
    453e:	0f 90       	pop	r0
    4540:	0f 90       	pop	r0
    4542:	0f 90       	pop	r0
    4544:	89 2b       	or	r24, r25
    4546:	21 f0       	breq	.+8      	; 0x4550 <eepReadAll+0x194>
    4548:	c4 01       	movw	r24, r8
    454a:	62 e0       	ldi	r22, 0x02	; 2
    454c:	0e 94 e5 31 	call	0x63ca	; 0x63ca <DbgPrintBuff>
    4550:	e0 e1       	ldi	r30, 0x10	; 16
    4552:	f0 e0       	ldi	r31, 0x00	; 0
    4554:	ee 0e       	add	r14, r30
    4556:	ff 1e       	adc	r15, r31
	if(sprintf_P(strTmp, PSTR("PageSize:%d"), eepMaxPageSize))  DbgPrintText(strTmp);

	for(pageCounter=0; pageCounter<eepMaxPageSize; pageCounter++){
		if(eeAt24xxReadPage(pageCounter, eepPageBuf)) return;
		eepAddr = pageCounter*64;
		for(y=0;y<PAGE_SIZE/16;y++){
    4558:	f0 e4       	ldi	r31, 0x40	; 64
    455a:	ef 16       	cp	r14, r31
    455c:	f1 04       	cpc	r15, r1
    455e:	09 f0       	breq	.+2      	; 0x4562 <eepReadAll+0x1a6>
    4560:	9f cf       	rjmp	.-194    	; 0x44a0 <eepReadAll+0xe4>
		return;
	}

	if(sprintf_P(strTmp, PSTR("PageSize:%d"), eepMaxPageSize))  DbgPrintText(strTmp);

	for(pageCounter=0; pageCounter<eepMaxPageSize; pageCounter++){
    4562:	08 94       	sec
    4564:	c1 1c       	adc	r12, r1
    4566:	d1 1c       	adc	r13, r1
    4568:	20 e4       	ldi	r18, 0x40	; 64
    456a:	30 e0       	ldi	r19, 0x00	; 0
    456c:	a2 0e       	add	r10, r18
    456e:	b3 1e       	adc	r11, r19
    4570:	c6 14       	cp	r12, r6
    4572:	d7 04       	cpc	r13, r7
    4574:	08 f4       	brcc	.+2      	; 0x4578 <eepReadAll+0x1bc>
    4576:	8b cf       	rjmp	.-234    	; 0x448e <eepReadAll+0xd2>
				}else return;
			}
			if(sprintf_P(strTmp, PSTR("\r\n"))) DbgPrintBuff(strTmp, 2);
		}
	}
}
    4578:	ce 5a       	subi	r28, 0xAE	; 174
    457a:	df 4f       	sbci	r29, 0xFF	; 255
    457c:	0f b6       	in	r0, 0x3f	; 63
    457e:	f8 94       	cli
    4580:	de bf       	out	0x3e, r29	; 62
    4582:	0f be       	out	0x3f, r0	; 63
    4584:	cd bf       	out	0x3d, r28	; 61
    4586:	cf 91       	pop	r28
    4588:	df 91       	pop	r29
    458a:	1f 91       	pop	r17
    458c:	0f 91       	pop	r16
    458e:	ff 90       	pop	r15
    4590:	ef 90       	pop	r14
    4592:	df 90       	pop	r13
    4594:	cf 90       	pop	r12
    4596:	bf 90       	pop	r11
    4598:	af 90       	pop	r10
    459a:	9f 90       	pop	r9
    459c:	8f 90       	pop	r8
    459e:	7f 90       	pop	r7
    45a0:	6f 90       	pop	r6
    45a2:	5f 90       	pop	r5
    45a4:	4f 90       	pop	r4
    45a6:	3f 90       	pop	r3
    45a8:	2f 90       	pop	r2
    45aa:	08 95       	ret

000045ac <eeAt24xxInt>:
// pages to test.
#define NUMBER_PAGE_TO_TEST		EE_ADDR_RANDOM_MAX		// 128(pages)*64(bytes) = 8192 bytes = 8 Kilobytes

void eeAt24xxInt(void)
{
	i2cInit();
    45ac:	0e 94 9f 11 	call	0x233e	; 0x233e <i2cInit>
}
    45b0:	08 95       	ret

000045b2 <ledIni>:
static unsigned tick_led;
static uint32_t led_tick_50ms_counter;

void ledIni(void)
{
	DDRA |= (1<<LED3_IO) | (1<<LED2_IO) | (1<<LED1_IO);
    45b2:	81 b1       	in	r24, 0x01	; 1
    45b4:	80 6e       	ori	r24, 0xE0	; 224
    45b6:	81 b9       	out	0x01, r24	; 1
	PORTA &= ~((1<<LED3_IO) | (1<<LED2_IO) | (1<<LED1_IO));
    45b8:	82 b1       	in	r24, 0x02	; 2
    45ba:	8f 71       	andi	r24, 0x1F	; 31
    45bc:	82 b9       	out	0x02, r24	; 2

}
    45be:	08 95       	ret

000045c0 <ledTasking>:
{
	uint8_t i;

	// tick = 50ms
	// changed timer0, compareA, tick 50ms.
	tick_led++;
    45c0:	60 91 f9 05 	lds	r22, 0x05F9
    45c4:	70 91 fa 05 	lds	r23, 0x05FA
    45c8:	6f 5f       	subi	r22, 0xFF	; 255
    45ca:	7f 4f       	sbci	r23, 0xFF	; 255
    45cc:	70 93 fa 05 	sts	0x05FA, r23
    45d0:	60 93 f9 05 	sts	0x05F9, r22
    45d4:	45 e0       	ldi	r20, 0x05	; 5
    45d6:	50 e0       	ldi	r21, 0x00	; 0
			else{
				if(led_stat[i] & tick_led) led_on(i);
				else led_off(i);
			}

		}else led_off(i);
    45d8:	a1 e0       	ldi	r26, 0x01	; 1
    45da:	b0 e0       	ldi	r27, 0x00	; 0

	// tick = 50ms
	// changed timer0, compareA, tick 50ms.
	tick_led++;
	for(i=0;i<3;i++){
		if(led_stat[i]){
    45dc:	fa 01       	movw	r30, r20
    45de:	e0 58       	subi	r30, 0x80	; 128
    45e0:	f9 4f       	sbci	r31, 0xF9	; 249
    45e2:	80 81       	ld	r24, Z
    45e4:	88 23       	and	r24, r24
    45e6:	a1 f0       	breq	.+40     	; 0x4610 <ledTasking+0x50>
			if(led_stat[i] == 255) led_on(i);
    45e8:	80 81       	ld	r24, Z
    45ea:	8f 3f       	cpi	r24, 0xFF	; 255
    45ec:	31 f0       	breq	.+12     	; 0x45fa <ledTasking+0x3a>
			else{
				if(led_stat[i] & tick_led) led_on(i);
    45ee:	80 81       	ld	r24, Z
    45f0:	90 e0       	ldi	r25, 0x00	; 0
    45f2:	86 23       	and	r24, r22
    45f4:	97 23       	and	r25, r23
    45f6:	89 2b       	or	r24, r25
    45f8:	59 f0       	breq	.+22     	; 0x4610 <ledTasking+0x50>
    45fa:	22 b1       	in	r18, 0x02	; 2
    45fc:	cd 01       	movw	r24, r26
    45fe:	04 2e       	mov	r0, r20
    4600:	02 c0       	rjmp	.+4      	; 0x4606 <ledTasking+0x46>
    4602:	88 0f       	add	r24, r24
    4604:	99 1f       	adc	r25, r25
    4606:	0a 94       	dec	r0
    4608:	e2 f7       	brpl	.-8      	; 0x4602 <ledTasking+0x42>
    460a:	28 2b       	or	r18, r24
    460c:	22 b9       	out	0x02, r18	; 2
    460e:	0b c0       	rjmp	.+22     	; 0x4626 <ledTasking+0x66>
				else led_off(i);
			}

		}else led_off(i);
    4610:	22 b1       	in	r18, 0x02	; 2
    4612:	cd 01       	movw	r24, r26
    4614:	04 2e       	mov	r0, r20
    4616:	02 c0       	rjmp	.+4      	; 0x461c <ledTasking+0x5c>
    4618:	88 0f       	add	r24, r24
    461a:	99 1f       	adc	r25, r25
    461c:	0a 94       	dec	r0
    461e:	e2 f7       	brpl	.-8      	; 0x4618 <ledTasking+0x58>
    4620:	80 95       	com	r24
    4622:	82 23       	and	r24, r18
    4624:	82 b9       	out	0x02, r24	; 2
    4626:	4f 5f       	subi	r20, 0xFF	; 255
    4628:	5f 4f       	sbci	r21, 0xFF	; 255
	uint8_t i;

	// tick = 50ms
	// changed timer0, compareA, tick 50ms.
	tick_led++;
	for(i=0;i<3;i++){
    462a:	48 30       	cpi	r20, 0x08	; 8
    462c:	51 05       	cpc	r21, r1
    462e:	b1 f6       	brne	.-84     	; 0x45dc <ledTasking+0x1c>
			}

		}else led_off(i);
	}// for

	led_tick_50ms_counter++;
    4630:	80 91 fb 05 	lds	r24, 0x05FB
    4634:	90 91 fc 05 	lds	r25, 0x05FC
    4638:	a0 91 fd 05 	lds	r26, 0x05FD
    463c:	b0 91 fe 05 	lds	r27, 0x05FE
    4640:	01 96       	adiw	r24, 0x01	; 1
    4642:	a1 1d       	adc	r26, r1
    4644:	b1 1d       	adc	r27, r1
    4646:	80 93 fb 05 	sts	0x05FB, r24
    464a:	90 93 fc 05 	sts	0x05FC, r25
    464e:	a0 93 fd 05 	sts	0x05FD, r26
    4652:	b0 93 fe 05 	sts	0x05FE, r27
}
    4656:	08 95       	ret

00004658 <ledGetTickCounter>:

uint32_t ledGetTickCounter(void)
{
    4658:	60 91 fb 05 	lds	r22, 0x05FB
    465c:	70 91 fc 05 	lds	r23, 0x05FC
	return led_tick_50ms_counter;
}
    4660:	80 91 fd 05 	lds	r24, 0x05FD
    4664:	90 91 fe 05 	lds	r25, 0x05FE
    4668:	08 95       	ret

0000466a <measure_adcGetSampleChannel>:

#include "a2d.h"
#include "measure_adc.h"

uint16_t measure_adcGetSampleChannel(uint8_t numChannel)
{
    466a:	cf 92       	push	r12
    466c:	df 92       	push	r13
    466e:	ef 92       	push	r14
    4670:	ff 92       	push	r15
    4672:	0f 93       	push	r16
    4674:	1f 93       	push	r17
    4676:	f8 2e       	mov	r15, r24
	uint8_t  didr0Save, ddraSave, portaSave;
	uint16_t a2dValue;

	didr0Save = DIDR0;
    4678:	0e e7       	ldi	r16, 0x7E	; 126
    467a:	10 e0       	ldi	r17, 0x00	; 0
    467c:	f8 01       	movw	r30, r16
    467e:	e0 80       	ld	r14, Z
	ddraSave = DDRA;
    4680:	d1 b0       	in	r13, 0x01	; 1
	portaSave = PORTA;
    4682:	c2 b0       	in	r12, 0x02	; 2

	DIDR0 |= (1<<numChannel);
    4684:	20 81       	ld	r18, Z
    4686:	81 e0       	ldi	r24, 0x01	; 1
    4688:	90 e0       	ldi	r25, 0x00	; 0
    468a:	0f 2c       	mov	r0, r15
    468c:	02 c0       	rjmp	.+4      	; 0x4692 <measure_adcGetSampleChannel+0x28>
    468e:	88 0f       	add	r24, r24
    4690:	99 1f       	adc	r25, r25
    4692:	0a 94       	dec	r0
    4694:	e2 f7       	brpl	.-8      	; 0x468e <measure_adcGetSampleChannel+0x24>
    4696:	28 2b       	or	r18, r24
    4698:	20 83       	st	Z, r18
	DDRA &= ~(1<<numChannel);
    469a:	21 b1       	in	r18, 0x01	; 1
    469c:	80 95       	com	r24
    469e:	28 23       	and	r18, r24
    46a0:	21 b9       	out	0x01, r18	; 1
	PORTA &= ~(1<<numChannel);
    46a2:	22 b1       	in	r18, 0x02	; 2
    46a4:	82 23       	and	r24, r18
    46a6:	82 b9       	out	0x02, r24	; 2

	a2dSetReference(ADC_REFERENCE_256V);	// set internal reference
    46a8:	83 e0       	ldi	r24, 0x03	; 3
    46aa:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <a2dSetReference>
	timer_sysDelay_msec(100UL);
    46ae:	64 e6       	ldi	r22, 0x64	; 100
    46b0:	70 e0       	ldi	r23, 0x00	; 0
    46b2:	80 e0       	ldi	r24, 0x00	; 0
    46b4:	90 e0       	ldi	r25, 0x00	; 0
    46b6:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>

	//! Start a conversion
	/// returns the 10-bit value of the conversion when it is finished.
	a2dValue = a2dConvert10bit(numChannel); // flush
    46ba:	8f 2d       	mov	r24, r15
    46bc:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <a2dConvert10bit>

	a2dValue = a2dConvert10bit(numChannel);
    46c0:	8f 2d       	mov	r24, r15
    46c2:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <a2dConvert10bit>
	DIDR0 = didr0Save;
    46c6:	f8 01       	movw	r30, r16
    46c8:	e0 82       	st	Z, r14
	DDRA = ddraSave;
    46ca:	d1 b8       	out	0x01, r13	; 1
	PORTA = portaSave;
    46cc:	c2 b8       	out	0x02, r12	; 2

	return a2dValue;
}
    46ce:	1f 91       	pop	r17
    46d0:	0f 91       	pop	r16
    46d2:	ff 90       	pop	r15
    46d4:	ef 90       	pop	r14
    46d6:	df 90       	pop	r13
    46d8:	cf 90       	pop	r12
    46da:	08 95       	ret

000046dc <__vector_8>:

	return 1;
}

volatile uint8_t wdt_cnt, wdt_flag;
ISR(WDT_vect){
    46dc:	1f 92       	push	r1
    46de:	0f 92       	push	r0
    46e0:	0f b6       	in	r0, 0x3f	; 63
    46e2:	0f 92       	push	r0
    46e4:	11 24       	eor	r1, r1
    46e6:	8f 93       	push	r24
	wdt_cnt++;
    46e8:	80 91 8f 06 	lds	r24, 0x068F
    46ec:	8f 5f       	subi	r24, 0xFF	; 255
    46ee:	80 93 8f 06 	sts	0x068F, r24
	if(wdt_cnt & 1)
    46f2:	80 91 8f 06 	lds	r24, 0x068F
    46f6:	80 ff       	sbrs	r24, 0
    46f8:	04 c0       	rjmp	.+8      	; 0x4702 <__vector_8+0x26>
		ledControl(LED1, LED_ON);
    46fa:	8f ef       	ldi	r24, 0xFF	; 255
    46fc:	80 93 85 06 	sts	0x0685, r24
    4700:	02 c0       	rjmp	.+4      	; 0x4706 <__vector_8+0x2a>
	else
		ledControl(LED1, LED_OFF);
    4702:	10 92 85 06 	sts	0x0685, r1
}
    4706:	8f 91       	pop	r24
    4708:	0f 90       	pop	r0
    470a:	0f be       	out	0x3f, r0	; 63
    470c:	0f 90       	pop	r0
    470e:	1f 90       	pop	r1
    4710:	18 95       	reti

00004712 <modemHwShDwnUnconditional>:
*/
uint8_t modemHwShDwnUnconditional(void)
{

#if defined(__DEBUG_GSM_MODEM)
	TXT_DBG("modem3GHwShDwnUnconditional");
    4712:	85 eb       	ldi	r24, 0xB5	; 181
    4714:	94 e0       	ldi	r25, 0x04	; 4
    4716:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
#endif
	sbi(PORTC, GSM_SHDW_ENA); 	// start pulse low
    471a:	46 9a       	sbi	0x08, 6	; 8
	timer_sysDelay_msec(200);
    471c:	68 ec       	ldi	r22, 0xC8	; 200
    471e:	70 e0       	ldi	r23, 0x00	; 0
    4720:	80 e0       	ldi	r24, 0x00	; 0
    4722:	90 e0       	ldi	r25, 0x00	; 0
    4724:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
	cbi(PORTC, GSM_SHDW_ENA);	// end pulse. released
    4728:	46 98       	cbi	0x08, 6	; 8
	timer_sysDelay_sec(1);
    472a:	81 e0       	ldi	r24, 0x01	; 1
    472c:	90 e0       	ldi	r25, 0x00	; 0
    472e:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
	return(PINC & (1<<GSM_PWR_MON));
    4732:	86 b1       	in	r24, 0x06	; 6
}
    4734:	80 78       	andi	r24, 0x80	; 128
    4736:	08 95       	ret

00004738 <modemGetResponseBuff>:

	return 0;
}

char *modemGetResponseBuff(uint8_t nUart)
{
    4738:	ff 92       	push	r15
    473a:	0f 93       	push	r16
    473c:	1f 93       	push	r17
    473e:	f8 2e       	mov	r15, r24
	unsigned short idx = uartGetRxBuffer(nUart)->dataindex;
    4740:	0e 94 43 18 	call	0x3086	; 0x3086 <uartGetRxBuffer>
    4744:	fc 01       	movw	r30, r24
    4746:	06 81       	ldd	r16, Z+6	; 0x06
    4748:	17 81       	ldd	r17, Z+7	; 0x07
	return  (char *)&uartGetRxBuffer(nUart)->dataptr[idx];
    474a:	8f 2d       	mov	r24, r15
    474c:	0e 94 43 18 	call	0x3086	; 0x3086 <uartGetRxBuffer>
    4750:	fc 01       	movw	r30, r24
    4752:	20 81       	ld	r18, Z
    4754:	31 81       	ldd	r19, Z+1	; 0x01
    4756:	20 0f       	add	r18, r16
    4758:	31 1f       	adc	r19, r17
}
    475a:	c9 01       	movw	r24, r18
    475c:	1f 91       	pop	r17
    475e:	0f 91       	pop	r16
    4760:	ff 90       	pop	r15
    4762:	08 95       	ret

00004764 <modemGetAtCmdResponse>:
 * return:
 *			0 - no data receive
 * 			1 - data receive
 */
uint8_t modemGetAtCmdResponse(uint8_t nUart, uint8_t timeout_sec)
{
    4764:	1f 93       	push	r17
    4766:	18 2f       	mov	r17, r24
    4768:	86 2f       	mov	r24, r22
	timer_sysSetTimeout_sec(timeout_sec);
    476a:	90 e0       	ldi	r25, 0x00	; 0
    476c:	0e 94 76 31 	call	0x62ec	; 0x62ec <timer_sysSetTimeout_sec>

	do{
		if (!uartReceiveBufferIsEmpty(nUart)){	// data in the uart
    4770:	81 2f       	mov	r24, r17
    4772:	0e 94 7f 18 	call	0x30fe	; 0x30fe <uartReceiveBufferIsEmpty>
    4776:	88 23       	and	r24, r24
    4778:	81 f4       	brne	.+32     	; 0x479a <modemGetAtCmdResponse+0x36>
			timer_sysDelay_msec((200UL*10UL*1000UL)/19200UL); // aprox. 200 bytes for baudrate 19200
    477a:	68 e6       	ldi	r22, 0x68	; 104
    477c:	70 e0       	ldi	r23, 0x00	; 0
    477e:	80 e0       	ldi	r24, 0x00	; 0
    4780:	90 e0       	ldi	r25, 0x00	; 0
    4782:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
			//timer_sysDelay_msec(250);
			if (bufferAddToEnd(uartGetRxBuffer(nUart), '\0')){
    4786:	81 2f       	mov	r24, r17
    4788:	0e 94 43 18 	call	0x3086	; 0x3086 <uartGetRxBuffer>
    478c:	60 e0       	ldi	r22, 0x00	; 0
    478e:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <bufferAddToEnd>
    4792:	88 23       	and	r24, r24
    4794:	39 f0       	breq	.+14     	; 0x47a4 <modemGetAtCmdResponse+0x40>
    4796:	81 e0       	ldi	r24, 0x01	; 1
    4798:	05 c0       	rjmp	.+10     	; 0x47a4 <modemGetAtCmdResponse+0x40>
				return 1;
			}
			return 0;
		}
	}while(timer_sysGetTimeout_sec());
    479a:	0e 94 70 31 	call	0x62e0	; 0x62e0 <timer_sysGetTimeout_sec>
    479e:	89 2b       	or	r24, r25
    47a0:	39 f7       	brne	.-50     	; 0x4770 <modemGetAtCmdResponse+0xc>
    47a2:	80 e0       	ldi	r24, 0x00	; 0

	return 0;
}
    47a4:	1f 91       	pop	r17
    47a6:	08 95       	ret

000047a8 <modemChkAtCmdResponse>:
 * str_cmd_response
 * timeout_sec
 */

char *modemChkAtCmdResponse(uint8_t nUart, const char str_cmd_response[], uint8_t timeout_sec)
{
    47a8:	ff 92       	push	r15
    47aa:	0f 93       	push	r16
    47ac:	1f 93       	push	r17
    47ae:	cf 93       	push	r28
    47b0:	df 93       	push	r29
    47b2:	f8 2e       	mov	r15, r24
    47b4:	8b 01       	movw	r16, r22
	char *res;//, isData;
	//unsigned short int idx;

	//isData = modemGetAtCmdResponse(nUart, timeout_sec);
	if(str_cmd_response != NULL){
    47b6:	61 15       	cp	r22, r1
    47b8:	71 05       	cpc	r23, r1
    47ba:	71 f0       	breq	.+28     	; 0x47d8 <modemChkAtCmdResponse+0x30>
		if(modemGetAtCmdResponse(nUart, timeout_sec)){
    47bc:	64 2f       	mov	r22, r20
    47be:	0e 94 b2 23 	call	0x4764	; 0x4764 <modemGetAtCmdResponse>
    47c2:	88 23       	and	r24, r24
    47c4:	49 f0       	breq	.+18     	; 0x47d8 <modemChkAtCmdResponse+0x30>
			//idx = uartGetRxBuffer(nUart)->dataindex;
			//res = (char *)&uartGetRxBuffer(nUart)->dataptr[idx];
			res = modemGetResponseBuff(nUart);
    47c6:	8f 2d       	mov	r24, r15
    47c8:	0e 94 9c 23 	call	0x4738	; 0x4738 <modemGetResponseBuff>
    47cc:	ec 01       	movw	r28, r24
			if(strstr( res , str_cmd_response) != NULL) return res;
    47ce:	b8 01       	movw	r22, r16
    47d0:	0e 94 89 3a 	call	0x7512	; 0x7512 <strstr>
    47d4:	00 97       	sbiw	r24, 0x00	; 0
    47d6:	11 f4       	brne	.+4      	; 0x47dc <modemChkAtCmdResponse+0x34>
    47d8:	c0 e0       	ldi	r28, 0x00	; 0
    47da:	d0 e0       	ldi	r29, 0x00	; 0
		}
	}

	return NULL;
}
    47dc:	ce 01       	movw	r24, r28
    47de:	df 91       	pop	r29
    47e0:	cf 91       	pop	r28
    47e2:	1f 91       	pop	r17
    47e4:	0f 91       	pop	r16
    47e6:	ff 90       	pop	r15
    47e8:	08 95       	ret

000047ea <modemSendAtCmd>:
 * return:
 * 	NULL 	- AT response fail
 * 	OTHER 	- AT response successful
 */
char *modemSendAtCmd(uint8_t nUart, const char str_cmd[], const char str_cmd_response[], uint8_t timeout_sec)
{
    47ea:	ef 92       	push	r14
    47ec:	ff 92       	push	r15
    47ee:	0f 93       	push	r16
    47f0:	1f 93       	push	r17
    47f2:	cf 93       	push	r28
    47f4:	df 93       	push	r29
    47f6:	f8 2e       	mov	r15, r24
    47f8:	16 2f       	mov	r17, r22
    47fa:	07 2f       	mov	r16, r23
    47fc:	ea 01       	movw	r28, r20
    47fe:	e2 2e       	mov	r14, r18
	char *res = NULL;

#ifdef __DEBUG_GSM_MODEM
	if(debugON)	UART_DBG((char*)str_cmd);
    4800:	80 91 84 06 	lds	r24, 0x0684
    4804:	88 23       	and	r24, r24
    4806:	21 f0       	breq	.+8      	; 0x4810 <modemSendAtCmd+0x26>
    4808:	86 2f       	mov	r24, r22
    480a:	97 2f       	mov	r25, r23
    480c:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
#endif

	uartFlushReceiveBuffer(nUart);
    4810:	8f 2d       	mov	r24, r15
    4812:	0e 94 86 1a 	call	0x350c	; 0x350c <uartFlushReceiveBuffer>
	uartSendBuffer(nUart, (char*)str_cmd, strlen(str_cmd));
    4816:	e1 2f       	mov	r30, r17
    4818:	f0 2f       	mov	r31, r16
    481a:	df 01       	movw	r26, r30
    481c:	0d 90       	ld	r0, X+
    481e:	00 20       	and	r0, r0
    4820:	e9 f7       	brne	.-6      	; 0x481c <modemSendAtCmd+0x32>
    4822:	11 97       	sbiw	r26, 0x01	; 1
    4824:	ae 1b       	sub	r26, r30
    4826:	bf 0b       	sbc	r27, r31
    4828:	8f 2d       	mov	r24, r15
    482a:	61 2f       	mov	r22, r17
    482c:	70 2f       	mov	r23, r16
    482e:	ad 01       	movw	r20, r26
    4830:	0e 94 ad 19 	call	0x335a	; 0x335a <uartSendBuffer>
	// add for transmitter only
	if(timeout_sec){
    4834:	ee 20       	and	r14, r14
    4836:	19 f4       	brne	.+6      	; 0x483e <modemSendAtCmd+0x54>
    4838:	c0 e0       	ldi	r28, 0x00	; 0
    483a:	d0 e0       	ldi	r29, 0x00	; 0
    483c:	0f c0       	rjmp	.+30     	; 0x485c <modemSendAtCmd+0x72>
		res = modemChkAtCmdResponse(nUart, str_cmd_response, timeout_sec);
    483e:	8f 2d       	mov	r24, r15
    4840:	be 01       	movw	r22, r28
    4842:	4e 2d       	mov	r20, r14
    4844:	0e 94 d4 23 	call	0x47a8	; 0x47a8 <modemChkAtCmdResponse>
    4848:	ec 01       	movw	r28, r24
#ifdef __DEBUG_GSM_MODEM
		if(res != NULL){// Send AT Command Successful
    484a:	00 97       	sbiw	r24, 0x00	; 0
    484c:	39 f0       	breq	.+14     	; 0x485c <modemSendAtCmd+0x72>
			if(debugON) UART_DBG(res);
    484e:	80 91 84 06 	lds	r24, 0x0684
    4852:	88 23       	and	r24, r24
    4854:	19 f0       	breq	.+6      	; 0x485c <modemSendAtCmd+0x72>
    4856:	ce 01       	movw	r24, r28
    4858:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
		}
#endif
	}

	return res;
}
    485c:	ce 01       	movw	r24, r28
    485e:	df 91       	pop	r29
    4860:	cf 91       	pop	r28
    4862:	1f 91       	pop	r17
    4864:	0f 91       	pop	r16
    4866:	ff 90       	pop	r15
    4868:	ef 90       	pop	r14
    486a:	08 95       	ret

0000486c <modemSendAtCmd_P>:


char *modemSendAtCmd_P(uint8_t nUart, const char str_cmd[], const char str_cmd_response[], uint8_t timeout_sec)
{
    486c:	af 92       	push	r10
    486e:	bf 92       	push	r11
    4870:	cf 92       	push	r12
    4872:	df 92       	push	r13
    4874:	ef 92       	push	r14
    4876:	ff 92       	push	r15
    4878:	0f 93       	push	r16
    487a:	1f 93       	push	r17
    487c:	df 93       	push	r29
    487e:	cf 93       	push	r28
    4880:	cd b7       	in	r28, 0x3d	; 61
    4882:	de b7       	in	r29, 0x3e	; 62
    4884:	c0 55       	subi	r28, 0x50	; 80
    4886:	d0 40       	sbci	r29, 0x00	; 0
    4888:	0f b6       	in	r0, 0x3f	; 63
    488a:	f8 94       	cli
    488c:	de bf       	out	0x3e, r29	; 62
    488e:	0f be       	out	0x3f, r0	; 63
    4890:	cd bf       	out	0x3d, r28	; 61
    4892:	b8 2e       	mov	r11, r24
    4894:	8b 01       	movw	r16, r22
    4896:	7a 01       	movw	r14, r20
    4898:	a2 2e       	mov	r10, r18
	char cmd_response_buff[16];
	char cmd_buffer[64];

	if( (strlen_P(str_cmd) < 64) && strlen_P(str_cmd) ){/*sizeof(cmd_buffer)*/
    489a:	cb 01       	movw	r24, r22
    489c:	0e 94 4a 3a 	call	0x7494	; 0x7494 <strlen_P>
    48a0:	01 97       	sbiw	r24, 0x01	; 1
    48a2:	cf 97       	sbiw	r24, 0x3f	; 63
    48a4:	10 f5       	brcc	.+68     	; 0x48ea <modemSendAtCmd_P+0x7e>
		if(strcpy_P(&cmd_buffer[0], str_cmd) == NULL)		return NULL;
    48a6:	81 e1       	ldi	r24, 0x11	; 17
    48a8:	c8 2e       	mov	r12, r24
    48aa:	d1 2c       	mov	r13, r1
    48ac:	cc 0e       	add	r12, r28
    48ae:	dd 1e       	adc	r13, r29
    48b0:	c6 01       	movw	r24, r12
    48b2:	b8 01       	movw	r22, r16
    48b4:	0e 94 43 3a 	call	0x7486	; 0x7486 <strcpy_P>
    48b8:	89 2b       	or	r24, r25
    48ba:	b9 f0       	breq	.+46     	; 0x48ea <modemSendAtCmd_P+0x7e>
	}else
		return NULL;

	if((strlen_P(str_cmd_response) < 16) && strlen_P(str_cmd_response)){ /*sizeof(strCmdResp)*/
    48bc:	c7 01       	movw	r24, r14
    48be:	0e 94 4a 3a 	call	0x7494	; 0x7494 <strlen_P>
    48c2:	01 97       	sbiw	r24, 0x01	; 1
    48c4:	0f 97       	sbiw	r24, 0x0f	; 15
    48c6:	88 f4       	brcc	.+34     	; 0x48ea <modemSendAtCmd_P+0x7e>
		if(strcpy_P(&cmd_response_buff[0], str_cmd_response) == NULL)	return NULL;
    48c8:	8e 01       	movw	r16, r28
    48ca:	0f 5f       	subi	r16, 0xFF	; 255
    48cc:	1f 4f       	sbci	r17, 0xFF	; 255
    48ce:	c8 01       	movw	r24, r16
    48d0:	b7 01       	movw	r22, r14
    48d2:	0e 94 43 3a 	call	0x7486	; 0x7486 <strcpy_P>
    48d6:	89 2b       	or	r24, r25
    48d8:	41 f0       	breq	.+16     	; 0x48ea <modemSendAtCmd_P+0x7e>
	}else
		return NULL;

	return modemSendAtCmd(nUart, cmd_buffer, cmd_response_buff, timeout_sec);
    48da:	8b 2d       	mov	r24, r11
    48dc:	b6 01       	movw	r22, r12
    48de:	a8 01       	movw	r20, r16
    48e0:	2a 2d       	mov	r18, r10
    48e2:	0e 94 f5 23 	call	0x47ea	; 0x47ea <modemSendAtCmd>
    48e6:	9c 01       	movw	r18, r24
    48e8:	02 c0       	rjmp	.+4      	; 0x48ee <modemSendAtCmd_P+0x82>
    48ea:	20 e0       	ldi	r18, 0x00	; 0
    48ec:	30 e0       	ldi	r19, 0x00	; 0
}
    48ee:	c9 01       	movw	r24, r18
    48f0:	c0 5b       	subi	r28, 0xB0	; 176
    48f2:	df 4f       	sbci	r29, 0xFF	; 255
    48f4:	0f b6       	in	r0, 0x3f	; 63
    48f6:	f8 94       	cli
    48f8:	de bf       	out	0x3e, r29	; 62
    48fa:	0f be       	out	0x3f, r0	; 63
    48fc:	cd bf       	out	0x3d, r28	; 61
    48fe:	cf 91       	pop	r28
    4900:	df 91       	pop	r29
    4902:	1f 91       	pop	r17
    4904:	0f 91       	pop	r16
    4906:	ff 90       	pop	r15
    4908:	ef 90       	pop	r14
    490a:	df 90       	pop	r13
    490c:	cf 90       	pop	r12
    490e:	bf 90       	pop	r11
    4910:	af 90       	pop	r10
    4912:	08 95       	ret

00004914 <modemOperatorDiscovery>:

	return 0;
}

uint8_t modemOperatorDiscovery(uint8_t nUart, t_mccOperatorList *p_mccOperatorList)
{
    4914:	2f 92       	push	r2
    4916:	3f 92       	push	r3
    4918:	4f 92       	push	r4
    491a:	5f 92       	push	r5
    491c:	7f 92       	push	r7
    491e:	8f 92       	push	r8
    4920:	9f 92       	push	r9
    4922:	af 92       	push	r10
    4924:	bf 92       	push	r11
    4926:	cf 92       	push	r12
    4928:	df 92       	push	r13
    492a:	ef 92       	push	r14
    492c:	ff 92       	push	r15
    492e:	0f 93       	push	r16
    4930:	1f 93       	push	r17
    4932:	df 93       	push	r29
    4934:	cf 93       	push	r28
    4936:	cd b7       	in	r28, 0x3d	; 61
    4938:	de b7       	in	r29, 0x3e	; 62
    493a:	c2 55       	subi	r28, 0x52	; 82
    493c:	d0 40       	sbci	r29, 0x00	; 0
    493e:	0f b6       	in	r0, 0x3f	; 63
    4940:	f8 94       	cli
    4942:	de bf       	out	0x3e, r29	; 62
    4944:	0f be       	out	0x3f, r0	; 63
    4946:	cd bf       	out	0x3d, r28	; 61
    4948:	4b 01       	movw	r8, r22
	char *res ;
	char *pStart, *pEnd, *p_idx;
	uint8_t i,j, MobileCountryCodeLen;

	MobileCountryCodeLen = 0;
	p_mccOperatorList->numOperatorsFound = 0;
    494a:	db 01       	movw	r26, r22
    494c:	1c 92       	st	X, r1

	res = SendAtCmd_P(nUart, "AT+COPS=?\r", "OK", 60);
    494e:	64 eb       	ldi	r22, 0xB4	; 180
    4950:	72 e0       	ldi	r23, 0x02	; 2
    4952:	41 eb       	ldi	r20, 0xB1	; 177
    4954:	52 e0       	ldi	r21, 0x02	; 2
    4956:	2c e3       	ldi	r18, 0x3C	; 60
    4958:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
	if(res != NULL){
    495c:	00 97       	sbiw	r24, 0x00	; 0
    495e:	09 f4       	brne	.+2      	; 0x4962 <modemOperatorDiscovery+0x4e>
    4960:	b6 c0       	rjmp	.+364    	; 0x4ace <modemOperatorDiscovery+0x1ba>
    4962:	5c 01       	movw	r10, r24
    4964:	00 e0       	ldi	r16, 0x00	; 0
    4966:	10 e0       	ldi	r17, 0x00	; 0
    4968:	77 24       	eor	r7, r7
		for(p_idx = res; *p_idx; p_idx++){
			if(*p_idx == '('){
				pStart = p_idx + 1;
			}else if(*p_idx == ')'){
				pEnd = p_idx;
				j = (pEnd - pStart);
    496a:	a3 e2       	ldi	r26, 0x23	; 35
    496c:	2a 2e       	mov	r2, r26
    496e:	31 2c       	mov	r3, r1
    4970:	2c 0e       	add	r2, r28
    4972:	3d 1e       	adc	r3, r29
				pStart = strstr_P(strOperatorList,PSTR("\""));
				if(pStart != NULL){
					pStart += 1;
					pEnd = strstr_P(pStart,PSTR("\""));
					if(pEnd != NULL){
						j = pEnd - pStart;
    4974:	f3 e0       	ldi	r31, 0x03	; 3
    4976:	4f 2e       	mov	r4, r31
    4978:	51 2c       	mov	r5, r1
    497a:	4c 0e       	add	r4, r28
    497c:	5d 1e       	adc	r5, r29
    497e:	9c c0       	rjmp	.+312    	; 0x4ab8 <modemOperatorDiscovery+0x1a4>

	res = SendAtCmd_P(nUart, "AT+COPS=?\r", "OK", 60);
	if(res != NULL){
		pStart = pEnd = NULL;
		for(p_idx = res; *p_idx; p_idx++){
			if(*p_idx == '('){
    4980:	88 32       	cpi	r24, 0x28	; 40
    4982:	21 f4       	brne	.+8      	; 0x498c <modemOperatorDiscovery+0x78>
    4984:	85 01       	movw	r16, r10
    4986:	0f 5f       	subi	r16, 0xFF	; 255
    4988:	1f 4f       	sbci	r17, 0xFF	; 255
    498a:	93 c0       	rjmp	.+294    	; 0x4ab2 <modemOperatorDiscovery+0x19e>
				pStart = p_idx + 1;
			}else if(*p_idx == ')'){
    498c:	89 32       	cpi	r24, 0x29	; 41
    498e:	09 f0       	breq	.+2      	; 0x4992 <modemOperatorDiscovery+0x7e>
    4990:	90 c0       	rjmp	.+288    	; 0x4ab2 <modemOperatorDiscovery+0x19e>
				pEnd = p_idx;
				j = (pEnd - pStart);
    4992:	9a 2d       	mov	r25, r10
    4994:	90 1b       	sub	r25, r16
    4996:	d1 01       	movw	r26, r2
    4998:	f8 01       	movw	r30, r16
    499a:	02 c0       	rjmp	.+4      	; 0x49a0 <modemOperatorDiscovery+0x8c>
				for(i=0; i<j; i++) strOperatorList[i] = *pStart++;
    499c:	81 91       	ld	r24, Z+
    499e:	8d 93       	st	X+, r24
    49a0:	8e 2f       	mov	r24, r30
    49a2:	80 1b       	sub	r24, r16
    49a4:	89 17       	cp	r24, r25
    49a6:	d0 f3       	brcs	.-12     	; 0x499c <modemOperatorDiscovery+0x88>
				strOperatorList[i] = '\0';
    49a8:	f1 01       	movw	r30, r2
    49aa:	e9 0f       	add	r30, r25
    49ac:	f1 1d       	adc	r31, r1
    49ae:	10 82       	st	Z, r1
				//UART_DBG(strOperatorList);
				////////   operator name
				pStart = strstr_P(strOperatorList,PSTR("\""));
    49b0:	c1 01       	movw	r24, r2
    49b2:	6f ea       	ldi	r22, 0xAF	; 175
    49b4:	72 e0       	ldi	r23, 0x02	; 2
    49b6:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    49ba:	8c 01       	movw	r16, r24
				if(pStart != NULL){
    49bc:	00 97       	sbiw	r24, 0x00	; 0
    49be:	11 f4       	brne	.+4      	; 0x49c4 <modemOperatorDiscovery+0xb0>
    49c0:	75 01       	movw	r14, r10
    49c2:	2b c0       	rjmp	.+86     	; 0x4a1a <modemOperatorDiscovery+0x106>
					pStart += 1;
    49c4:	6c 01       	movw	r12, r24
    49c6:	08 94       	sec
    49c8:	c1 1c       	adc	r12, r1
    49ca:	d1 1c       	adc	r13, r1
					pEnd = strstr_P(pStart,PSTR("\""));
    49cc:	c6 01       	movw	r24, r12
    49ce:	6d ea       	ldi	r22, 0xAD	; 173
    49d0:	72 e0       	ldi	r23, 0x02	; 2
    49d2:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    49d6:	7c 01       	movw	r14, r24
					if(pEnd != NULL){
    49d8:	00 97       	sbiw	r24, 0x00	; 0
    49da:	f9 f0       	breq	.+62     	; 0x4a1a <modemOperatorDiscovery+0x106>
						j = pEnd - pStart;
    49dc:	8c 19       	sub	r24, r12
    49de:	b8 01       	movw	r22, r16
    49e0:	92 01       	movw	r18, r4
						for(i=0; i<j; i++) strOperatorName[i] = pStart[i];
    49e2:	e8 2f       	mov	r30, r24
    49e4:	f0 e0       	ldi	r31, 0x00	; 0
    49e6:	31 96       	adiw	r30, 0x01	; 1
    49e8:	a8 01       	movw	r20, r16
    49ea:	4e 0f       	add	r20, r30
    49ec:	5f 1f       	adc	r21, r31
    49ee:	31 97       	sbiw	r30, 0x01	; 1
    49f0:	05 c0       	rjmp	.+10     	; 0x49fc <modemOperatorDiscovery+0xe8>
    49f2:	db 01       	movw	r26, r22
    49f4:	8c 91       	ld	r24, X
    49f6:	d9 01       	movw	r26, r18
    49f8:	8d 93       	st	X+, r24
    49fa:	9d 01       	movw	r18, r26
    49fc:	6f 5f       	subi	r22, 0xFF	; 255
    49fe:	7f 4f       	sbci	r23, 0xFF	; 255
    4a00:	64 17       	cp	r22, r20
    4a02:	75 07       	cpc	r23, r21
    4a04:	b1 f7       	brne	.-20     	; 0x49f2 <modemOperatorDiscovery+0xde>
						strOperatorName[i] = '\0';
    4a06:	e4 0d       	add	r30, r4
    4a08:	f5 1d       	adc	r31, r5
    4a0a:	10 82       	st	Z, r1
						if(debugON) UART_DBG(strOperatorName);
    4a0c:	80 91 84 06 	lds	r24, 0x0684
    4a10:	88 23       	and	r24, r24
    4a12:	19 f0       	breq	.+6      	; 0x4a1a <modemOperatorDiscovery+0x106>
    4a14:	c2 01       	movw	r24, r4
    4a16:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
					}
				}
				////////   operator number
				pStart = pEnd + 1;
				pStart = strstr_P(pStart,PSTR("\""));
    4a1a:	c7 01       	movw	r24, r14
    4a1c:	01 96       	adiw	r24, 0x01	; 1
    4a1e:	6b ea       	ldi	r22, 0xAB	; 171
    4a20:	72 e0       	ldi	r23, 0x02	; 2
    4a22:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    4a26:	8c 01       	movw	r16, r24
				if(pStart != NULL){
    4a28:	00 97       	sbiw	r24, 0x00	; 0
    4a2a:	09 f4       	brne	.+2      	; 0x4a2e <modemOperatorDiscovery+0x11a>
    4a2c:	42 c0       	rjmp	.+132    	; 0x4ab2 <modemOperatorDiscovery+0x19e>
					pEnd = strstr_P(pStart + 1,PSTR("\""));
    4a2e:	01 96       	adiw	r24, 0x01	; 1
    4a30:	69 ea       	ldi	r22, 0xA9	; 169
    4a32:	72 e0       	ldi	r23, 0x02	; 2
    4a34:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
					if(pEnd != NULL){
    4a38:	00 97       	sbiw	r24, 0x00	; 0
    4a3a:	c9 f1       	breq	.+114    	; 0x4aae <modemOperatorDiscovery+0x19a>
						if(MobileCountryCodeLen < 8){
    4a3c:	b7 e0       	ldi	r27, 0x07	; 7
    4a3e:	b7 15       	cp	r27, r7
    4a40:	b0 f1       	brcs	.+108    	; 0x4aae <modemOperatorDiscovery+0x19a>
							pEnd += 1;
    4a42:	bc 01       	movw	r22, r24
    4a44:	6f 5f       	subi	r22, 0xFF	; 255
    4a46:	7f 4f       	sbci	r23, 0xFF	; 255
							j = pEnd - pStart;
    4a48:	f6 2e       	mov	r15, r22
    4a4a:	f0 1a       	sub	r15, r16
    4a4c:	d8 01       	movw	r26, r16
    4a4e:	90 e0       	ldi	r25, 0x00	; 0
    4a50:	47 2d       	mov	r20, r7
    4a52:	50 e0       	ldi	r21, 0x00	; 0

							for(i=0; i<j; i++) p_mccOperatorList->strMobileCountryCode[MobileCountryCodeLen][i] = pStart[i];
    4a54:	9a 01       	movw	r18, r20
    4a56:	e3 e0       	ldi	r30, 0x03	; 3
    4a58:	22 0f       	add	r18, r18
    4a5a:	33 1f       	adc	r19, r19
    4a5c:	ea 95       	dec	r30
    4a5e:	e1 f7       	brne	.-8      	; 0x4a58 <modemOperatorDiscovery+0x144>
    4a60:	24 0f       	add	r18, r20
    4a62:	35 1f       	adc	r19, r21
    4a64:	28 0d       	add	r18, r8
    4a66:	39 1d       	adc	r19, r9
    4a68:	06 c0       	rjmp	.+12     	; 0x4a76 <modemOperatorDiscovery+0x162>
    4a6a:	f9 01       	movw	r30, r18
    4a6c:	e9 0f       	add	r30, r25
    4a6e:	f1 1d       	adc	r31, r1
    4a70:	8d 91       	ld	r24, X+
    4a72:	81 83       	std	Z+1, r24	; 0x01
    4a74:	9f 5f       	subi	r25, 0xFF	; 255
    4a76:	9f 15       	cp	r25, r15
    4a78:	c0 f3       	brcs	.-16     	; 0x4a6a <modemOperatorDiscovery+0x156>
							p_mccOperatorList->strMobileCountryCode[MobileCountryCodeLen][i] = '\0';
    4a7a:	fa 01       	movw	r30, r20
    4a7c:	93 e0       	ldi	r25, 0x03	; 3
    4a7e:	ee 0f       	add	r30, r30
    4a80:	ff 1f       	adc	r31, r31
    4a82:	9a 95       	dec	r25
    4a84:	e1 f7       	brne	.-8      	; 0x4a7e <modemOperatorDiscovery+0x16a>
    4a86:	e4 0f       	add	r30, r20
    4a88:	f5 1f       	adc	r31, r21
    4a8a:	e8 0d       	add	r30, r8
    4a8c:	f9 1d       	adc	r31, r9
    4a8e:	ef 0d       	add	r30, r15
    4a90:	f1 1d       	adc	r31, r1
    4a92:	11 82       	std	Z+1, r1	; 0x01

							//UART_DBG(&p_mccOperatorList->strMobileCountryCode[MobileCountryCodeLen][0]);
							MobileCountryCodeLen++;
    4a94:	73 94       	inc	r7

							////////   Access Technology
							strAccessTechnology[0] = *(pEnd + 1);
    4a96:	fb 01       	movw	r30, r22
    4a98:	81 81       	ldd	r24, Z+1	; 0x01
    4a9a:	89 83       	std	Y+1, r24	; 0x01
							strAccessTechnology[1] = '\0';
    4a9c:	1a 82       	std	Y+2, r1	; 0x02
							if(debugON) UART_DBG(&strAccessTechnology[0]);
    4a9e:	80 91 84 06 	lds	r24, 0x0684
    4aa2:	88 23       	and	r24, r24
    4aa4:	21 f0       	breq	.+8      	; 0x4aae <modemOperatorDiscovery+0x19a>
    4aa6:	ce 01       	movw	r24, r28
    4aa8:	01 96       	adiw	r24, 0x01	; 1
    4aaa:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
    4aae:	00 e0       	ldi	r16, 0x00	; 0
    4ab0:	10 e0       	ldi	r17, 0x00	; 0
	p_mccOperatorList->numOperatorsFound = 0;

	res = SendAtCmd_P(nUart, "AT+COPS=?\r", "OK", 60);
	if(res != NULL){
		pStart = pEnd = NULL;
		for(p_idx = res; *p_idx; p_idx++){
    4ab2:	08 94       	sec
    4ab4:	a1 1c       	adc	r10, r1
    4ab6:	b1 1c       	adc	r11, r1
    4ab8:	d5 01       	movw	r26, r10
    4aba:	8c 91       	ld	r24, X
    4abc:	88 23       	and	r24, r24
    4abe:	09 f0       	breq	.+2      	; 0x4ac2 <modemOperatorDiscovery+0x1ae>
    4ac0:	5f cf       	rjmp	.-322    	; 0x4980 <modemOperatorDiscovery+0x6c>
				pStart = pEnd = NULL;
			}
		}// end for
	}

	if(!MobileCountryCodeLen) return 0;
    4ac2:	77 20       	and	r7, r7
    4ac4:	21 f0       	breq	.+8      	; 0x4ace <modemOperatorDiscovery+0x1ba>

	p_mccOperatorList->numOperatorsFound = MobileCountryCodeLen;
    4ac6:	f4 01       	movw	r30, r8
    4ac8:	70 82       	st	Z, r7
    4aca:	81 e0       	ldi	r24, 0x01	; 1
    4acc:	01 c0       	rjmp	.+2      	; 0x4ad0 <modemOperatorDiscovery+0x1bc>

	return 1;
    4ace:	80 e0       	ldi	r24, 0x00	; 0
}
    4ad0:	ce 5a       	subi	r28, 0xAE	; 174
    4ad2:	df 4f       	sbci	r29, 0xFF	; 255
    4ad4:	0f b6       	in	r0, 0x3f	; 63
    4ad6:	f8 94       	cli
    4ad8:	de bf       	out	0x3e, r29	; 62
    4ada:	0f be       	out	0x3f, r0	; 63
    4adc:	cd bf       	out	0x3d, r28	; 61
    4ade:	cf 91       	pop	r28
    4ae0:	df 91       	pop	r29
    4ae2:	1f 91       	pop	r17
    4ae4:	0f 91       	pop	r16
    4ae6:	ff 90       	pop	r15
    4ae8:	ef 90       	pop	r14
    4aea:	df 90       	pop	r13
    4aec:	cf 90       	pop	r12
    4aee:	bf 90       	pop	r11
    4af0:	af 90       	pop	r10
    4af2:	9f 90       	pop	r9
    4af4:	8f 90       	pop	r8
    4af6:	7f 90       	pop	r7
    4af8:	5f 90       	pop	r5
    4afa:	4f 90       	pop	r4
    4afc:	3f 90       	pop	r3
    4afe:	2f 90       	pop	r2
    4b00:	08 95       	ret

00004b02 <modemGPRSNetworkRegistrationStatus>:
 * return:
 * 			0 - GPRS not registered
 * 			1 - GPRS registered
 */
uint8_t modemGPRSNetworkRegistrationStatus(uint8_t nUart, uint16_t  nIntervals_sec, uint8_t nRetries)
{
    4b02:	ef 92       	push	r14
    4b04:	ff 92       	push	r15
    4b06:	0f 93       	push	r16
    4b08:	1f 93       	push	r17
    4b0a:	cf 93       	push	r28
    4b0c:	df 93       	push	r29
    4b0e:	e8 2e       	mov	r14, r24
    4b10:	eb 01       	movw	r28, r22
    4b12:	f4 2e       	mov	r15, r20
	char *res = NULL;
	uint8_t nRegStatus, n, cnt_denied = 0;

	if(!debugON) TXT_DBG("GPRS Registration.");
    4b14:	80 91 84 06 	lds	r24, 0x0684
    4b18:	88 23       	and	r24, r24
    4b1a:	21 f4       	brne	.+8      	; 0x4b24 <modemGPRSNetworkRegistrationStatus+0x22>
    4b1c:	85 e3       	ldi	r24, 0x35	; 53
    4b1e:	93 e0       	ldi	r25, 0x03	; 3
    4b20:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    4b24:	00 e0       	ldi	r16, 0x00	; 0
    4b26:	10 e0       	ldi	r17, 0x00	; 0
    4b28:	20 c0       	rjmp	.+64     	; 0x4b6a <modemGPRSNetworkRegistrationStatus+0x68>
	for(n=0; n < nRetries; n++, timer_sysDelay_sec(nIntervals_sec)){
		if((res = SendAtCmd_P(nUart, "AT+CGREG?\r", "OK", 2)) == NULL) continue;
    4b2a:	8e 2d       	mov	r24, r14
    4b2c:	6a e2       	ldi	r22, 0x2A	; 42
    4b2e:	73 e0       	ldi	r23, 0x03	; 3
    4b30:	47 e2       	ldi	r20, 0x27	; 39
    4b32:	53 e0       	ldi	r21, 0x03	; 3
    4b34:	22 e0       	ldi	r18, 0x02	; 2
    4b36:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    4b3a:	00 97       	sbiw	r24, 0x00	; 0
    4b3c:	91 f0       	breq	.+36     	; 0x4b62 <modemGPRSNetworkRegistrationStatus+0x60>
		else{
			res = strstr_P(res, PSTR(","));
    4b3e:	65 e2       	ldi	r22, 0x25	; 37
    4b40:	73 e0       	ldi	r23, 0x03	; 3
    4b42:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    4b46:	fc 01       	movw	r30, r24
			if(res != NULL){
    4b48:	00 97       	sbiw	r24, 0x00	; 0
    4b4a:	59 f0       	breq	.+22     	; 0x4b62 <modemGPRSNetworkRegistrationStatus+0x60>
				nRegStatus = res[1];
    4b4c:	81 81       	ldd	r24, Z+1	; 0x01
				if(nRegStatus == '3'){
    4b4e:	83 33       	cpi	r24, 0x33	; 51
    4b50:	21 f4       	brne	.+8      	; 0x4b5a <modemGPRSNetworkRegistrationStatus+0x58>
					cnt_denied++;
    4b52:	1f 5f       	subi	r17, 0xFF	; 255
					// 3 time registration denied exit.
					if(cnt_denied == 3) return 0;
    4b54:	13 30       	cpi	r17, 0x03	; 3
    4b56:	29 f4       	brne	.+10     	; 0x4b62 <modemGPRSNetworkRegistrationStatus+0x60>
    4b58:	0a c0       	rjmp	.+20     	; 0x4b6e <modemGPRSNetworkRegistrationStatus+0x6c>
				}

				if((nRegStatus == '1') || (nRegStatus == '5')) return 1;
    4b5a:	81 33       	cpi	r24, 0x31	; 49
    4b5c:	51 f0       	breq	.+20     	; 0x4b72 <modemGPRSNetworkRegistrationStatus+0x70>
    4b5e:	85 33       	cpi	r24, 0x35	; 53
    4b60:	41 f0       	breq	.+16     	; 0x4b72 <modemGPRSNetworkRegistrationStatus+0x70>
{
	char *res = NULL;
	uint8_t nRegStatus, n, cnt_denied = 0;

	if(!debugON) TXT_DBG("GPRS Registration.");
	for(n=0; n < nRetries; n++, timer_sysDelay_sec(nIntervals_sec)){
    4b62:	0f 5f       	subi	r16, 0xFF	; 255
    4b64:	ce 01       	movw	r24, r28
    4b66:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    4b6a:	0f 15       	cp	r16, r15
    4b6c:	f0 f2       	brcs	.-68     	; 0x4b2a <modemGPRSNetworkRegistrationStatus+0x28>
    4b6e:	80 e0       	ldi	r24, 0x00	; 0
    4b70:	01 c0       	rjmp	.+2      	; 0x4b74 <modemGPRSNetworkRegistrationStatus+0x72>
    4b72:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
	}// for

	return 0;
}
    4b74:	df 91       	pop	r29
    4b76:	cf 91       	pop	r28
    4b78:	1f 91       	pop	r17
    4b7a:	0f 91       	pop	r16
    4b7c:	ff 90       	pop	r15
    4b7e:	ef 90       	pop	r14
    4b80:	08 95       	ret

00004b82 <modemNetworkRegistrationReport>:
 * return:
 * 			0 - not registered
 * 			1 - registered
 */
uint8_t modemNetworkRegistrationReport(uint8_t nUart, uint16_t  nIntervals_sec, uint8_t nRetries)
{
    4b82:	ef 92       	push	r14
    4b84:	ff 92       	push	r15
    4b86:	0f 93       	push	r16
    4b88:	1f 93       	push	r17
    4b8a:	cf 93       	push	r28
    4b8c:	df 93       	push	r29
    4b8e:	e8 2e       	mov	r14, r24
    4b90:	eb 01       	movw	r28, r22
    4b92:	f4 2e       	mov	r15, r20
	char *res = NULL, c;
	uint8_t nRegStatus, n, cnt_denied = 0;

	if(!debugON) TXT_DBG("\r\nNetwork Registration Report.");
    4b94:	80 91 84 06 	lds	r24, 0x0684
    4b98:	88 23       	and	r24, r24
    4b9a:	21 f4       	brne	.+8      	; 0x4ba4 <modemNetworkRegistrationReport+0x22>
    4b9c:	85 e5       	ldi	r24, 0x55	; 85
    4b9e:	93 e0       	ldi	r25, 0x03	; 3
    4ba0:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    4ba4:	10 e0       	ldi	r17, 0x00	; 0
    4ba6:	00 e0       	ldi	r16, 0x00	; 0
    4ba8:	27 c0       	rjmp	.+78     	; 0x4bf8 <modemNetworkRegistrationReport+0x76>

	for(n=0; n < nRetries; n++, timer_sysDelay_sec(nIntervals_sec)){
		if(!debugON){
    4baa:	80 91 84 06 	lds	r24, 0x0684
    4bae:	88 23       	and	r24, r24
    4bb0:	49 f4       	brne	.+18     	; 0x4bc4 <modemNetworkRegistrationReport+0x42>
			if(n & 0x01){
    4bb2:	10 ff       	sbrs	r17, 0
    4bb4:	03 c0       	rjmp	.+6      	; 0x4bbc <modemNetworkRegistrationReport+0x3a>
				c = '\\';
				uartSendByte(UART1, c);
    4bb6:	81 e0       	ldi	r24, 0x01	; 1
    4bb8:	6c e5       	ldi	r22, 0x5C	; 92
    4bba:	02 c0       	rjmp	.+4      	; 0x4bc0 <modemNetworkRegistrationReport+0x3e>
			}
			else{
				c = '/';
				uartSendByte(UART1, c);
    4bbc:	81 e0       	ldi	r24, 0x01	; 1
    4bbe:	6f e2       	ldi	r22, 0x2F	; 47
    4bc0:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
			}
		}

		if((res = SendAtCmd_P(nUart, "AT+CREG?\r","OK", 2)) == NULL) continue;
    4bc4:	8e 2d       	mov	r24, r14
    4bc6:	6b e4       	ldi	r22, 0x4B	; 75
    4bc8:	73 e0       	ldi	r23, 0x03	; 3
    4bca:	48 e4       	ldi	r20, 0x48	; 72
    4bcc:	53 e0       	ldi	r21, 0x03	; 3
    4bce:	22 e0       	ldi	r18, 0x02	; 2
    4bd0:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    4bd4:	fc 01       	movw	r30, r24
    4bd6:	00 97       	sbiw	r24, 0x00	; 0
    4bd8:	59 f0       	breq	.+22     	; 0x4bf0 <modemNetworkRegistrationReport+0x6e>
		else{
			nRegStatus = res[11];
    4bda:	83 85       	ldd	r24, Z+11	; 0x0b
			if(nRegStatus == '3'){
    4bdc:	83 33       	cpi	r24, 0x33	; 51
    4bde:	21 f4       	brne	.+8      	; 0x4be8 <modemNetworkRegistrationReport+0x66>
				cnt_denied++;
    4be0:	0f 5f       	subi	r16, 0xFF	; 255
				// 3 time registration denied exit.
				if(cnt_denied == 3) return 0;
    4be2:	03 30       	cpi	r16, 0x03	; 3
    4be4:	29 f4       	brne	.+10     	; 0x4bf0 <modemNetworkRegistrationReport+0x6e>
    4be6:	0a c0       	rjmp	.+20     	; 0x4bfc <modemNetworkRegistrationReport+0x7a>
			}
			if((nRegStatus == '1') || (nRegStatus == '5')){
    4be8:	81 33       	cpi	r24, 0x31	; 49
    4bea:	51 f0       	breq	.+20     	; 0x4c00 <modemNetworkRegistrationReport+0x7e>
    4bec:	85 33       	cpi	r24, 0x35	; 53
    4bee:	41 f0       	breq	.+16     	; 0x4c00 <modemNetworkRegistrationReport+0x7e>
	char *res = NULL, c;
	uint8_t nRegStatus, n, cnt_denied = 0;

	if(!debugON) TXT_DBG("\r\nNetwork Registration Report.");

	for(n=0; n < nRetries; n++, timer_sysDelay_sec(nIntervals_sec)){
    4bf0:	1f 5f       	subi	r17, 0xFF	; 255
    4bf2:	ce 01       	movw	r24, r28
    4bf4:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    4bf8:	1f 15       	cp	r17, r15
    4bfa:	b8 f2       	brcs	.-82     	; 0x4baa <modemNetworkRegistrationReport+0x28>
    4bfc:	80 e0       	ldi	r24, 0x00	; 0
    4bfe:	01 c0       	rjmp	.+2      	; 0x4c02 <modemNetworkRegistrationReport+0x80>
    4c00:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
	}// end for

	return 0;
}
    4c02:	df 91       	pop	r29
    4c04:	cf 91       	pop	r28
    4c06:	1f 91       	pop	r17
    4c08:	0f 91       	pop	r16
    4c0a:	ff 90       	pop	r15
    4c0c:	ef 90       	pop	r14
    4c0e:	08 95       	ret

00004c10 <modemSearchBaudrate>:
 * return:
 * 		0 - failed
 * 		1 - found modem baudrate
 */
uint8_t modemSearchBaudrate(uint8_t nUart, uint32_t *modemBaudrateFound)
{
    4c10:	4f 92       	push	r4
    4c12:	5f 92       	push	r5
    4c14:	6f 92       	push	r6
    4c16:	7f 92       	push	r7
    4c18:	8f 92       	push	r8
    4c1a:	9f 92       	push	r9
    4c1c:	bf 92       	push	r11
    4c1e:	cf 92       	push	r12
    4c20:	df 92       	push	r13
    4c22:	ef 92       	push	r14
    4c24:	ff 92       	push	r15
    4c26:	0f 93       	push	r16
    4c28:	1f 93       	push	r17
    4c2a:	df 93       	push	r29
    4c2c:	cf 93       	push	r28
    4c2e:	cd b7       	in	r28, 0x3d	; 61
    4c30:	de b7       	in	r29, 0x3e	; 62
    4c32:	e0 97       	sbiw	r28, 0x30	; 48
    4c34:	0f b6       	in	r0, 0x3f	; 63
    4c36:	f8 94       	cli
    4c38:	de bf       	out	0x3e, r29	; 62
    4c3a:	0f be       	out	0x3f, r0	; 63
    4c3c:	cd bf       	out	0x3d, r28	; 61
    4c3e:	b8 2e       	mov	r11, r24
    4c40:	4b 01       	movw	r8, r22
    4c42:	18 e9       	ldi	r17, 0x98	; 152
    4c44:	c1 2e       	mov	r12, r17
    4c46:	12 e0       	ldi	r17, 0x02	; 2
    4c48:	d1 2e       	mov	r13, r17

	for(i=0; i < MAX_BAUDRATE; i++){
		modemBaudrate = aBaudrate[i];
		uartSetBaudRate(nUart, modemBaudrate);
		timer_sysDelay_msec(100u);
		if(sprintf_P(&strTmp[0], PSTR("Searching:%lubsp"), modemBaudrate)){
    4c4a:	3e 01       	movw	r6, r28
    4c4c:	08 94       	sec
    4c4e:	61 1c       	adc	r6, r1
    4c50:	71 1c       	adc	r7, r1
    4c52:	b3 e9       	ldi	r27, 0x93	; 147
    4c54:	4b 2e       	mov	r4, r27
    4c56:	b3 e0       	ldi	r27, 0x03	; 3
    4c58:	5b 2e       	mov	r5, r27
	char strTmp[48];
	uint32_t modemBaudrate;
	uint8_t i;

	for(i=0; i < MAX_BAUDRATE; i++){
		modemBaudrate = aBaudrate[i];
    4c5a:	d6 01       	movw	r26, r12
    4c5c:	ed 90       	ld	r14, X+
    4c5e:	fd 90       	ld	r15, X+
    4c60:	0d 91       	ld	r16, X+
    4c62:	1c 91       	ld	r17, X
		uartSetBaudRate(nUart, modemBaudrate);
    4c64:	8b 2d       	mov	r24, r11
    4c66:	b8 01       	movw	r22, r16
    4c68:	a7 01       	movw	r20, r14
    4c6a:	0e 94 23 18 	call	0x3046	; 0x3046 <uartSetBaudRate>
		timer_sysDelay_msec(100u);
    4c6e:	64 e6       	ldi	r22, 0x64	; 100
    4c70:	70 e0       	ldi	r23, 0x00	; 0
    4c72:	80 e0       	ldi	r24, 0x00	; 0
    4c74:	90 e0       	ldi	r25, 0x00	; 0
    4c76:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
		if(sprintf_P(&strTmp[0], PSTR("Searching:%lubsp"), modemBaudrate)){
    4c7a:	ed b7       	in	r30, 0x3d	; 61
    4c7c:	fe b7       	in	r31, 0x3e	; 62
    4c7e:	38 97       	sbiw	r30, 0x08	; 8
    4c80:	0f b6       	in	r0, 0x3f	; 63
    4c82:	f8 94       	cli
    4c84:	fe bf       	out	0x3e, r31	; 62
    4c86:	0f be       	out	0x3f, r0	; 63
    4c88:	ed bf       	out	0x3d, r30	; 61
    4c8a:	31 96       	adiw	r30, 0x01	; 1
    4c8c:	ad b7       	in	r26, 0x3d	; 61
    4c8e:	be b7       	in	r27, 0x3e	; 62
    4c90:	12 96       	adiw	r26, 0x02	; 2
    4c92:	7c 92       	st	X, r7
    4c94:	6e 92       	st	-X, r6
    4c96:	11 97       	sbiw	r26, 0x01	; 1
    4c98:	53 82       	std	Z+3, r5	; 0x03
    4c9a:	42 82       	std	Z+2, r4	; 0x02
    4c9c:	e4 82       	std	Z+4, r14	; 0x04
    4c9e:	f5 82       	std	Z+5, r15	; 0x05
    4ca0:	06 83       	std	Z+6, r16	; 0x06
    4ca2:	17 83       	std	Z+7, r17	; 0x07
    4ca4:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    4ca8:	ed b7       	in	r30, 0x3d	; 61
    4caa:	fe b7       	in	r31, 0x3e	; 62
    4cac:	38 96       	adiw	r30, 0x08	; 8
    4cae:	0f b6       	in	r0, 0x3f	; 63
    4cb0:	f8 94       	cli
    4cb2:	fe bf       	out	0x3e, r31	; 62
    4cb4:	0f be       	out	0x3f, r0	; 63
    4cb6:	ed bf       	out	0x3d, r30	; 61
    4cb8:	89 2b       	or	r24, r25
    4cba:	e9 f0       	breq	.+58     	; 0x4cf6 <modemSearchBaudrate+0xe6>
			UART_DBG(strTmp);
    4cbc:	c3 01       	movw	r24, r6
    4cbe:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
			if(SendAtCmd_P(nUart,"AT\r", "OK", 2) != NULL){
    4cc2:	8b 2d       	mov	r24, r11
    4cc4:	6f e8       	ldi	r22, 0x8F	; 143
    4cc6:	73 e0       	ldi	r23, 0x03	; 3
    4cc8:	4c e8       	ldi	r20, 0x8C	; 140
    4cca:	53 e0       	ldi	r21, 0x03	; 3
    4ccc:	22 e0       	ldi	r18, 0x02	; 2
    4cce:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    4cd2:	89 2b       	or	r24, r25
    4cd4:	81 f0       	breq	.+32     	; 0x4cf6 <modemSearchBaudrate+0xe6>
				*modemBaudrateFound = modemBaudrate;
    4cd6:	d4 01       	movw	r26, r8
    4cd8:	ed 92       	st	X+, r14
    4cda:	fd 92       	st	X+, r15
    4cdc:	0d 93       	st	X+, r16
    4cde:	1c 93       	st	X, r17
    4ce0:	13 97       	sbiw	r26, 0x03	; 3
				(void)SendAtCmd_P(nUart,"ATE0\r", "OK", 2);
    4ce2:	8b 2d       	mov	r24, r11
    4ce4:	66 e8       	ldi	r22, 0x86	; 134
    4ce6:	73 e0       	ldi	r23, 0x03	; 3
    4ce8:	43 e8       	ldi	r20, 0x83	; 131
    4cea:	53 e0       	ldi	r21, 0x03	; 3
    4cec:	22 e0       	ldi	r18, 0x02	; 2
    4cee:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    4cf2:	81 e0       	ldi	r24, 0x01	; 1
    4cf4:	0b c0       	rjmp	.+22     	; 0x4d0c <modemSearchBaudrate+0xfc>
				return 1;
    4cf6:	e4 e0       	ldi	r30, 0x04	; 4
    4cf8:	f0 e0       	ldi	r31, 0x00	; 0
    4cfa:	ce 0e       	add	r12, r30
    4cfc:	df 1e       	adc	r13, r31
{
	char strTmp[48];
	uint32_t modemBaudrate;
	uint8_t i;

	for(i=0; i < MAX_BAUDRATE; i++){
    4cfe:	f8 eb       	ldi	r31, 0xB8	; 184
    4d00:	cf 16       	cp	r12, r31
    4d02:	f2 e0       	ldi	r31, 0x02	; 2
    4d04:	df 06       	cpc	r13, r31
    4d06:	09 f0       	breq	.+2      	; 0x4d0a <modemSearchBaudrate+0xfa>
    4d08:	a8 cf       	rjmp	.-176    	; 0x4c5a <modemSearchBaudrate+0x4a>
    4d0a:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}// end for

	return 0;
}
    4d0c:	e0 96       	adiw	r28, 0x30	; 48
    4d0e:	0f b6       	in	r0, 0x3f	; 63
    4d10:	f8 94       	cli
    4d12:	de bf       	out	0x3e, r29	; 62
    4d14:	0f be       	out	0x3f, r0	; 63
    4d16:	cd bf       	out	0x3d, r28	; 61
    4d18:	cf 91       	pop	r28
    4d1a:	df 91       	pop	r29
    4d1c:	1f 91       	pop	r17
    4d1e:	0f 91       	pop	r16
    4d20:	ff 90       	pop	r15
    4d22:	ef 90       	pop	r14
    4d24:	df 90       	pop	r13
    4d26:	cf 90       	pop	r12
    4d28:	bf 90       	pop	r11
    4d2a:	9f 90       	pop	r9
    4d2c:	8f 90       	pop	r8
    4d2e:	7f 90       	pop	r7
    4d30:	6f 90       	pop	r6
    4d32:	5f 90       	pop	r5
    4d34:	4f 90       	pop	r4
    4d36:	08 95       	ret

00004d38 <modemOperatorSelection>:
	return 0;
}


uint8_t modemOperatorSelection(uint8_t nUart, uint8_t roamingSim)
{
    4d38:	8f 92       	push	r8
    4d3a:	9f 92       	push	r9
    4d3c:	bf 92       	push	r11
    4d3e:	cf 92       	push	r12
    4d40:	df 92       	push	r13
    4d42:	ef 92       	push	r14
    4d44:	ff 92       	push	r15
    4d46:	0f 93       	push	r16
    4d48:	1f 93       	push	r17
    4d4a:	df 93       	push	r29
    4d4c:	cf 93       	push	r28
    4d4e:	cd b7       	in	r28, 0x3d	; 61
    4d50:	de b7       	in	r29, 0x3e	; 62
    4d52:	c9 56       	subi	r28, 0x69	; 105
    4d54:	d0 40       	sbci	r29, 0x00	; 0
    4d56:	0f b6       	in	r0, 0x3f	; 63
    4d58:	f8 94       	cli
    4d5a:	de bf       	out	0x3e, r29	; 62
    4d5c:	0f be       	out	0x3f, r0	; 63
    4d5e:	cd bf       	out	0x3d, r28	; 61
    4d60:	f8 2e       	mov	r15, r24
	t_mccOperatorList	mccOperatorList;
	char strTmp[32];
	uint8_t idx, n, j;

	if(roamingSim){
    4d62:	66 23       	and	r22, r22
    4d64:	09 f4       	brne	.+2      	; 0x4d68 <modemOperatorSelection+0x30>
    4d66:	82 c0       	rjmp	.+260    	; 0x4e6c <modemOperatorSelection+0x134>
		if(!debugON) modemKeepAliveDisplayEna = 1;
    4d68:	80 91 84 06 	lds	r24, 0x0684
    4d6c:	88 23       	and	r24, r24
    4d6e:	19 f4       	brne	.+6      	; 0x4d76 <modemOperatorSelection+0x3e>
    4d70:	81 e0       	ldi	r24, 0x01	; 1
    4d72:	80 93 8e 06 	sts	0x068E, r24
    4d76:	10 e0       	ldi	r17, 0x00	; 0
		for(j=0; (j < 20) && !modemOperatorDiscovery(nUart, &mccOperatorList); timer_sysDelay_sec(5), j++);// tries 20 times - all the operators in the list
    4d78:	91 e2       	ldi	r25, 0x21	; 33
    4d7a:	c9 2e       	mov	r12, r25
    4d7c:	d1 2c       	mov	r13, r1
    4d7e:	cc 0e       	add	r12, r28
    4d80:	dd 1e       	adc	r13, r29
    4d82:	07 c0       	rjmp	.+14     	; 0x4d92 <modemOperatorSelection+0x5a>
    4d84:	85 e0       	ldi	r24, 0x05	; 5
    4d86:	90 e0       	ldi	r25, 0x00	; 0
    4d88:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    4d8c:	1f 5f       	subi	r17, 0xFF	; 255
    4d8e:	14 31       	cpi	r17, 0x14	; 20
    4d90:	31 f0       	breq	.+12     	; 0x4d9e <modemOperatorSelection+0x66>
    4d92:	8f 2d       	mov	r24, r15
    4d94:	b6 01       	movw	r22, r12
    4d96:	0e 94 8a 24 	call	0x4914	; 0x4914 <modemOperatorDiscovery>
    4d9a:	88 23       	and	r24, r24
    4d9c:	99 f3       	breq	.-26     	; 0x4d84 <modemOperatorSelection+0x4c>
		if(mccOperatorList.numOperatorsFound){
    4d9e:	b9 a0       	ldd	r11, Y+33	; 0x21
    4da0:	bb 20       	and	r11, r11
    4da2:	09 f4       	brne	.+2      	; 0x4da6 <modemOperatorSelection+0x6e>
    4da4:	5c c0       	rjmp	.+184    	; 0x4e5e <modemOperatorSelection+0x126>
    4da6:	8e 01       	movw	r16, r28
    4da8:	0e 5d       	subi	r16, 0xDE	; 222
    4daa:	1f 4f       	sbci	r17, 0xFF	; 255
    4dac:	ee 24       	eor	r14, r14
			n = mccOperatorList.numOperatorsFound;
			for(idx=0; idx< n; idx++){ // select manual operator.
				if(sprintf_P(strTmp, PSTR("AT+COPS=1,2,%s\r"), &mccOperatorList.strMobileCountryCode[idx][0])){
    4dae:	6e 01       	movw	r12, r28
    4db0:	08 94       	sec
    4db2:	c1 1c       	adc	r12, r1
    4db4:	d1 1c       	adc	r13, r1
    4db6:	85 e1       	ldi	r24, 0x15	; 21
    4db8:	88 2e       	mov	r8, r24
    4dba:	83 e0       	ldi	r24, 0x03	; 3
    4dbc:	98 2e       	mov	r9, r24
    4dbe:	4c c0       	rjmp	.+152    	; 0x4e58 <modemOperatorSelection+0x120>
    4dc0:	00 d0       	rcall	.+0      	; 0x4dc2 <modemOperatorSelection+0x8a>
    4dc2:	00 d0       	rcall	.+0      	; 0x4dc4 <modemOperatorSelection+0x8c>
    4dc4:	00 d0       	rcall	.+0      	; 0x4dc6 <modemOperatorSelection+0x8e>
    4dc6:	ed b7       	in	r30, 0x3d	; 61
    4dc8:	fe b7       	in	r31, 0x3e	; 62
    4dca:	31 96       	adiw	r30, 0x01	; 1
    4dcc:	ad b7       	in	r26, 0x3d	; 61
    4dce:	be b7       	in	r27, 0x3e	; 62
    4dd0:	12 96       	adiw	r26, 0x02	; 2
    4dd2:	dc 92       	st	X, r13
    4dd4:	ce 92       	st	-X, r12
    4dd6:	11 97       	sbiw	r26, 0x01	; 1
    4dd8:	93 82       	std	Z+3, r9	; 0x03
    4dda:	82 82       	std	Z+2, r8	; 0x02
    4ddc:	15 83       	std	Z+5, r17	; 0x05
    4dde:	04 83       	std	Z+4, r16	; 0x04
    4de0:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    4de4:	2d b7       	in	r18, 0x3d	; 61
    4de6:	3e b7       	in	r19, 0x3e	; 62
    4de8:	2a 5f       	subi	r18, 0xFA	; 250
    4dea:	3f 4f       	sbci	r19, 0xFF	; 255
    4dec:	0f b6       	in	r0, 0x3f	; 63
    4dee:	f8 94       	cli
    4df0:	3e bf       	out	0x3e, r19	; 62
    4df2:	0f be       	out	0x3f, r0	; 63
    4df4:	2d bf       	out	0x3d, r18	; 61
    4df6:	89 2b       	or	r24, r25
    4df8:	61 f1       	breq	.+88     	; 0x4e52 <modemOperatorSelection+0x11a>
					if(SendAtCmd(nUart, strTmp, "OK", 5) != NULL){// operator is selected
    4dfa:	8f 2d       	mov	r24, r15
    4dfc:	b6 01       	movw	r22, r12
    4dfe:	40 e0       	ldi	r20, 0x00	; 0
    4e00:	51 e0       	ldi	r21, 0x01	; 1
    4e02:	25 e0       	ldi	r18, 0x05	; 5
    4e04:	0e 94 f5 23 	call	0x47ea	; 0x47ea <modemSendAtCmd>
    4e08:	89 2b       	or	r24, r25
    4e0a:	19 f1       	breq	.+70     	; 0x4e52 <modemOperatorSelection+0x11a>
						timer_sysDelay_msec(5);
    4e0c:	65 e0       	ldi	r22, 0x05	; 5
    4e0e:	70 e0       	ldi	r23, 0x00	; 0
    4e10:	80 e0       	ldi	r24, 0x00	; 0
    4e12:	90 e0       	ldi	r25, 0x00	; 0
    4e14:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
						if(modemKeepAliveDisplayEna) modemKeepAliveDisplayEna = 0;
    4e18:	80 91 8e 06 	lds	r24, 0x068E
    4e1c:	88 23       	and	r24, r24
    4e1e:	11 f0       	breq	.+4      	; 0x4e24 <modemOperatorSelection+0xec>
    4e20:	10 92 8e 06 	sts	0x068E, r1

						if(modemNetworkRegistrationReport(nUart, 10, 10)){// operator registration each 10 seconds retries 5 times
    4e24:	8f 2d       	mov	r24, r15
    4e26:	6a e0       	ldi	r22, 0x0A	; 10
    4e28:	70 e0       	ldi	r23, 0x00	; 0
    4e2a:	4a e0       	ldi	r20, 0x0A	; 10
    4e2c:	0e 94 c1 25 	call	0x4b82	; 0x4b82 <modemNetworkRegistrationReport>
    4e30:	88 23       	and	r24, r24
    4e32:	59 f0       	breq	.+22     	; 0x4e4a <modemOperatorSelection+0x112>
							if(modemGPRSNetworkRegistrationStatus(nUart, 10,5)){// GPRS registered. can send data.
    4e34:	8f 2d       	mov	r24, r15
    4e36:	6a e0       	ldi	r22, 0x0A	; 10
    4e38:	70 e0       	ldi	r23, 0x00	; 0
    4e3a:	45 e0       	ldi	r20, 0x05	; 5
    4e3c:	0e 94 81 25 	call	0x4b02	; 0x4b02 <modemGPRSNetworkRegistrationStatus>
    4e40:	88 23       	and	r24, r24
    4e42:	61 f5       	brne	.+88     	; 0x4e9c <modemOperatorSelection+0x164>
								return 1;	// operator + GPRS is selected & registered
							}else TXT_DBG("GPRS access denied.");
    4e44:	81 e0       	ldi	r24, 0x01	; 1
    4e46:	93 e0       	ldi	r25, 0x03	; 3
    4e48:	02 c0       	rjmp	.+4      	; 0x4e4e <modemOperatorSelection+0x116>
						}else TXT_DBG("Network access denied.");
    4e4a:	8a ee       	ldi	r24, 0xEA	; 234
    4e4c:	92 e0       	ldi	r25, 0x02	; 2
    4e4e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	if(roamingSim){
		if(!debugON) modemKeepAliveDisplayEna = 1;
		for(j=0; (j < 20) && !modemOperatorDiscovery(nUart, &mccOperatorList); timer_sysDelay_sec(5), j++);// tries 20 times - all the operators in the list
		if(mccOperatorList.numOperatorsFound){
			n = mccOperatorList.numOperatorsFound;
			for(idx=0; idx< n; idx++){ // select manual operator.
    4e52:	e3 94       	inc	r14
    4e54:	07 5f       	subi	r16, 0xF7	; 247
    4e56:	1f 4f       	sbci	r17, 0xFF	; 255
    4e58:	eb 14       	cp	r14, r11
    4e5a:	08 f4       	brcc	.+2      	; 0x4e5e <modemOperatorSelection+0x126>
    4e5c:	b1 cf       	rjmp	.-158    	; 0x4dc0 <modemOperatorSelection+0x88>
						}else TXT_DBG("Network access denied.");
					}
				}
			}// end for
		}
		if(modemKeepAliveDisplayEna) modemKeepAliveDisplayEna = 0;
    4e5e:	80 91 8e 06 	lds	r24, 0x068E
    4e62:	88 23       	and	r24, r24
    4e64:	e1 f0       	breq	.+56     	; 0x4e9e <modemOperatorSelection+0x166>
    4e66:	10 92 8e 06 	sts	0x068E, r1
    4e6a:	13 c0       	rjmp	.+38     	; 0x4e92 <modemOperatorSelection+0x15a>
	}else{
		if(modemNetworkRegistrationReport(nUart, 10, 10)){// operator registration each 10 seconds retries 10 times
    4e6c:	6a e0       	ldi	r22, 0x0A	; 10
    4e6e:	70 e0       	ldi	r23, 0x00	; 0
    4e70:	4a e0       	ldi	r20, 0x0A	; 10
    4e72:	0e 94 c1 25 	call	0x4b82	; 0x4b82 <modemNetworkRegistrationReport>
    4e76:	88 23       	and	r24, r24
    4e78:	71 f0       	breq	.+28     	; 0x4e96 <modemOperatorSelection+0x15e>
			if(modemGPRSNetworkRegistrationStatus(nUart, 10,5)){// GPRS registered. can send data.
    4e7a:	8f 2d       	mov	r24, r15
    4e7c:	6a e0       	ldi	r22, 0x0A	; 10
    4e7e:	70 e0       	ldi	r23, 0x00	; 0
    4e80:	45 e0       	ldi	r20, 0x05	; 5
    4e82:	0e 94 81 25 	call	0x4b02	; 0x4b02 <modemGPRSNetworkRegistrationStatus>
    4e86:	88 23       	and	r24, r24
    4e88:	49 f4       	brne	.+18     	; 0x4e9c <modemOperatorSelection+0x164>
				return 1;	// operator + GPRS is selected & registered
			}else TXT_DBG("GPRS access denied.");
    4e8a:	86 ed       	ldi	r24, 0xD6	; 214
    4e8c:	92 e0       	ldi	r25, 0x02	; 2
    4e8e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    4e92:	80 e0       	ldi	r24, 0x00	; 0
    4e94:	04 c0       	rjmp	.+8      	; 0x4e9e <modemOperatorSelection+0x166>
		}else TXT_DBG("Network access denied.");
    4e96:	8f eb       	ldi	r24, 0xBF	; 191
    4e98:	92 e0       	ldi	r25, 0x02	; 2
    4e9a:	f9 cf       	rjmp	.-14     	; 0x4e8e <modemOperatorSelection+0x156>
    4e9c:	81 e0       	ldi	r24, 0x01	; 1
	}

	return 0;
}
    4e9e:	c7 59       	subi	r28, 0x97	; 151
    4ea0:	df 4f       	sbci	r29, 0xFF	; 255
    4ea2:	0f b6       	in	r0, 0x3f	; 63
    4ea4:	f8 94       	cli
    4ea6:	de bf       	out	0x3e, r29	; 62
    4ea8:	0f be       	out	0x3f, r0	; 63
    4eaa:	cd bf       	out	0x3d, r28	; 61
    4eac:	cf 91       	pop	r28
    4eae:	df 91       	pop	r29
    4eb0:	1f 91       	pop	r17
    4eb2:	0f 91       	pop	r16
    4eb4:	ff 90       	pop	r15
    4eb6:	ef 90       	pop	r14
    4eb8:	df 90       	pop	r13
    4eba:	cf 90       	pop	r12
    4ebc:	bf 90       	pop	r11
    4ebe:	9f 90       	pop	r9
    4ec0:	8f 90       	pop	r8
    4ec2:	08 95       	ret

00004ec4 <modemSetBaudrate>:
 * return:
 * 		0 - failed
 * 		1 - set modem baudrate
 */
uint8_t modemSetBaudrate(uint8_t nUart, uint32_t nModemBaudrate)
{
    4ec4:	af 92       	push	r10
    4ec6:	bf 92       	push	r11
    4ec8:	df 92       	push	r13
    4eca:	ef 92       	push	r14
    4ecc:	ff 92       	push	r15
    4ece:	0f 93       	push	r16
    4ed0:	1f 93       	push	r17
    4ed2:	df 93       	push	r29
    4ed4:	cf 93       	push	r28
    4ed6:	cd b7       	in	r28, 0x3d	; 61
    4ed8:	de b7       	in	r29, 0x3e	; 62
    4eda:	a4 97       	sbiw	r28, 0x24	; 36
    4edc:	0f b6       	in	r0, 0x3f	; 63
    4ede:	f8 94       	cli
    4ee0:	de bf       	out	0x3e, r29	; 62
    4ee2:	0f be       	out	0x3f, r0	; 63
    4ee4:	cd bf       	out	0x3d, r28	; 61
    4ee6:	d8 2e       	mov	r13, r24
    4ee8:	7a 01       	movw	r14, r20
    4eea:	8b 01       	movw	r16, r22
	char strTmpBuf[32];
	uint32_t nBaudrate;

	if(modemSearchBaudrate(nUart, &nBaudrate)){
    4eec:	be 01       	movw	r22, r28
    4eee:	6f 5f       	subi	r22, 0xFF	; 255
    4ef0:	7f 4f       	sbci	r23, 0xFF	; 255
    4ef2:	0e 94 08 26 	call	0x4c10	; 0x4c10 <modemSearchBaudrate>
    4ef6:	88 23       	and	r24, r24
    4ef8:	09 f4       	brne	.+2      	; 0x4efc <modemSetBaudrate+0x38>
    4efa:	40 c0       	rjmp	.+128    	; 0x4f7c <modemSetBaudrate+0xb8>
		if(sprintf_P(strTmpBuf, PSTR("AT+IPR=%lu;&W\r"),nModemBaudrate)){
    4efc:	2d b7       	in	r18, 0x3d	; 61
    4efe:	3e b7       	in	r19, 0x3e	; 62
    4f00:	28 50       	subi	r18, 0x08	; 8
    4f02:	30 40       	sbci	r19, 0x00	; 0
    4f04:	0f b6       	in	r0, 0x3f	; 63
    4f06:	f8 94       	cli
    4f08:	3e bf       	out	0x3e, r19	; 62
    4f0a:	0f be       	out	0x3f, r0	; 63
    4f0c:	2d bf       	out	0x3d, r18	; 61
    4f0e:	ed b7       	in	r30, 0x3d	; 61
    4f10:	fe b7       	in	r31, 0x3e	; 62
    4f12:	31 96       	adiw	r30, 0x01	; 1
    4f14:	25 e0       	ldi	r18, 0x05	; 5
    4f16:	a2 2e       	mov	r10, r18
    4f18:	b1 2c       	mov	r11, r1
    4f1a:	ac 0e       	add	r10, r28
    4f1c:	bd 1e       	adc	r11, r29
    4f1e:	ad b7       	in	r26, 0x3d	; 61
    4f20:	be b7       	in	r27, 0x3e	; 62
    4f22:	12 96       	adiw	r26, 0x02	; 2
    4f24:	bc 92       	st	X, r11
    4f26:	ae 92       	st	-X, r10
    4f28:	11 97       	sbiw	r26, 0x01	; 1
    4f2a:	84 e7       	ldi	r24, 0x74	; 116
    4f2c:	93 e0       	ldi	r25, 0x03	; 3
    4f2e:	93 83       	std	Z+3, r25	; 0x03
    4f30:	82 83       	std	Z+2, r24	; 0x02
    4f32:	e4 82       	std	Z+4, r14	; 0x04
    4f34:	f5 82       	std	Z+5, r15	; 0x05
    4f36:	06 83       	std	Z+6, r16	; 0x06
    4f38:	17 83       	std	Z+7, r17	; 0x07
    4f3a:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    4f3e:	2d b7       	in	r18, 0x3d	; 61
    4f40:	3e b7       	in	r19, 0x3e	; 62
    4f42:	28 5f       	subi	r18, 0xF8	; 248
    4f44:	3f 4f       	sbci	r19, 0xFF	; 255
    4f46:	0f b6       	in	r0, 0x3f	; 63
    4f48:	f8 94       	cli
    4f4a:	3e bf       	out	0x3e, r19	; 62
    4f4c:	0f be       	out	0x3f, r0	; 63
    4f4e:	2d bf       	out	0x3d, r18	; 61
    4f50:	89 2b       	or	r24, r25
    4f52:	a1 f0       	breq	.+40     	; 0x4f7c <modemSetBaudrate+0xb8>
			if(SendAtCmd(nUart, strTmpBuf, "OK", 5) != NULL){
    4f54:	8d 2d       	mov	r24, r13
    4f56:	b5 01       	movw	r22, r10
    4f58:	40 e0       	ldi	r20, 0x00	; 0
    4f5a:	51 e0       	ldi	r21, 0x01	; 1
    4f5c:	25 e0       	ldi	r18, 0x05	; 5
    4f5e:	0e 94 f5 23 	call	0x47ea	; 0x47ea <modemSendAtCmd>
    4f62:	89 2b       	or	r24, r25
    4f64:	59 f0       	breq	.+22     	; 0x4f7c <modemSetBaudrate+0xb8>
				uartSetBaudRate(nUart, nModemBaudrate);
    4f66:	8d 2d       	mov	r24, r13
    4f68:	b8 01       	movw	r22, r16
    4f6a:	a7 01       	movw	r20, r14
    4f6c:	0e 94 23 18 	call	0x3046	; 0x3046 <uartSetBaudRate>
				timer_sysDelay_sec(5u);
    4f70:	85 e0       	ldi	r24, 0x05	; 5
    4f72:	90 e0       	ldi	r25, 0x00	; 0
    4f74:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    4f78:	81 e0       	ldi	r24, 0x01	; 1
    4f7a:	01 c0       	rjmp	.+2      	; 0x4f7e <modemSetBaudrate+0xba>
				return 1;
    4f7c:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}
	return 0;
}
    4f7e:	a4 96       	adiw	r28, 0x24	; 36
    4f80:	0f b6       	in	r0, 0x3f	; 63
    4f82:	f8 94       	cli
    4f84:	de bf       	out	0x3e, r29	; 62
    4f86:	0f be       	out	0x3f, r0	; 63
    4f88:	cd bf       	out	0x3d, r28	; 61
    4f8a:	cf 91       	pop	r28
    4f8c:	df 91       	pop	r29
    4f8e:	1f 91       	pop	r17
    4f90:	0f 91       	pop	r16
    4f92:	ff 90       	pop	r15
    4f94:	ef 90       	pop	r14
    4f96:	df 90       	pop	r13
    4f98:	bf 90       	pop	r11
    4f9a:	af 90       	pop	r10
    4f9c:	08 95       	ret

00004f9e <modemPwrOffProc>:
	return powerUp;
}


void modemPwrOffProc(uint8_t nUart)
{
    4f9e:	1f 93       	push	r17
    4fa0:	18 2f       	mov	r17, r24

	TXT_DBG("start modemPwrOffProc.");
    4fa2:	8a e1       	ldi	r24, 0x1A	; 26
    4fa4:	94 e0       	ldi	r25, 0x04	; 4
    4fa6:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	if(!(PINC & (1<<GSM_PWR_MON))){// power monitor is on
    4faa:	37 99       	sbic	0x06, 7	; 6
    4fac:	36 c0       	rjmp	.+108    	; 0x501a <modemPwrOffProc+0x7c>
		TXT_DBG("GSM Modem Power is ON.");
    4fae:	83 e0       	ldi	r24, 0x03	; 3
    4fb0:	94 e0       	ldi	r25, 0x04	; 4
    4fb2:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		if(SendAtCmd_P(nUart, "AT#SHDN\r", "OK", 5) == NULL){
    4fb6:	81 2f       	mov	r24, r17
    4fb8:	6a ef       	ldi	r22, 0xFA	; 250
    4fba:	73 e0       	ldi	r23, 0x03	; 3
    4fbc:	47 ef       	ldi	r20, 0xF7	; 247
    4fbe:	53 e0       	ldi	r21, 0x03	; 3
    4fc0:	25 e0       	ldi	r18, 0x05	; 5
    4fc2:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    4fc6:	89 2b       	or	r24, r25
    4fc8:	51 f4       	brne	.+20     	; 0x4fde <modemPwrOffProc+0x40>
			// off mode key procedure
			TXT_DBG("off mode key procedure");
    4fca:	80 ee       	ldi	r24, 0xE0	; 224
    4fcc:	93 e0       	ldi	r25, 0x03	; 3
    4fce:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
			sbi(PORTC, GSM_IGNITION); 	// start ignition pulse low
    4fd2:	45 9a       	sbi	0x08, 5	; 8
			timer_sysDelay_sec(4);
    4fd4:	84 e0       	ldi	r24, 0x04	; 4
    4fd6:	90 e0       	ldi	r25, 0x00	; 0
    4fd8:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
			cbi(PORTC, GSM_IGNITION);	// end ignition pulse released
    4fdc:	45 98       	cbi	0x08, 5	; 8
		}
		timer_sysSetTimeout_sec(15);
    4fde:	8f e0       	ldi	r24, 0x0F	; 15
    4fe0:	90 e0       	ldi	r25, 0x00	; 0
    4fe2:	0e 94 76 31 	call	0x62ec	; 0x62ec <timer_sysSetTimeout_sec>
		while(!(PINC & (1<<GSM_PWR_MON)) && timer_sysGetTimeout_sec());
    4fe6:	37 99       	sbic	0x06, 7	; 6
    4fe8:	04 c0       	rjmp	.+8      	; 0x4ff2 <modemPwrOffProc+0x54>
    4fea:	0e 94 70 31 	call	0x62e0	; 0x62e0 <timer_sysGetTimeout_sec>
    4fee:	89 2b       	or	r24, r25
    4ff0:	d1 f7       	brne	.-12     	; 0x4fe6 <modemPwrOffProc+0x48>
		if(!timer_sysGetTimeout_sec()){
    4ff2:	0e 94 70 31 	call	0x62e0	; 0x62e0 <timer_sysGetTimeout_sec>
    4ff6:	89 2b       	or	r24, r25
    4ff8:	61 f4       	brne	.+24     	; 0x5012 <modemPwrOffProc+0x74>
			if(modemHwShDwnUnconditional()){
    4ffa:	0e 94 89 23 	call	0x4712	; 0x4712 <modemHwShDwnUnconditional>
    4ffe:	88 23       	and	r24, r24
    5000:	61 f0       	breq	.+24     	; 0x501a <modemPwrOffProc+0x7c>

#if defined(__DEBUG_GSM_MODEM)
				TXT_DBG("GSM Modem Power OFF Serious Problem!!!");
    5002:	89 eb       	ldi	r24, 0xB9	; 185
    5004:	93 e0       	ldi	r25, 0x03	; 3
    5006:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
#endif
				modemPwrOffProc(nUart); // infinite loop
    500a:	81 2f       	mov	r24, r17
    500c:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <modemPwrOffProc>
    5010:	04 c0       	rjmp	.+8      	; 0x501a <modemPwrOffProc+0x7c>
			}
		}else{
			timer_sysDelay_sec(5);
    5012:	85 e0       	ldi	r24, 0x05	; 5
    5014:	90 e0       	ldi	r25, 0x00	; 0
    5016:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
		}
	}

	TXT_DBG("GSM Modem Power OFF.");
    501a:	84 ea       	ldi	r24, 0xA4	; 164
    501c:	93 e0       	ldi	r25, 0x03	; 3
    501e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
}
    5022:	1f 91       	pop	r17
    5024:	08 95       	ret

00005026 <modemInit>:
volatile uint8_t modemKeepAliveDisplayEna;


void modemInit(void)
{
	modemKeepAliveDisplayEna = 0;
    5026:	10 92 8e 06 	sts	0x068E, r1
	modemPwrOffProc(COM_GSM);
    502a:	80 e0       	ldi	r24, 0x00	; 0
    502c:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <modemPwrOffProc>
}
    5030:	08 95       	ret

00005032 <modemPwrOnProc>:
 * return:
 * 		0	- failed
 * 		1	- successful
*/
uint8_t modemPwrOnProc(void)
{
    5032:	1f 93       	push	r17
	uint32_t u32BattValue;
	uint8_t powerUp = 0;

	TXT_DBG("start modemPwrOnProc.");
    5034:	8f e9       	ldi	r24, 0x9F	; 159
    5036:	94 e0       	ldi	r25, 0x04	; 4
    5038:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	u32BattValue = batteryReadVoltageMeasure();
    503c:	0e 94 11 1c 	call	0x3822	; 0x3822 <batteryReadVoltageMeasure>
	if(u32BattValue > 3220u){
    5040:	65 59       	subi	r22, 0x95	; 149
    5042:	7c 40       	sbci	r23, 0x0C	; 12
    5044:	80 40       	sbci	r24, 0x00	; 0
    5046:	90 40       	sbci	r25, 0x00	; 0
    5048:	c0 f0       	brcs	.+48     	; 0x507a <modemPwrOnProc+0x48>
		if(PINC & (1<<GSM_PWR_MON)){// power monitor is off
    504a:	37 9b       	sbis	0x06, 7	; 6
    504c:	1c c0       	rjmp	.+56     	; 0x5086 <modemPwrOnProc+0x54>
			TXT_DBG("wait(10sec)...start ignition.");
    504e:	81 e8       	ldi	r24, 0x81	; 129
    5050:	94 e0       	ldi	r25, 0x04	; 4
    5052:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
			sbi(PORTC, GSM_IGNITION); 	// start ignition pulse low
    5056:	45 9a       	sbi	0x08, 5	; 8
			timer_sysDelay_sec(10);
    5058:	8a e0       	ldi	r24, 0x0A	; 10
    505a:	90 e0       	ldi	r25, 0x00	; 0
    505c:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
			cbi(PORTC, GSM_IGNITION);	// end ignition pulse released
    5060:	45 98       	cbi	0x08, 5	; 8
			timer_sysDelay_sec(1);
    5062:	81 e0       	ldi	r24, 0x01	; 1
    5064:	90 e0       	ldi	r25, 0x00	; 0
    5066:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
			if(PINC & (1<<GSM_PWR_MON)){// power monitor is off
    506a:	37 9b       	sbis	0x06, 7	; 6
    506c:	0c c0       	rjmp	.+24     	; 0x5086 <modemPwrOnProc+0x54>
				if(!modemHwShDwnUnconditional()){
    506e:	0e 94 89 23 	call	0x4712	; 0x4712 <modemHwShDwnUnconditional>
    5072:	10 e0       	ldi	r17, 0x00	; 0
    5074:	88 23       	and	r24, r24
    5076:	41 f4       	brne	.+16     	; 0x5088 <modemPwrOnProc+0x56>
    5078:	06 c0       	rjmp	.+12     	; 0x5086 <modemPwrOnProc+0x54>
			}else powerUp = 1;
		}else powerUp = 1;

	}else{
#if defined(__DEBUG_GSM_MODEM)
		TXT_DBG("Protect modem 3G... Low battery.");
    507a:	80 e6       	ldi	r24, 0x60	; 96
    507c:	94 e0       	ldi	r25, 0x04	; 4
    507e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    5082:	10 e0       	ldi	r17, 0x00	; 0
    5084:	01 c0       	rjmp	.+2      	; 0x5088 <modemPwrOnProc+0x56>
    5086:	11 e0       	ldi	r17, 0x01	; 1
#endif
	}
	timer_sysDelay_sec(1);
    5088:	81 e0       	ldi	r24, 0x01	; 1
    508a:	90 e0       	ldi	r25, 0x00	; 0
    508c:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>

	if(powerUp) TXT_DBG("GSM Modem Power is ON.");
    5090:	11 23       	and	r17, r17
    5092:	19 f0       	breq	.+6      	; 0x509a <modemPwrOnProc+0x68>
    5094:	89 e4       	ldi	r24, 0x49	; 73
    5096:	94 e0       	ldi	r25, 0x04	; 4
    5098:	02 c0       	rjmp	.+4      	; 0x509e <modemPwrOnProc+0x6c>
	else TXT_DBG("GSM Modem Power is OFF.");
    509a:	81 e3       	ldi	r24, 0x31	; 49
    509c:	94 e0       	ldi	r25, 0x04	; 4
    509e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>

	return powerUp;
}
    50a2:	81 2f       	mov	r24, r17
    50a4:	1f 91       	pop	r17
    50a6:	08 95       	ret

000050a8 <modemBypassUart>:
	else
		ledControl(LED1, LED_OFF);
}

void modemBypassUart(void)
{
    50a8:	0f 93       	push	r16
    50aa:	1f 93       	push	r17
    50ac:	df 93       	push	r29
    50ae:	cf 93       	push	r28
    50b0:	0f 92       	push	r0
    50b2:	cd b7       	in	r28, 0x3d	; 61
    50b4:	de b7       	in	r29, 0x3e	; 62
	unsigned char c;


	uart1_splitPortSelect(UART1_SPLIT_DBG);
    50b6:	82 e0       	ldi	r24, 0x02	; 2
    50b8:	0e 94 94 31 	call	0x6328	; 0x6328 <uart1_splitPortSelect>
	WDTCSR |= (1<<WDIF);
    50bc:	80 91 60 00 	lds	r24, 0x0060
    50c0:	80 68       	ori	r24, 0x80	; 128
    50c2:	80 93 60 00 	sts	0x0060, r24
	WDTCSR |= (1<<WDIE);
    50c6:	80 91 60 00 	lds	r24, 0x0060
    50ca:	80 64       	ori	r24, 0x40	; 64
    50cc:	80 93 60 00 	sts	0x0060, r24

	if(modemPwrOnProc()){
    50d0:	0e 94 19 28 	call	0x5032	; 0x5032 <modemPwrOnProc>
    50d4:	88 23       	and	r24, r24
    50d6:	09 f4       	brne	.+2      	; 0x50da <modemBypassUart+0x32>
    50d8:	46 c0       	rjmp	.+140    	; 0x5166 <modemBypassUart+0xbe>
		if(modemSetBaudrate(COM_GSM,19200u)){
    50da:	80 e0       	ldi	r24, 0x00	; 0
    50dc:	40 e0       	ldi	r20, 0x00	; 0
    50de:	5b e4       	ldi	r21, 0x4B	; 75
    50e0:	60 e0       	ldi	r22, 0x00	; 0
    50e2:	70 e0       	ldi	r23, 0x00	; 0
    50e4:	0e 94 62 27 	call	0x4ec4	; 0x4ec4 <modemSetBaudrate>
    50e8:	88 23       	and	r24, r24
    50ea:	09 f4       	brne	.+2      	; 0x50ee <modemBypassUart+0x46>
    50ec:	3c c0       	rjmp	.+120    	; 0x5166 <modemBypassUart+0xbe>
			TXT_DBG("Debug Software...Ready.");
    50ee:	81 e9       	ldi	r24, 0x91	; 145
    50f0:	92 e0       	ldi	r25, 0x02	; 2
    50f2:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
			wdt_enable(WDTO_500MS);
    50f6:	2d e0       	ldi	r18, 0x0D	; 13
    50f8:	88 e1       	ldi	r24, 0x18	; 24
    50fa:	90 e0       	ldi	r25, 0x00	; 0
    50fc:	0f b6       	in	r0, 0x3f	; 63
    50fe:	f8 94       	cli
    5100:	a8 95       	wdr
    5102:	80 93 60 00 	sts	0x0060, r24
    5106:	0f be       	out	0x3f, r0	; 63
    5108:	20 93 60 00 	sts	0x0060, r18
			while(1){
				cli();
				wdt_flag |= 1;
				sei();
				if(uartReceiveByte(COM_GSM, &c)){
    510c:	8e 01       	movw	r16, r28
    510e:	0f 5f       	subi	r16, 0xFF	; 255
    5110:	1f 4f       	sbci	r17, 0xFF	; 255
	if(modemPwrOnProc()){
		if(modemSetBaudrate(COM_GSM,19200u)){
			TXT_DBG("Debug Software...Ready.");
			wdt_enable(WDTO_500MS);
			while(1){
				cli();
    5112:	f8 94       	cli
				wdt_flag |= 1;
    5114:	80 91 8c 06 	lds	r24, 0x068C
    5118:	81 60       	ori	r24, 0x01	; 1
    511a:	80 93 8c 06 	sts	0x068C, r24
				sei();
    511e:	78 94       	sei
				if(uartReceiveByte(COM_GSM, &c)){
    5120:	80 e0       	ldi	r24, 0x00	; 0
    5122:	b8 01       	movw	r22, r16
    5124:	0e 94 28 1a 	call	0x3450	; 0x3450 <uartReceiveByte>
    5128:	88 23       	and	r24, r24
    512a:	21 f0       	breq	.+8      	; 0x5134 <modemBypassUart+0x8c>
					uartSendByte(COM_DBG,c);
    512c:	81 e0       	ldi	r24, 0x01	; 1
    512e:	69 81       	ldd	r22, Y+1	; 0x01
    5130:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
				}
				cli();
    5134:	f8 94       	cli
				wdt_flag |= 2;
    5136:	80 91 8c 06 	lds	r24, 0x068C
    513a:	82 60       	ori	r24, 0x02	; 2
    513c:	80 93 8c 06 	sts	0x068C, r24
				sei();
    5140:	78 94       	sei
				if(uartReceiveByte(COM_DBG, &c)){
    5142:	81 e0       	ldi	r24, 0x01	; 1
    5144:	b8 01       	movw	r22, r16
    5146:	0e 94 28 1a 	call	0x3450	; 0x3450 <uartReceiveByte>
    514a:	88 23       	and	r24, r24
    514c:	21 f0       	breq	.+8      	; 0x5156 <modemBypassUart+0xae>
					uartSendByte(COM_GSM,c);
    514e:	80 e0       	ldi	r24, 0x00	; 0
    5150:	69 81       	ldd	r22, Y+1	; 0x01
    5152:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
				}

				if(wdt_flag == 3){
    5156:	80 91 8c 06 	lds	r24, 0x068C
    515a:	83 30       	cpi	r24, 0x03	; 3
    515c:	d1 f6       	brne	.-76     	; 0x5112 <modemBypassUart+0x6a>
					wdt_reset();
    515e:	a8 95       	wdr
					wdt_flag = 0;
    5160:	10 92 8c 06 	sts	0x068C, r1
    5164:	d6 cf       	rjmp	.-84     	; 0x5112 <modemBypassUart+0x6a>
				}

			}
		}
	}
}
    5166:	0f 90       	pop	r0
    5168:	cf 91       	pop	r28
    516a:	df 91       	pop	r29
    516c:	1f 91       	pop	r17
    516e:	0f 91       	pop	r16
    5170:	08 95       	ret

00005172 <nmeaInit>:
//extern GpsInfoType GpsInfo;
u08 NmeaPacket[NMEA_BUFFERSIZE];

void nmeaInit(void)
{
}
    5172:	08 95       	ret

00005174 <nmeaGetPacketBuffer>:

u08* nmeaGetPacketBuffer(void)
{
	return NmeaPacket;
}
    5174:	80 e9       	ldi	r24, 0x90	; 144
    5176:	96 e0       	ldi	r25, 0x06	; 6
    5178:	08 95       	ret

0000517a <nmeaProcess>:

u08 nmeaProcess(cBuffer* rxBuffer)
{
    517a:	ef 92       	push	r14
    517c:	ff 92       	push	r15
    517e:	0f 93       	push	r16
    5180:	1f 93       	push	r17
    5182:	cf 93       	push	r28
    5184:	df 93       	push	r29
    5186:	8c 01       	movw	r16, r24
    5188:	0e c0       	rjmp	.+28     	; 0x51a6 <nmeaProcess+0x2c>

	// process the receive buffer
	// go through buffer looking for packets
	while(rxBuffer->datalength){
		// look for a start of NMEA packet
		if(bufferGetAtIndex(rxBuffer,0) == '$')
    518a:	c8 01       	movw	r24, r16
    518c:	60 e0       	ldi	r22, 0x00	; 0
    518e:	70 e0       	ldi	r23, 0x00	; 0
    5190:	0e 94 b5 0d 	call	0x1b6a	; 0x1b6a <bufferGetAtIndex>
    5194:	84 32       	cpi	r24, 0x24	; 36
    5196:	21 f4       	brne	.+8      	; 0x51a0 <nmeaProcess+0x26>
    5198:	81 e0       	ldi	r24, 0x01	; 1
    519a:	e8 2e       	mov	r14, r24
    519c:	f1 2c       	mov	r15, r1
    519e:	43 c0       	rjmp	.+134    	; 0x5226 <nmeaProcess+0xac>
			// start will be detected in the next nmeaProcess iteration.

			// done looking for start
			break;
		}else
			bufferGetFromFront(rxBuffer);
    51a0:	c8 01       	movw	r24, r16
    51a2:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
	//u08 data;
	u16 i,j;

	// process the receive buffer
	// go through buffer looking for packets
	while(rxBuffer->datalength){
    51a6:	f8 01       	movw	r30, r16
    51a8:	84 81       	ldd	r24, Z+4	; 0x04
    51aa:	95 81       	ldd	r25, Z+5	; 0x05
    51ac:	89 2b       	or	r24, r25
    51ae:	69 f7       	brne	.-38     	; 0x518a <nmeaProcess+0x10>
    51b0:	42 c0       	rjmp	.+132    	; 0x5236 <nmeaProcess+0xbc>
	
	// if we detected a start, look for end of packet
	if(startFlag){
		for(i=1; i<(rxBuffer->datalength)-1; i++){
			// check for end of NMEA packet <CR><LF>
			if((bufferGetAtIndex(rxBuffer,i) == '\r') && (bufferGetAtIndex(rxBuffer,i+1) == '\n')){
    51b2:	c8 01       	movw	r24, r16
    51b4:	b7 01       	movw	r22, r14
    51b6:	0e 94 b5 0d 	call	0x1b6a	; 0x1b6a <bufferGetAtIndex>
    51ba:	8d 30       	cpi	r24, 0x0D	; 13
    51bc:	89 f5       	brne	.+98     	; 0x5220 <nmeaProcess+0xa6>
    51be:	b7 01       	movw	r22, r14
    51c0:	6f 5f       	subi	r22, 0xFF	; 255
    51c2:	7f 4f       	sbci	r23, 0xFF	; 255
    51c4:	c8 01       	movw	r24, r16
    51c6:	0e 94 b5 0d 	call	0x1b6a	; 0x1b6a <bufferGetAtIndex>
    51ca:	8a 30       	cpi	r24, 0x0A	; 10
    51cc:	49 f5       	brne	.+82     	; 0x5220 <nmeaProcess+0xa6>
				// have a packet end
				// dump initial '$'
				bufferGetFromFront(rxBuffer);
    51ce:	c8 01       	movw	r24, r16
    51d0:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
    51d4:	c0 e0       	ldi	r28, 0x00	; 0
    51d6:	d0 e0       	ldi	r29, 0x00	; 0
				// copy packet to NmeaPacket
				for(j=0; j<(i-1); j++){
    51d8:	08 94       	sec
    51da:	e1 08       	sbc	r14, r1
    51dc:	f1 08       	sbc	r15, r1
    51de:	0f c0       	rjmp	.+30     	; 0x51fe <nmeaProcess+0x84>
					// although NMEA strings should be 80 characters or less,
					// receive buffer errors can generate erroneous packets.
					// Protect against packet buffer overflow
					if(j<(NMEA_BUFFERSIZE-1))
    51e0:	cf 34       	cpi	r28, 0x4F	; 79
    51e2:	d1 05       	cpc	r29, r1
    51e4:	40 f4       	brcc	.+16     	; 0x51f6 <nmeaProcess+0x7c>
						NmeaPacket[j] = bufferGetFromFront(rxBuffer);
    51e6:	c8 01       	movw	r24, r16
    51e8:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
    51ec:	fe 01       	movw	r30, r28
    51ee:	e0 57       	subi	r30, 0x70	; 112
    51f0:	f9 4f       	sbci	r31, 0xF9	; 249
    51f2:	80 83       	st	Z, r24
    51f4:	03 c0       	rjmp	.+6      	; 0x51fc <nmeaProcess+0x82>
					else
						bufferGetFromFront(rxBuffer);
    51f6:	c8 01       	movw	r24, r16
    51f8:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
			if((bufferGetAtIndex(rxBuffer,i) == '\r') && (bufferGetAtIndex(rxBuffer,i+1) == '\n')){
				// have a packet end
				// dump initial '$'
				bufferGetFromFront(rxBuffer);
				// copy packet to NmeaPacket
				for(j=0; j<(i-1); j++){
    51fc:	21 96       	adiw	r28, 0x01	; 1
    51fe:	ce 15       	cp	r28, r14
    5200:	df 05       	cpc	r29, r15
    5202:	70 f3       	brcs	.-36     	; 0x51e0 <nmeaProcess+0x66>
						NmeaPacket[j] = bufferGetFromFront(rxBuffer);
					else
						bufferGetFromFront(rxBuffer);
				}
				// null terminate it
				NmeaPacket[j] = 0;
    5204:	80 e9       	ldi	r24, 0x90	; 144
    5206:	96 e0       	ldi	r25, 0x06	; 6
    5208:	e8 0e       	add	r14, r24
    520a:	f9 1e       	adc	r15, r25
    520c:	f7 01       	movw	r30, r14
    520e:	10 82       	st	Z, r1
				// dump <CR><LF> from rxBuffer
				bufferGetFromFront(rxBuffer);
    5210:	c8 01       	movw	r24, r16
    5212:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
				bufferGetFromFront(rxBuffer);
    5216:	c8 01       	movw	r24, r16
    5218:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <bufferGetFromFront>
    521c:	8f ef       	ldi	r24, 0xFF	; 255
    521e:	0c c0       	rjmp	.+24     	; 0x5238 <nmeaProcess+0xbe>
			bufferGetFromFront(rxBuffer);
	}
	
	// if we detected a start, look for end of packet
	if(startFlag){
		for(i=1; i<(rxBuffer->datalength)-1; i++){
    5220:	08 94       	sec
    5222:	e1 1c       	adc	r14, r1
    5224:	f1 1c       	adc	r15, r1
    5226:	f8 01       	movw	r30, r16
    5228:	84 81       	ldd	r24, Z+4	; 0x04
    522a:	95 81       	ldd	r25, Z+5	; 0x05
    522c:	01 97       	sbiw	r24, 0x01	; 1
    522e:	e8 16       	cp	r14, r24
    5230:	f9 06       	cpc	r15, r25
    5232:	08 f4       	brcc	.+2      	; 0x5236 <nmeaProcess+0xbc>
    5234:	be cf       	rjmp	.-132    	; 0x51b2 <nmeaProcess+0x38>
    5236:	80 e0       	ldi	r24, 0x00	; 0
		// we're logjammed, flush entire buffer
		bufferFlush(rxBuffer);
	}
	*/
	return foundpacket;
}
    5238:	df 91       	pop	r29
    523a:	cf 91       	pop	r28
    523c:	1f 91       	pop	r17
    523e:	0f 91       	pop	r16
    5240:	ff 90       	pop	r15
    5242:	ef 90       	pop	r14
    5244:	08 95       	ret

00005246 <rtcTestTimer1>:
	rtcWriteReg(CMND_STATUS2, 1, (uint8_t *)&STATUS2_REG);
}

void rtcTestTimer1(void)
{
	gPulseTimeOut = 0;
    5246:	10 92 ef 06 	sts	0x06EF, r1
    524a:	10 92 ee 06 	sts	0x06EE, r1
	cbi(EIMSK, EXTINT2);	// disable EXTINT2
    524e:	ea 98       	cbi	0x1d, 2	; 29
}
    5250:	08 95       	ret

00005252 <extInt2Counter>:

volatile uint16_t rtcPulseCounter;

void extInt2Counter(void)
{
	rtcPulseCounter++;
    5252:	80 91 e1 06 	lds	r24, 0x06E1
    5256:	90 91 e2 06 	lds	r25, 0x06E2
    525a:	01 96       	adiw	r24, 0x01	; 1
    525c:	90 93 e2 06 	sts	0x06E2, r25
    5260:	80 93 e1 06 	sts	0x06E1, r24
}
    5264:	08 95       	ret

00005266 <u8SwapBits>:
	rtcWriteReg(CMND_STATUS2, 1, (unsigned char *)&STATUS2_REG);
}


uint8_t u8SwapBits(uint8_t u8DataIn)
{
    5266:	90 e0       	ldi	r25, 0x00	; 0
    5268:	40 e0       	ldi	r20, 0x00	; 0
    526a:	50 e0       	ldi	r21, 0x00	; 0

    for(i=u8Data=0; i < 8; i++)
    {
        u8Carry = (u8DataIn & (1 << i)) ? 1 : 0;
        u8Data <<= 1;
        u8Data |= u8Carry;
    526c:	68 2f       	mov	r22, r24
    526e:	70 e0       	ldi	r23, 0x00	; 0
    char i;

    for(i=u8Data=0; i < 8; i++)
    {
        u8Carry = (u8DataIn & (1 << i)) ? 1 : 0;
        u8Data <<= 1;
    5270:	29 2f       	mov	r18, r25
    5272:	22 0f       	add	r18, r18
        u8Data |= u8Carry;
    5274:	cb 01       	movw	r24, r22
    5276:	04 2e       	mov	r0, r20
    5278:	02 c0       	rjmp	.+4      	; 0x527e <u8SwapBits+0x18>
    527a:	95 95       	asr	r25
    527c:	87 95       	ror	r24
    527e:	0a 94       	dec	r0
    5280:	e2 f7       	brpl	.-8      	; 0x527a <u8SwapBits+0x14>
    5282:	98 2f       	mov	r25, r24
    5284:	91 70       	andi	r25, 0x01	; 1
    5286:	92 2b       	or	r25, r18
    5288:	4f 5f       	subi	r20, 0xFF	; 255
    528a:	5f 4f       	sbci	r21, 0xFF	; 255
uint8_t u8SwapBits(uint8_t u8DataIn)
{
	uint8_t  u8Carry, u8Data;
    char i;

    for(i=u8Data=0; i < 8; i++)
    528c:	48 30       	cpi	r20, 0x08	; 8
    528e:	51 05       	cpc	r21, r1
    5290:	79 f7       	brne	.-34     	; 0x5270 <u8SwapBits+0xa>
        u8Data <<= 1;
        u8Data |= u8Carry;
    }

    return u8Data;
}
    5292:	89 2f       	mov	r24, r25
    5294:	08 95       	ret

00005296 <u8Hex2Bcd>:

// Hex to BCD for values less than 0x64.
uint8_t u8Hex2Bcd(uint8_t u8HexValue)
{
    5296:	28 2f       	mov	r18, r24
    5298:	6a e0       	ldi	r22, 0x0A	; 10
    529a:	0e 94 04 37 	call	0x6e08	; 0x6e08 <__udivmodqi4>
    529e:	39 2f       	mov	r19, r25
    52a0:	82 2f       	mov	r24, r18
    52a2:	0e 94 04 37 	call	0x6e08	; 0x6e08 <__udivmodqi4>
    52a6:	82 95       	swap	r24
    52a8:	80 7f       	andi	r24, 0xF0	; 240
        u8HexValue -= 10;

    u8BcdValue = ((uint8_t)(i << 4) | (uint8_t)(u8HexValue & 0x0F));

    return u8BcdValue;
}
    52aa:	83 2b       	or	r24, r19
    52ac:	08 95       	ret

000052ae <u8Bcd2Hex>:

uint8_t u8Bcd2Hex(uint8_t u8BcdValue)
{
    52ae:	98 2f       	mov	r25, r24
	uint8_t u8HexValue;

    u8HexValue = (u8BcdValue >> 4)*10;
    52b0:	82 95       	swap	r24
    52b2:	8f 70       	andi	r24, 0x0F	; 15
    52b4:	2a e0       	ldi	r18, 0x0A	; 10
    52b6:	82 9f       	mul	r24, r18
    52b8:	80 2d       	mov	r24, r0
    52ba:	11 24       	eor	r1, r1
    52bc:	9f 70       	andi	r25, 0x0F	; 15
    u8HexValue += (u8BcdValue & 0x0F);

    return u8HexValue;
}
    52be:	89 0f       	add	r24, r25
    52c0:	08 95       	ret

000052c2 <rtcWriteReg>:

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    52c2:	88 0f       	add	r24, r24
    52c4:	80 66       	ori	r24, 0x60	; 96
    52c6:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>

}
    52ca:	08 95       	ret

000052cc <rtcSleepConfig>:
}

void rtcSleepConfig(void)
{
	// sleep configuration register Status2
	TEST 	= 0;
    52cc:	80 91 eb 06 	lds	r24, 0x06EB
    52d0:	8e 7f       	andi	r24, 0xFE	; 254
    52d2:	80 93 eb 06 	sts	0x06EB, r24
	// INT2 disable
	INT2AE 	= 0;
    52d6:	80 91 eb 06 	lds	r24, 0x06EB
    52da:	8d 7f       	andi	r24, 0xFD	; 253
    52dc:	80 93 eb 06 	sts	0x06EB, r24
	INT2ME 	= 0;
    52e0:	80 91 eb 06 	lds	r24, 0x06EB
    52e4:	8b 7f       	andi	r24, 0xFB	; 251
    52e6:	80 93 eb 06 	sts	0x06EB, r24
	INT2FE	= 0;
    52ea:	80 91 eb 06 	lds	r24, 0x06EB
    52ee:	87 7f       	andi	r24, 0xF7	; 247
    52f0:	80 93 eb 06 	sts	0x06EB, r24
	_32KE	= 0;
    52f4:	80 91 eb 06 	lds	r24, 0x06EB
    52f8:	8f 7e       	andi	r24, 0xEF	; 239
    52fa:	80 93 eb 06 	sts	0x06EB, r24
	// Minute-periodical interrupt 2
	INT1AE	= 1;
    52fe:	80 91 eb 06 	lds	r24, 0x06EB
    5302:	80 62       	ori	r24, 0x20	; 32
    5304:	80 93 eb 06 	sts	0x06EB, r24
	INT1ME	= 1;
    5308:	80 91 eb 06 	lds	r24, 0x06EB
    530c:	80 64       	ori	r24, 0x40	; 64
    530e:	80 93 eb 06 	sts	0x06EB, r24
	INT1FE	= 1;
    5312:	80 91 eb 06 	lds	r24, 0x06EB
    5316:	80 68       	ori	r24, 0x80	; 128
    5318:	80 93 eb 06 	sts	0x06EB, r24

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    531c:	82 e6       	ldi	r24, 0x62	; 98
    531e:	61 e0       	ldi	r22, 0x01	; 1
    5320:	4b ee       	ldi	r20, 0xEB	; 235
    5322:	56 e0       	ldi	r21, 0x06	; 6
    5324:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>
	INT1AE	= 1;
	INT1ME	= 1;
	INT1FE	= 1;
	// Update register Status2
	rtcWriteReg(CMND_STATUS2, 1, (unsigned char *)&STATUS2_REG);
}
    5328:	08 95       	ret

0000532a <rtcSetData_2>:
	rtcWriteReg(CMND_DATA1, 7, aDataBuf);
}

// Hours to Seconds.
void rtcSetData_2(void)
{
    532a:	df 93       	push	r29
    532c:	cf 93       	push	r28
    532e:	cd b7       	in	r28, 0x3d	; 61
    5330:	de b7       	in	r29, 0x3e	; 62
    5332:	28 97       	sbiw	r28, 0x08	; 8
    5334:	0f b6       	in	r0, 0x3f	; 63
    5336:	f8 94       	cli
    5338:	de bf       	out	0x3e, r29	; 62
    533a:	0f be       	out	0x3f, r0	; 63
    533c:	cd bf       	out	0x3d, r28	; 61
	uint8_t i, aDataBuf[8];
	uint8_t *p_u8Data = (uint8_t *)&DATA2_REG;

	for(i=0; i < 3; i++)
		aDataBuf[i] = u8SwapBits(p_u8Data[i]);
    533e:	80 91 e8 06 	lds	r24, 0x06E8
    5342:	0e 94 33 29 	call	0x5266	; 0x5266 <u8SwapBits>
    5346:	89 83       	std	Y+1, r24	; 0x01
    5348:	80 91 e9 06 	lds	r24, 0x06E9
    534c:	0e 94 33 29 	call	0x5266	; 0x5266 <u8SwapBits>
    5350:	8a 83       	std	Y+2, r24	; 0x02
    5352:	80 91 ea 06 	lds	r24, 0x06EA
    5356:	0e 94 33 29 	call	0x5266	; 0x5266 <u8SwapBits>
    535a:	8b 83       	std	Y+3, r24	; 0x03

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    535c:	86 e6       	ldi	r24, 0x66	; 102
    535e:	63 e0       	ldi	r22, 0x03	; 3
    5360:	ae 01       	movw	r20, r28
    5362:	4f 5f       	subi	r20, 0xFF	; 255
    5364:	5f 4f       	sbci	r21, 0xFF	; 255
    5366:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>

	for(i=0; i < 3; i++)
		aDataBuf[i] = u8SwapBits(p_u8Data[i]);

	rtcWriteReg(CMND_DATA2,3,aDataBuf);
}
    536a:	28 96       	adiw	r28, 0x08	; 8
    536c:	0f b6       	in	r0, 0x3f	; 63
    536e:	f8 94       	cli
    5370:	de bf       	out	0x3e, r29	; 62
    5372:	0f be       	out	0x3f, r0	; 63
    5374:	cd bf       	out	0x3d, r28	; 61
    5376:	cf 91       	pop	r28
    5378:	df 91       	pop	r29
    537a:	08 95       	ret

0000537c <rtcSetData_1>:
}


// Year to Seconds.
void rtcSetData_1(void)
{
    537c:	ef 92       	push	r14
    537e:	ff 92       	push	r15
    5380:	0f 93       	push	r16
    5382:	1f 93       	push	r17
    5384:	df 93       	push	r29
    5386:	cf 93       	push	r28
    5388:	cd b7       	in	r28, 0x3d	; 61
    538a:	de b7       	in	r29, 0x3e	; 62
    538c:	28 97       	sbiw	r28, 0x08	; 8
    538e:	0f b6       	in	r0, 0x3f	; 63
    5390:	f8 94       	cli
    5392:	de bf       	out	0x3e, r29	; 62
    5394:	0f be       	out	0x3f, r0	; 63
    5396:	cd bf       	out	0x3d, r28	; 61
    5398:	00 e0       	ldi	r16, 0x00	; 0
    539a:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t i, aDataBuf[8];
	uint8_t *p_u8Data = (uint8_t *)&DATA1_REG;

	 for(i=0; i < 7; i++)
		aDataBuf[i] = u8SwapBits(p_u8Data[i]);
    539c:	7e 01       	movw	r14, r28
    539e:	08 94       	sec
    53a0:	e1 1c       	adc	r14, r1
    53a2:	f1 1c       	adc	r15, r1
    53a4:	f8 01       	movw	r30, r16
    53a6:	ec 51       	subi	r30, 0x1C	; 28
    53a8:	f9 4f       	sbci	r31, 0xF9	; 249
    53aa:	80 81       	ld	r24, Z
    53ac:	0e 94 33 29 	call	0x5266	; 0x5266 <u8SwapBits>
    53b0:	f7 01       	movw	r30, r14
    53b2:	e0 0f       	add	r30, r16
    53b4:	f1 1f       	adc	r31, r17
    53b6:	80 83       	st	Z, r24
    53b8:	0f 5f       	subi	r16, 0xFF	; 255
    53ba:	1f 4f       	sbci	r17, 0xFF	; 255
void rtcSetData_1(void)
{
	uint8_t i, aDataBuf[8];
	uint8_t *p_u8Data = (uint8_t *)&DATA1_REG;

	 for(i=0; i < 7; i++)
    53bc:	07 30       	cpi	r16, 0x07	; 7
    53be:	11 05       	cpc	r17, r1
    53c0:	89 f7       	brne	.-30     	; 0x53a4 <rtcSetData_1+0x28>

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    53c2:	84 e6       	ldi	r24, 0x64	; 100
    53c4:	67 e0       	ldi	r22, 0x07	; 7
    53c6:	a7 01       	movw	r20, r14
    53c8:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>

	 for(i=0; i < 7; i++)
		aDataBuf[i] = u8SwapBits(p_u8Data[i]);

	rtcWriteReg(CMND_DATA1, 7, aDataBuf);
}
    53cc:	28 96       	adiw	r28, 0x08	; 8
    53ce:	0f b6       	in	r0, 0x3f	; 63
    53d0:	f8 94       	cli
    53d2:	de bf       	out	0x3e, r29	; 62
    53d4:	0f be       	out	0x3f, r0	; 63
    53d6:	cd bf       	out	0x3d, r28	; 61
    53d8:	cf 91       	pop	r28
    53da:	df 91       	pop	r29
    53dc:	1f 91       	pop	r17
    53de:	0f 91       	pop	r16
    53e0:	ff 90       	pop	r15
    53e2:	ef 90       	pop	r14
    53e4:	08 95       	ret

000053e6 <rtcReadReg>:
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    53e6:	88 0f       	add	r24, r24
    53e8:	80 66       	ori	r24, 0x60	; 96
    53ea:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>

}
    53ee:	08 95       	ret

000053f0 <rtcGetUpdate>:

	rtcWriteReg(CMND_DATA2,3,aDataBuf);
}

int rtcGetUpdate(char str[])
{
    53f0:	ef 92       	push	r14
    53f2:	ff 92       	push	r15
    53f4:	0f 93       	push	r16
    53f6:	1f 93       	push	r17
    53f8:	cf 93       	push	r28
    53fa:	df 93       	push	r29
    53fc:	7c 01       	movw	r14, r24
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    53fe:	84 e6       	ldi	r24, 0x64	; 100
    5400:	67 e0       	ldi	r22, 0x07	; 7
    5402:	44 ee       	ldi	r20, 0xE4	; 228
    5404:	56 e0       	ldi	r21, 0x06	; 6
    5406:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>
    540a:	c0 e0       	ldi	r28, 0x00	; 0
    540c:	d0 e0       	ldi	r29, 0x00	; 0
{
	int n;

	rtcReadReg(CMND_DATA1, 7, (uint8_t *)&DATA1_REG );
	uint8_t *pReg = (uint8_t *)&DATA1_REG;
	for(uint8_t i=0; i < 7; i++) pReg[i] = u8SwapBits(pReg[i]);
    540e:	8e 01       	movw	r16, r28
    5410:	0c 51       	subi	r16, 0x1C	; 28
    5412:	19 4f       	sbci	r17, 0xF9	; 249
    5414:	d8 01       	movw	r26, r16
    5416:	8c 91       	ld	r24, X
    5418:	0e 94 33 29 	call	0x5266	; 0x5266 <u8SwapBits>
    541c:	f8 01       	movw	r30, r16
    541e:	80 83       	st	Z, r24
    5420:	21 96       	adiw	r28, 0x01	; 1
    5422:	c7 30       	cpi	r28, 0x07	; 7
    5424:	d1 05       	cpc	r29, r1
    5426:	99 f7       	brne	.-26     	; 0x540e <rtcGetUpdate+0x1e>

	n = sprintf_P(str, PSTR("Date:%x/%x/%x  "), DAY, MONTH, YEAR);
    5428:	20 91 e6 06 	lds	r18, 0x06E6
    542c:	2f 73       	andi	r18, 0x3F	; 63
    542e:	30 91 e5 06 	lds	r19, 0x06E5
    5432:	3f 71       	andi	r19, 0x1F	; 31
    5434:	40 91 e4 06 	lds	r20, 0x06E4
    5438:	8d b7       	in	r24, 0x3d	; 61
    543a:	9e b7       	in	r25, 0x3e	; 62
    543c:	0a 97       	sbiw	r24, 0x0a	; 10
    543e:	0f b6       	in	r0, 0x3f	; 63
    5440:	f8 94       	cli
    5442:	9e bf       	out	0x3e, r25	; 62
    5444:	0f be       	out	0x3f, r0	; 63
    5446:	8d bf       	out	0x3d, r24	; 61
    5448:	ed b7       	in	r30, 0x3d	; 61
    544a:	fe b7       	in	r31, 0x3e	; 62
    544c:	31 96       	adiw	r30, 0x01	; 1
    544e:	ad b7       	in	r26, 0x3d	; 61
    5450:	be b7       	in	r27, 0x3e	; 62
    5452:	12 96       	adiw	r26, 0x02	; 2
    5454:	fc 92       	st	X, r15
    5456:	ee 92       	st	-X, r14
    5458:	11 97       	sbiw	r26, 0x01	; 1
    545a:	81 ee       	ldi	r24, 0xE1	; 225
    545c:	94 e0       	ldi	r25, 0x04	; 4
    545e:	93 83       	std	Z+3, r25	; 0x03
    5460:	82 83       	std	Z+2, r24	; 0x02
    5462:	24 83       	std	Z+4, r18	; 0x04
    5464:	15 82       	std	Z+5, r1	; 0x05
    5466:	36 83       	std	Z+6, r19	; 0x06
    5468:	17 82       	std	Z+7, r1	; 0x07
    546a:	40 87       	std	Z+8, r20	; 0x08
    546c:	11 86       	std	Z+9, r1	; 0x09
    546e:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    5472:	8c 01       	movw	r16, r24
	n += sprintf_P((char *)(str + n),PSTR("Time:%x:%x:%x\r\n"),HOUR,MINUTE,SECOND);
    5474:	20 91 e8 06 	lds	r18, 0x06E8
    5478:	2f 73       	andi	r18, 0x3F	; 63
    547a:	30 91 e9 06 	lds	r19, 0x06E9
    547e:	3f 77       	andi	r19, 0x7F	; 127
    5480:	40 91 ea 06 	lds	r20, 0x06EA
    5484:	4f 77       	andi	r20, 0x7F	; 127
    5486:	ed b7       	in	r30, 0x3d	; 61
    5488:	fe b7       	in	r31, 0x3e	; 62
    548a:	31 96       	adiw	r30, 0x01	; 1
    548c:	e8 0e       	add	r14, r24
    548e:	f9 1e       	adc	r15, r25
    5490:	ad b7       	in	r26, 0x3d	; 61
    5492:	be b7       	in	r27, 0x3e	; 62
    5494:	12 96       	adiw	r26, 0x02	; 2
    5496:	fc 92       	st	X, r15
    5498:	ee 92       	st	-X, r14
    549a:	11 97       	sbiw	r26, 0x01	; 1
    549c:	81 ed       	ldi	r24, 0xD1	; 209
    549e:	94 e0       	ldi	r25, 0x04	; 4
    54a0:	93 83       	std	Z+3, r25	; 0x03
    54a2:	82 83       	std	Z+2, r24	; 0x02
    54a4:	24 83       	std	Z+4, r18	; 0x04
    54a6:	15 82       	std	Z+5, r1	; 0x05
    54a8:	36 83       	std	Z+6, r19	; 0x06
    54aa:	17 82       	std	Z+7, r1	; 0x07
    54ac:	40 87       	std	Z+8, r20	; 0x08
    54ae:	11 86       	std	Z+9, r1	; 0x09
    54b0:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    54b4:	9c 01       	movw	r18, r24
    54b6:	20 0f       	add	r18, r16
    54b8:	31 1f       	adc	r19, r17
    54ba:	ed b7       	in	r30, 0x3d	; 61
    54bc:	fe b7       	in	r31, 0x3e	; 62
    54be:	3a 96       	adiw	r30, 0x0a	; 10
    54c0:	0f b6       	in	r0, 0x3f	; 63
    54c2:	f8 94       	cli
    54c4:	fe bf       	out	0x3e, r31	; 62
    54c6:	0f be       	out	0x3f, r0	; 63
    54c8:	ed bf       	out	0x3d, r30	; 61

	return n;
}
    54ca:	c9 01       	movw	r24, r18
    54cc:	df 91       	pop	r29
    54ce:	cf 91       	pop	r28
    54d0:	1f 91       	pop	r17
    54d2:	0f 91       	pop	r16
    54d4:	ff 90       	pop	r15
    54d6:	ef 90       	pop	r14
    54d8:	08 95       	ret

000054da <rtcConfigFrequencyInt>:
#define RTC_INT1_32K_OUT			4

#define RTC_FRQ_USER_16HZ			1

void rtcConfigFrequencyInt(uint8_t cnfFrqMsg, uint8_t cnfUserFrq)
{
    54da:	0f 93       	push	r16
    54dc:	1f 93       	push	r17
    54de:	18 2f       	mov	r17, r24
    54e0:	06 2f       	mov	r16, r22

	sbi(CLK_INT_PORT, CLK_INT_PIN);	// pullup
    54e2:	2a 9a       	sbi	0x05, 2	; 5
	cbi(CLK_INT_DDR, CLK_INT_PIN);	// configure clock interrupt 0 as input
    54e4:	22 98       	cbi	0x04, 2	; 4
	gbRTCInt = FALSE;
    54e6:	10 92 e0 06 	sts	0x06E0, r1
	gPulseTimeOut = 0;
    54ea:	10 92 ef 06 	sts	0x06EF, r1
    54ee:	10 92 ee 06 	sts	0x06EE, r1
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    54f2:	80 e6       	ldi	r24, 0x60	; 96
    54f4:	61 e0       	ldi	r22, 0x01	; 1
    54f6:	40 ef       	ldi	r20, 0xF0	; 240
    54f8:	56 e0       	ldi	r21, 0x06	; 6
    54fa:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>
    54fe:	82 e6       	ldi	r24, 0x62	; 98
    5500:	61 e0       	ldi	r22, 0x01	; 1
    5502:	4b ee       	ldi	r20, 0xEB	; 235
    5504:	56 e0       	ldi	r21, 0x06	; 6
    5506:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>
	gPulseTimeOut = 0;

	rtcReadReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);	// get register
	rtcReadReg(CMND_STATUS2, 1, (uint8_t *)&STATUS2_REG);	// get register
	// Configure register Status2
	TEST 	= 0;
    550a:	80 91 eb 06 	lds	r24, 0x06EB
    550e:	8e 7f       	andi	r24, 0xFE	; 254
    5510:	80 93 eb 06 	sts	0x06EB, r24
	INT2AE 	= 0;
    5514:	80 91 eb 06 	lds	r24, 0x06EB
    5518:	8d 7f       	andi	r24, 0xFD	; 253
    551a:	80 93 eb 06 	sts	0x06EB, r24
	INT2ME 	= 0;
    551e:	80 91 eb 06 	lds	r24, 0x06EB
    5522:	8b 7f       	andi	r24, 0xFB	; 251
    5524:	80 93 eb 06 	sts	0x06EB, r24
	INT2FE	= 0;
    5528:	80 91 eb 06 	lds	r24, 0x06EB
    552c:	87 7f       	andi	r24, 0xF7	; 247
    552e:	80 93 eb 06 	sts	0x06EB, r24
	_32KE	= 0;
    5532:	80 91 eb 06 	lds	r24, 0x06EB
    5536:	8f 7e       	andi	r24, 0xEF	; 239
    5538:	80 93 eb 06 	sts	0x06EB, r24

	switch(cnfFrqMsg){
    553c:	12 30       	cpi	r17, 0x02	; 2
    553e:	d1 f0       	breq	.+52     	; 0x5574 <rtcConfigFrequencyInt+0x9a>
    5540:	13 30       	cpi	r17, 0x03	; 3
    5542:	20 f4       	brcc	.+8      	; 0x554c <rtcConfigFrequencyInt+0x72>
    5544:	11 30       	cpi	r17, 0x01	; 1
    5546:	09 f0       	breq	.+2      	; 0x554a <rtcConfigFrequencyInt+0x70>
    5548:	46 c0       	rjmp	.+140    	; 0x55d6 <rtcConfigFrequencyInt+0xfc>
    554a:	06 c0       	rjmp	.+12     	; 0x5558 <rtcConfigFrequencyInt+0x7e>
    554c:	13 30       	cpi	r17, 0x03	; 3
    554e:	d9 f0       	breq	.+54     	; 0x5586 <rtcConfigFrequencyInt+0xac>
    5550:	14 30       	cpi	r17, 0x04	; 4
    5552:	09 f0       	breq	.+2      	; 0x5556 <rtcConfigFrequencyInt+0x7c>
    5554:	40 c0       	rjmp	.+128    	; 0x55d6 <rtcConfigFrequencyInt+0xfc>
    5556:	2e c0       	rjmp	.+92     	; 0x55b4 <rtcConfigFrequencyInt+0xda>
	case RTC_CNFG_FRQ_50_PORCENT:
		// Minute-periodical interrupt output
		INT1AE  = 0;
    5558:	80 91 eb 06 	lds	r24, 0x06EB
    555c:	8f 7d       	andi	r24, 0xDF	; 223
    555e:	80 93 eb 06 	sts	0x06EB, r24
		INT1ME	= 1;
    5562:	80 91 eb 06 	lds	r24, 0x06EB
    5566:	80 64       	ori	r24, 0x40	; 64
    5568:	80 93 eb 06 	sts	0x06EB, r24
		INT1FE	= 1;
    556c:	80 91 eb 06 	lds	r24, 0x06EB
    5570:	80 68       	ori	r24, 0x80	; 128
    5572:	23 c0       	rjmp	.+70     	; 0x55ba <rtcConfigFrequencyInt+0xe0>
		break;
	case RTC_CNFG_FRQ_PER_MINUTE:
		// Per-minute edge interrupt
		INT1ME	= 1;
    5574:	80 91 eb 06 	lds	r24, 0x06EB
    5578:	80 64       	ori	r24, 0x40	; 64
    557a:	80 93 eb 06 	sts	0x06EB, r24
		INT1FE	= 0;
    557e:	80 91 eb 06 	lds	r24, 0x06EB
    5582:	8f 77       	andi	r24, 0x7F	; 127
    5584:	1a c0       	rjmp	.+52     	; 0x55ba <rtcConfigFrequencyInt+0xe0>
		break;
	case RTC_SET_FRQ_USER:
		// Configure register Status2
		// Output of user-set frequency
		INT1AE  = 0;
    5586:	80 91 eb 06 	lds	r24, 0x06EB
    558a:	8f 7d       	andi	r24, 0xDF	; 223
    558c:	80 93 eb 06 	sts	0x06EB, r24
		INT1ME	= 0;
    5590:	80 91 eb 06 	lds	r24, 0x06EB
    5594:	8f 7b       	andi	r24, 0xBF	; 191
    5596:	80 93 eb 06 	sts	0x06EB, r24
		INT1FE	= 1;
    559a:	80 91 eb 06 	lds	r24, 0x06EB
    559e:	80 68       	ori	r24, 0x80	; 128
    55a0:	80 93 eb 06 	sts	0x06EB, r24

		switch(cnfUserFrq){
    55a4:	01 30       	cpi	r16, 0x01	; 1
    55a6:	59 f4       	brne	.+22     	; 0x55be <rtcConfigFrequencyInt+0xe4>
		case RTC_FRQ_USER_16HZ:
			// Configure register Status1
			// 16Hz frequency select
			INT1_REG_FRQCY_16HZ = 1;
    55a8:	80 91 f2 06 	lds	r24, 0x06F2
    55ac:	88 60       	ori	r24, 0x08	; 8
    55ae:	80 93 f2 06 	sts	0x06F2, r24
    55b2:	05 c0       	rjmp	.+10     	; 0x55be <rtcConfigFrequencyInt+0xe4>
			break;
		}
		break;

	case RTC_INT1_32K_OUT:	// Output Modes for INT1 Pin
		_32KE = 1;			// 32.768 kHz output
    55b4:	80 91 eb 06 	lds	r24, 0x06EB
    55b8:	80 61       	ori	r24, 0x10	; 16
    55ba:	80 93 eb 06 	sts	0x06EB, r24

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    55be:	88 e6       	ldi	r24, 0x68	; 104
    55c0:	61 e0       	ldi	r22, 0x01	; 1
    55c2:	42 ef       	ldi	r20, 0xF2	; 242
    55c4:	56 e0       	ldi	r21, 0x06	; 6
    55c6:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>
    55ca:	82 e6       	ldi	r24, 0x62	; 98
    55cc:	61 e0       	ldi	r22, 0x01	; 1
    55ce:	4b ee       	ldi	r20, 0xEB	; 235
    55d0:	56 e0       	ldi	r21, 0x06	; 6
    55d2:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>
	}

	// Update registers
	rtcWriteReg(CMND_INT1, 1, (uint8_t *)&INT1_REG);
	rtcWriteReg(CMND_STATUS2, 1, (uint8_t *)&STATUS2_REG);
}
    55d6:	1f 91       	pop	r17
    55d8:	0f 91       	pop	r16
    55da:	08 95       	ret

000055dc <rtcInt>:
volatile uint8_t startCrystalTest;
volatile uint8_t rtcLowIntChk;
volatile uint8_t rtcHighIntChk;

void rtcInt(void)
{
    55dc:	cf 93       	push	r28
    55de:	df 93       	push	r29
	uint16_t saveCTimer1 = TCNT1;
    55e0:	20 91 84 00 	lds	r18, 0x0084
    55e4:	30 91 85 00 	lds	r19, 0x0085
	TCNT1 = 0;
    55e8:	10 92 85 00 	sts	0x0085, r1
    55ec:	10 92 84 00 	sts	0x0084, r1

	gbRTCInt = TRUE;
    55f0:	8f ef       	ldi	r24, 0xFF	; 255
    55f2:	80 93 e0 06 	sts	0x06E0, r24

	if(startCrystalTest){
    55f6:	80 91 ec 06 	lds	r24, 0x06EC
    55fa:	88 23       	and	r24, r24
    55fc:	71 f1       	breq	.+92     	; 0x565a <rtcInt+0x7e>
    55fe:	e9 01       	movw	r28, r18
    5600:	cf 5a       	subi	r28, 0xAF	; 175
    5602:	d6 40       	sbci	r29, 0x06	; 6
		if(CLK_INT_IN & (1<<CLK_INT_PIN)){ // test high pulse
    5604:	1a 9b       	sbis	0x03, 2	; 3
    5606:	0e c0       	rjmp	.+28     	; 0x5624 <rtcInt+0x48>
			extintConfigure(EXTINT2, EXTINT_EDGE_FALLING);
    5608:	82 e0       	ldi	r24, 0x02	; 2
    560a:	62 e0       	ldi	r22, 0x02	; 2
    560c:	0e 94 c0 10 	call	0x2180	; 0x2180 <extintConfigure>
			if((saveCTimer1 > 1710) && (saveCTimer1 <= 1800)) rtcHighIntChk = 1;
    5610:	ca 35       	cpi	r28, 0x5A	; 90
    5612:	d1 05       	cpc	r29, r1
    5614:	20 f4       	brcc	.+8      	; 0x561e <rtcInt+0x42>
    5616:	81 e0       	ldi	r24, 0x01	; 1
    5618:	80 93 ed 06 	sts	0x06ED, r24
    561c:	10 c0       	rjmp	.+32     	; 0x563e <rtcInt+0x62>
			else rtcHighIntChk = 0;
    561e:	10 92 ed 06 	sts	0x06ED, r1
    5622:	0d c0       	rjmp	.+26     	; 0x563e <rtcInt+0x62>
		}else{ // test low pulse
			extintConfigure(EXTINT2, EXTINT_EDGE_RISING);
    5624:	82 e0       	ldi	r24, 0x02	; 2
    5626:	63 e0       	ldi	r22, 0x03	; 3
    5628:	0e 94 c0 10 	call	0x2180	; 0x2180 <extintConfigure>
			if((saveCTimer1 > 1710) && (saveCTimer1 <= 1800)) rtcLowIntChk = 1;
    562c:	ca 35       	cpi	r28, 0x5A	; 90
    562e:	d1 05       	cpc	r29, r1
    5630:	20 f4       	brcc	.+8      	; 0x563a <rtcInt+0x5e>
    5632:	81 e0       	ldi	r24, 0x01	; 1
    5634:	80 93 f1 06 	sts	0x06F1, r24
    5638:	02 c0       	rjmp	.+4      	; 0x563e <rtcInt+0x62>
			else rtcLowIntChk = 0;
    563a:	10 92 f1 06 	sts	0x06F1, r1
		}
		//startCrystalTest = 0;
		if(rtcLowIntChk && rtcHighIntChk) ledControl(LED3, LED_ON);
    563e:	80 91 f1 06 	lds	r24, 0x06F1
    5642:	88 23       	and	r24, r24
    5644:	41 f0       	breq	.+16     	; 0x5656 <rtcInt+0x7a>
    5646:	80 91 ed 06 	lds	r24, 0x06ED
    564a:	88 23       	and	r24, r24
    564c:	21 f0       	breq	.+8      	; 0x5656 <rtcInt+0x7a>
    564e:	8f ef       	ldi	r24, 0xFF	; 255
    5650:	80 93 87 06 	sts	0x0687, r24
    5654:	02 c0       	rjmp	.+4      	; 0x565a <rtcInt+0x7e>
		else
			ledControl(LED3, LED_OFF);
    5656:	10 92 87 06 	sts	0x0687, r1
	}
}
    565a:	df 91       	pop	r29
    565c:	cf 91       	pop	r28
    565e:	08 95       	ret

00005660 <extInt2Ini>:
	rtcPulseCounter++;
}

void extInt2Ini(void)
{
	extintConfigure(EXTINT2, EXTINT_EDGE_FALLING);
    5660:	82 e0       	ldi	r24, 0x02	; 2
    5662:	62 e0       	ldi	r22, 0x02	; 2
    5664:	0e 94 c0 10 	call	0x2180	; 0x2180 <extintConfigure>
	extintDetach(EXTINT2);
    5668:	82 e0       	ldi	r24, 0x02	; 2
    566a:	0e 94 f3 10 	call	0x21e6	; 0x21e6 <extintDetach>
	extintAttach(EXTINT2,extInt2Counter);
    566e:	82 e0       	ldi	r24, 0x02	; 2
    5670:	69 e2       	ldi	r22, 0x29	; 41
    5672:	79 e2       	ldi	r23, 0x29	; 41
    5674:	0e 94 e8 10 	call	0x21d0	; 0x21d0 <extintAttach>

}
    5678:	08 95       	ret

0000567a <rtcCrystalFrequencyTest>:

uint8_t rtcCrystalFrequencyTest(void)
{
    567a:	cf 92       	push	r12
    567c:	df 92       	push	r13
    567e:	ef 92       	push	r14
    5680:	ff 92       	push	r15
    5682:	0f 93       	push	r16
    5684:	1f 93       	push	r17
    5686:	df 93       	push	r29
    5688:	cf 93       	push	r28
    568a:	cd b7       	in	r28, 0x3d	; 61
    568c:	de b7       	in	r29, 0x3e	; 62
    568e:	e0 97       	sbiw	r28, 0x30	; 48
    5690:	0f b6       	in	r0, 0x3f	; 63
    5692:	f8 94       	cli
    5694:	de bf       	out	0x3e, r29	; 62
    5696:	0f be       	out	0x3f, r0	; 63
    5698:	cd bf       	out	0x3d, r28	; 61
	char bufferTmp[48];
	uint8_t ret=0;
	// save backup register
	uint8_t tmr0IESave 	= TIMSK0;
    569a:	c0 90 6e 00 	lds	r12, 0x006E
	uint8_t tmr2IESave 	= TIMSK2;
    569e:	d0 90 70 00 	lds	r13, 0x0070
	uint8_t adcIESave 	= ADCSRA;
    56a2:	e0 90 7a 00 	lds	r14, 0x007A
	uint8_t twiIESave 	= TWCR;
    56a6:	f0 90 bc 00 	lds	r15, 0x00BC
	uint8_t uart0IESave = UCSR0B;
    56aa:	00 91 c1 00 	lds	r16, 0x00C1
	uint8_t uart1IESave = UCSR1B;
    56ae:	10 91 c9 00 	lds	r17, 0x00C9

	//rtcConfigFrequencyInt(RTC_SET_FRQ_USER, RTC_FRQ_USER_16HZ);
	rtcConfigFrequencyInt(RTC_INT1_32K_OUT, 0);
    56b2:	84 e0       	ldi	r24, 0x04	; 4
    56b4:	60 e0       	ldi	r22, 0x00	; 0
    56b6:	0e 94 6d 2a 	call	0x54da	; 0x54da <rtcConfigFrequencyInt>
	TXT_DBG("Waiting 2 second...");
    56ba:	88 e3       	ldi	r24, 0x38	; 56
    56bc:	95 e0       	ldi	r25, 0x05	; 5
    56be:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	timer_sysDelay_msec(250UL);
    56c2:	6a ef       	ldi	r22, 0xFA	; 250
    56c4:	70 e0       	ldi	r23, 0x00	; 0
    56c6:	80 e0       	ldi	r24, 0x00	; 0
    56c8:	90 e0       	ldi	r25, 0x00	; 0
    56ca:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
	//_delay_ms(250);

	TIMSK0 	= 0;
    56ce:	10 92 6e 00 	sts	0x006E, r1
	TIMSK2 	= 0;
    56d2:	10 92 70 00 	sts	0x0070, r1
	ADCSRA 	= 0;
    56d6:	10 92 7a 00 	sts	0x007A, r1
	TWCR 	= 0;
    56da:	10 92 bc 00 	sts	0x00BC, r1
	UCSR0B 	= 0;
    56de:	10 92 c1 00 	sts	0x00C1, r1
	UCSR1B 	= 0;
    56e2:	10 92 c9 00 	sts	0x00C9, r1

	extInt2Ini();
    56e6:	0e 94 30 2b 	call	0x5660	; 0x5660 <extInt2Ini>
	// initialize timer 1
	TCCR1B |= (1 << WGM12); // Configure timer 1 for CTC mode
    56ea:	80 91 81 00 	lds	r24, 0x0081
    56ee:	88 60       	ori	r24, 0x08	; 8
    56f0:	80 93 81 00 	sts	0x0081, r24
	// formula:
	// Target Timer Count = ((1 / Target Frequency) / (Prescale / Input Frequency)) - 1
	// Set CTC compare value to 0.5Hz at 36686400Hz AVR clock, with a prescaler of 1024
	//OCR1A   = (F_CPU/(1024UL/2UL)) - 1UL;
	// Set CTC compare value to 1Hz at 36686400Hz AVR clock, with a prescaler of 1024
	OCR1A   = (F_CPU/1024UL) - 1UL;
    56f4:	8f e0       	ldi	r24, 0x0F	; 15
    56f6:	9e e0       	ldi	r25, 0x0E	; 14
    56f8:	90 93 89 00 	sts	0x0089, r25
    56fc:	80 93 88 00 	sts	0x0088, r24
	// set prescaler
	timer1SetPrescaler( TIMER_CLK_DIV1024 );
    5700:	85 e0       	ldi	r24, 0x05	; 5
    5702:	0e 94 cb 14 	call	0x2996	; 0x2996 <timer1SetPrescaler>
	timerAttach(TIMER1OUTCOMPAREA_INT, rtcTestTimer1);
    5706:	82 e0       	ldi	r24, 0x02	; 2
    5708:	63 e2       	ldi	r22, 0x23	; 35
    570a:	79 e2       	ldi	r23, 0x29	; 41
    570c:	0e 94 1b 15 	call	0x2a36	; 0x2a36 <timerAttach>
	TCNT1 = 0;				// reset TCNT1
    5710:	10 92 85 00 	sts	0x0085, r1
    5714:	10 92 84 00 	sts	0x0084, r1
	sbi(TIFR1, OCF1A);
    5718:	b1 9a       	sbi	0x16, 1	; 22
	sbi(TIMSK1, OCIE1A);	// enable CTC interrupt
    571a:	80 91 6f 00 	lds	r24, 0x006F
    571e:	82 60       	ori	r24, 0x02	; 2
    5720:	80 93 6f 00 	sts	0x006F, r24
	sbi(EIFR, INTF2);
    5724:	e2 9a       	sbi	0x1c, 2	; 28
	sbi(EIMSK, EXTINT2);	// enable EXTINT2
    5726:	ea 9a       	sbi	0x1d, 2	; 29
	sei();
    5728:	78 94       	sei
	rtcPulseCounter = 0;
    572a:	10 92 e2 06 	sts	0x06E2, r1
    572e:	10 92 e1 06 	sts	0x06E1, r1
	gPulseTimeOut = 1;
    5732:	81 e0       	ldi	r24, 0x01	; 1
    5734:	90 e0       	ldi	r25, 0x00	; 0
    5736:	90 93 ef 06 	sts	0x06EF, r25
    573a:	80 93 ee 06 	sts	0x06EE, r24
	// wait for 5 seconds.
	while(gPulseTimeOut);
    573e:	80 91 ee 06 	lds	r24, 0x06EE
    5742:	90 91 ef 06 	lds	r25, 0x06EF
    5746:	89 2b       	or	r24, r25
    5748:	d1 f7       	brne	.-12     	; 0x573e <rtcCrystalFrequencyTest+0xc4>
	cbi(TIMSK1, OCIE1A);	// disable CTC interrupt
    574a:	80 91 6f 00 	lds	r24, 0x006F
    574e:	8d 7f       	andi	r24, 0xFD	; 253
    5750:	80 93 6f 00 	sts	0x006F, r24
	// reposit backup register
	TIMSK0 	= tmr0IESave;
    5754:	c0 92 6e 00 	sts	0x006E, r12
	TIMSK2 	= tmr2IESave;
    5758:	d0 92 70 00 	sts	0x0070, r13
	ADCSRA 	= adcIESave;
    575c:	e0 92 7a 00 	sts	0x007A, r14
	TWCR 	= twiIESave;
    5760:	f0 92 bc 00 	sts	0x00BC, r15
	UCSR0B 	= uart0IESave;
    5764:	00 93 c1 00 	sts	0x00C1, r16
	UCSR1B 	= uart1IESave;
    5768:	10 93 c9 00 	sts	0x00C9, r17

	timer_sysDelay_msec(250UL);
    576c:	6a ef       	ldi	r22, 0xFA	; 250
    576e:	70 e0       	ldi	r23, 0x00	; 0
    5770:	80 e0       	ldi	r24, 0x00	; 0
    5772:	90 e0       	ldi	r25, 0x00	; 0
    5774:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
	//_delay_ms(250);
	if(debugON)  TXT_DBG("Desirable crystal value 32768Hz/0.5%.");
    5778:	80 91 84 06 	lds	r24, 0x0684
    577c:	88 23       	and	r24, r24
    577e:	21 f0       	breq	.+8      	; 0x5788 <rtcCrystalFrequencyTest+0x10e>
    5780:	82 e1       	ldi	r24, 0x12	; 18
    5782:	95 e0       	ldi	r25, 0x05	; 5
    5784:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	if(sprintf_P(&bufferTmp[0],PSTR("Measure: RTC_CRYSTAL_FRQ = %uHz."), rtcPulseCounter))	UART_DBG(bufferTmp);
    5788:	20 91 e1 06 	lds	r18, 0x06E1
    578c:	30 91 e2 06 	lds	r19, 0x06E2
    5790:	00 d0       	rcall	.+0      	; 0x5792 <rtcCrystalFrequencyTest+0x118>
    5792:	00 d0       	rcall	.+0      	; 0x5794 <rtcCrystalFrequencyTest+0x11a>
    5794:	00 d0       	rcall	.+0      	; 0x5796 <rtcCrystalFrequencyTest+0x11c>
    5796:	ed b7       	in	r30, 0x3d	; 61
    5798:	fe b7       	in	r31, 0x3e	; 62
    579a:	31 96       	adiw	r30, 0x01	; 1
    579c:	8e 01       	movw	r16, r28
    579e:	0f 5f       	subi	r16, 0xFF	; 255
    57a0:	1f 4f       	sbci	r17, 0xFF	; 255
    57a2:	ad b7       	in	r26, 0x3d	; 61
    57a4:	be b7       	in	r27, 0x3e	; 62
    57a6:	12 96       	adiw	r26, 0x02	; 2
    57a8:	1c 93       	st	X, r17
    57aa:	0e 93       	st	-X, r16
    57ac:	11 97       	sbiw	r26, 0x01	; 1
    57ae:	81 ef       	ldi	r24, 0xF1	; 241
    57b0:	94 e0       	ldi	r25, 0x04	; 4
    57b2:	93 83       	std	Z+3, r25	; 0x03
    57b4:	82 83       	std	Z+2, r24	; 0x02
    57b6:	35 83       	std	Z+5, r19	; 0x05
    57b8:	24 83       	std	Z+4, r18	; 0x04
    57ba:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    57be:	2d b7       	in	r18, 0x3d	; 61
    57c0:	3e b7       	in	r19, 0x3e	; 62
    57c2:	2a 5f       	subi	r18, 0xFA	; 250
    57c4:	3f 4f       	sbci	r19, 0xFF	; 255
    57c6:	0f b6       	in	r0, 0x3f	; 63
    57c8:	f8 94       	cli
    57ca:	3e bf       	out	0x3e, r19	; 62
    57cc:	0f be       	out	0x3f, r0	; 63
    57ce:	2d bf       	out	0x3d, r18	; 61
    57d0:	89 2b       	or	r24, r25
    57d2:	19 f0       	breq	.+6      	; 0x57da <rtcCrystalFrequencyTest+0x160>
    57d4:	c8 01       	movw	r24, r16
    57d6:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
	if(rtcPulseCounter){
    57da:	80 91 e1 06 	lds	r24, 0x06E1
    57de:	90 91 e2 06 	lds	r25, 0x06E2
    57e2:	89 2b       	or	r24, r25
    57e4:	89 f0       	breq	.+34     	; 0x5808 <rtcCrystalFrequencyTest+0x18e>
		if((rtcPulseCounter >= 32687) && (rtcPulseCounter <= 32849)) ret = 1;
    57e6:	80 91 e1 06 	lds	r24, 0x06E1
    57ea:	90 91 e2 06 	lds	r25, 0x06E2
    57ee:	8f 5a       	subi	r24, 0xAF	; 175
    57f0:	9f 47       	sbci	r25, 0x7F	; 127
    57f2:	50 f0       	brcs	.+20     	; 0x5808 <rtcCrystalFrequencyTest+0x18e>
    57f4:	80 91 e1 06 	lds	r24, 0x06E1
    57f8:	90 91 e2 06 	lds	r25, 0x06E2
    57fc:	20 e0       	ldi	r18, 0x00	; 0
    57fe:	82 55       	subi	r24, 0x52	; 82
    5800:	90 48       	sbci	r25, 0x80	; 128
    5802:	18 f4       	brcc	.+6      	; 0x580a <rtcCrystalFrequencyTest+0x190>
    5804:	21 e0       	ldi	r18, 0x01	; 1
    5806:	01 c0       	rjmp	.+2      	; 0x580a <rtcCrystalFrequencyTest+0x190>
    5808:	20 e0       	ldi	r18, 0x00	; 0
	}
	return ret;
}
    580a:	82 2f       	mov	r24, r18
    580c:	e0 96       	adiw	r28, 0x30	; 48
    580e:	0f b6       	in	r0, 0x3f	; 63
    5810:	f8 94       	cli
    5812:	de bf       	out	0x3e, r29	; 62
    5814:	0f be       	out	0x3f, r0	; 63
    5816:	cd bf       	out	0x3d, r28	; 61
    5818:	cf 91       	pop	r28
    581a:	df 91       	pop	r29
    581c:	1f 91       	pop	r17
    581e:	0f 91       	pop	r16
    5820:	ff 90       	pop	r15
    5822:	ef 90       	pop	r14
    5824:	df 90       	pop	r13
    5826:	cf 90       	pop	r12
    5828:	08 95       	ret

0000582a <rtcInit>:
//EIMSK=(1<<INT2) | (0<<INT1) | (0<<INT0);
//EIFR=(1<<INTF2) | (0<<INTF1) | (0<<INTF0);
//PCICR=(0<<PCIE3) | (0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);

uint8_t rtcInit(void)
{
    582a:	1f 93       	push	r17
	uint8_t u8Ret = FALSE;

	startCrystalTest = 0;
    582c:	10 92 ec 06 	sts	0x06EC, r1

	i2cInit();
    5830:	0e 94 9f 11 	call	0x233e	; 0x233e <i2cInit>
	timer_sysDelay_msec(500UL);
    5834:	64 ef       	ldi	r22, 0xF4	; 244
    5836:	71 e0       	ldi	r23, 0x01	; 1
    5838:	80 e0       	ldi	r24, 0x00	; 0
    583a:	90 e0       	ldi	r25, 0x00	; 0
    583c:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    5840:	80 e6       	ldi	r24, 0x60	; 96
    5842:	61 e0       	ldi	r22, 0x01	; 1
    5844:	40 ef       	ldi	r20, 0xF0	; 240
    5846:	56 e0       	ldi	r21, 0x06	; 6
    5848:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>

	i2cInit();
	timer_sysDelay_msec(500UL);
	// Initial Status register 1, after initialization.
	rtcReadReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);	// get register
	gu8Cntrl1Reg = STATUS1_REG; // view register before
    584c:	80 91 f0 06 	lds	r24, 0x06F0
    5850:	80 93 e3 06 	sts	0x06E3, r24

	if(POC || BLD){ // power on detected
    5854:	80 91 f0 06 	lds	r24, 0x06F0
    5858:	80 fd       	sbrc	r24, 0
    585a:	06 c0       	rjmp	.+12     	; 0x5868 <rtcInit+0x3e>
    585c:	80 91 f0 06 	lds	r24, 0x06F0
    5860:	81 fd       	sbrc	r24, 1
    5862:	02 c0       	rjmp	.+4      	; 0x5868 <rtcInit+0x3e>
    5864:	10 e0       	ldi	r17, 0x00	; 0
    5866:	20 c0       	rjmp	.+64     	; 0x58a8 <rtcInit+0x7e>
		timer_sysDelay_msec(500UL);
    5868:	64 ef       	ldi	r22, 0xF4	; 244
    586a:	71 e0       	ldi	r23, 0x01	; 1
    586c:	80 e0       	ldi	r24, 0x00	; 0
    586e:	90 e0       	ldi	r25, 0x00	; 0
    5870:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
		do{
			//SC0 = 1;			// b5 set
			RTC_RESET = 1;		// b7 set
    5874:	80 91 f0 06 	lds	r24, 0x06F0
    5878:	80 68       	ori	r24, 0x80	; 128
    587a:	80 93 f0 06 	sts	0x06F0, r24

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    587e:	80 e6       	ldi	r24, 0x60	; 96
    5880:	61 e0       	ldi	r22, 0x01	; 1
    5882:	40 ef       	ldi	r20, 0xF0	; 240
    5884:	56 e0       	ldi	r21, 0x06	; 6
    5886:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    588a:	80 e6       	ldi	r24, 0x60	; 96
    588c:	61 e0       	ldi	r22, 0x01	; 1
    588e:	40 ef       	ldi	r20, 0xF0	; 240
    5890:	56 e0       	ldi	r21, 0x06	; 6
    5892:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>
		do{
			//SC0 = 1;			// b5 set
			RTC_RESET = 1;		// b7 set
			rtcWriteReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);
			rtcReadReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);	// get register
		}while(POC || BLD);
    5896:	80 91 f0 06 	lds	r24, 0x06F0
    589a:	80 fd       	sbrc	r24, 0
    589c:	eb cf       	rjmp	.-42     	; 0x5874 <rtcInit+0x4a>
    589e:	80 91 f0 06 	lds	r24, 0x06F0
    58a2:	81 fd       	sbrc	r24, 1
    58a4:	e7 cf       	rjmp	.-50     	; 0x5874 <rtcInit+0x4a>
    58a6:	1f ef       	ldi	r17, 0xFF	; 255

		u8Ret = TRUE;
	}

	do{
		_12_24 = 1;		// 24-hour expression
    58a8:	80 91 f0 06 	lds	r24, 0x06F0
    58ac:	80 64       	ori	r24, 0x40	; 64
    58ae:	80 93 f0 06 	sts	0x06F0, r24
		RTC_INT1 = 0;
    58b2:	80 91 f0 06 	lds	r24, 0x06F0
    58b6:	8b 7f       	andi	r24, 0xFB	; 251
    58b8:	80 93 f0 06 	sts	0x06F0, r24
		RTC_INT2 = 0;
    58bc:	80 91 f0 06 	lds	r24, 0x06F0
    58c0:	87 7f       	andi	r24, 0xF7	; 247
    58c2:	80 93 f0 06 	sts	0x06F0, r24

}

void rtcWriteReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterSend((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    58c6:	80 e6       	ldi	r24, 0x60	; 96
    58c8:	61 e0       	ldi	r22, 0x01	; 1
    58ca:	40 ef       	ldi	r20, 0xF0	; 240
    58cc:	56 e0       	ldi	r21, 0x06	; 6
    58ce:	0e 94 01 12 	call	0x2402	; 0x2402 <i2cMasterSend>
	return ret;
}

void rtcReadReg(uint8_t u8Reg, uint8_t u8LenData, uint8_t* pu8Data)
{
	i2cMasterReceive((S35390A_DEVICE_ADDR | (u8Reg << 1)), u8LenData, pu8Data);
    58d2:	80 e6       	ldi	r24, 0x60	; 96
    58d4:	61 e0       	ldi	r22, 0x01	; 1
    58d6:	40 ef       	ldi	r20, 0xF0	; 240
    58d8:	56 e0       	ldi	r21, 0x06	; 6
    58da:	0e 94 21 12 	call	0x2442	; 0x2442 <i2cMasterReceive>
		_12_24 = 1;		// 24-hour expression
		RTC_INT1 = 0;
		RTC_INT2 = 0;
		rtcWriteReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);
		rtcReadReg(CMND_STATUS1, 1, (uint8_t *)&STATUS1_REG);	// get register
	}while(!_12_24);
    58de:	80 91 f0 06 	lds	r24, 0x06F0
    58e2:	86 ff       	sbrs	r24, 6
    58e4:	e1 cf       	rjmp	.-62     	; 0x58a8 <rtcInit+0x7e>

	return u8Ret;
}
    58e6:	81 2f       	mov	r24, r17
    58e8:	1f 91       	pop	r17
    58ea:	08 95       	ret

000058ec <exitFunction>:
}

void exitFunction(void)
{
	// to exit, we set Run to FALSE
	run = FALSE;
    58ec:	10 92 f5 06 	sts	0x06F5, r1
}
    58f0:	08 95       	ret

000058f2 <ShutOffADC>:
/*
 *  ShutOffADC      shut down the ADC and prepare for power reduction
 **/
void  ShutOffADC(void)
{
    ACSR = (1<<ACD);                        // disable A/D comparator
    58f2:	80 e8       	ldi	r24, 0x80	; 128
    58f4:	80 bf       	out	0x30, r24	; 48
    ADCSRA = (0<<ADEN);                     // disable A/D converter
    58f6:	10 92 7a 00 	sts	0x007A, r1
    DIDR0 = 0x3F;                           // disable all A/D inputs (ADC0-ADC5)
    58fa:	8f e3       	ldi	r24, 0x3F	; 63
    58fc:	80 93 7e 00 	sts	0x007E, r24
    DIDR1 = 0x03;                           // disable AIN0 and AIN1
    5900:	83 e0       	ldi	r24, 0x03	; 3
    5902:	80 93 7f 00 	sts	0x007F, r24
}
    5906:	08 95       	ret

00005908 <charger_test>:
	}
}

void charger_test(void)
{
	TXT_DBG("start charger_test.");
    5908:	8c e4       	ldi	r24, 0x4C	; 76
    590a:	95 e0       	ldi	r25, 0x05	; 5
    590c:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	batteryReadChargerMeasure();
    5910:	0e 94 2e 1c 	call	0x385c	; 0x385c <batteryReadChargerMeasure>
	(void)batteryVoltage();
    5914:	0e 94 98 1c 	call	0x3930	; 0x3930 <batteryVoltage>

}
    5918:	08 95       	ret

0000591a <gps_test>:

void gps_test(void)
{
	uint8_t gpsRxPacketFoud = 0;

	TXT_DBG("\r\nWelcome to GPS Test!");
    591a:	8d e6       	ldi	r24, 0x6D	; 109
    591c:	95 e0       	ldi	r25, 0x05	; 5
    591e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("gps power ON");
    5922:	80 e6       	ldi	r24, 0x60	; 96
    5924:	95 e0       	ldi	r25, 0x05	; 5
    5926:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	// gps power on
	sbi(PORTB, GPS_PWR_ENA);
    592a:	28 9a       	sbi	0x05, 0	; 5
	timer_sysDelay_sec(5u);
    592c:	85 e0       	ldi	r24, 0x05	; 5
    592e:	90 e0       	ldi	r25, 0x00	; 0
    5930:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
	sbi(PORTB, GPS_IGNITION);
    5934:	29 9a       	sbi	0x05, 1	; 5
	timer_sysDelay_msec(500u);
    5936:	64 ef       	ldi	r22, 0xF4	; 244
    5938:	71 e0       	ldi	r23, 0x01	; 1
    593a:	80 e0       	ldi	r24, 0x00	; 0
    593c:	90 e0       	ldi	r25, 0x00	; 0
    593e:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
	cbi(PORTB, GPS_IGNITION);
    5942:	29 98       	cbi	0x05, 1	; 5

	uart1_splitPortSelect(UART1_SPLIT_GPS);
    5944:	81 e0       	ldi	r24, 0x01	; 1
    5946:	0e 94 94 31 	call	0x6328	; 0x6328 <uart1_splitPortSelect>

	// begin gps packet processing loop
	while(1){

		timer_sysSetTimeout_sec(5u);
    594a:	85 e0       	ldi	r24, 0x05	; 5
    594c:	90 e0       	ldi	r25, 0x00	; 0
    594e:	0e 94 76 31 	call	0x62ec	; 0x62ec <timer_sysSetTimeout_sec>
		uartFlushReceiveBuffer(COM_GPS);
    5952:	81 e0       	ldi	r24, 0x01	; 1
    5954:	0e 94 86 1a 	call	0x350c	; 0x350c <uartFlushReceiveBuffer>
		do{
			if(!uartReceiveBufferIsEmpty(COM_GPS)){
    5958:	81 e0       	ldi	r24, 0x01	; 1
    595a:	0e 94 7f 18 	call	0x30fe	; 0x30fe <uartReceiveBufferIsEmpty>
    595e:	88 23       	and	r24, r24
    5960:	69 f4       	brne	.+26     	; 0x597c <gps_test+0x62>
				timer_sysDelay_msec(80u);
    5962:	60 e5       	ldi	r22, 0x50	; 80
    5964:	70 e0       	ldi	r23, 0x00	; 0
    5966:	80 e0       	ldi	r24, 0x00	; 0
    5968:	90 e0       	ldi	r25, 0x00	; 0
    596a:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
				if(nmeaProcess(uartGetRxBuffer(COM_GPS))){
    596e:	81 e0       	ldi	r24, 0x01	; 1
    5970:	0e 94 43 18 	call	0x3086	; 0x3086 <uartGetRxBuffer>
    5974:	0e 94 bd 28 	call	0x517a	; 0x517a <nmeaProcess>
    5978:	88 23       	and	r24, r24
    597a:	29 f4       	brne	.+10     	; 0x5986 <gps_test+0x6c>
					gpsRxPacketFoud = 1;
					break;
				}
			}
		}while(timer_sysGetTimeout_sec());
    597c:	0e 94 70 31 	call	0x62e0	; 0x62e0 <timer_sysGetTimeout_sec>
    5980:	89 2b       	or	r24, r25
    5982:	51 f7       	brne	.-44     	; 0x5958 <gps_test+0x3e>
    5984:	e2 cf       	rjmp	.-60     	; 0x594a <gps_test+0x30>

		if(gpsRxPacketFoud){
			gpsRxPacketFoud = 0;
			UART_DBG((char *)nmeaGetPacketBuffer());
    5986:	0e 94 ba 28 	call	0x5174	; 0x5174 <nmeaGetPacketBuffer>
    598a:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
    598e:	dd cf       	rjmp	.-70     	; 0x594a <gps_test+0x30>

00005990 <radio_uhf_test>:
	   _delay_ms(250);
   }
}

void radio_uhf_test(void)
{
    5990:	ef 92       	push	r14
    5992:	ff 92       	push	r15
    5994:	0f 93       	push	r16
    5996:	1f 93       	push	r17
    5998:	df 93       	push	r29
    599a:	cf 93       	push	r28
    599c:	cd b7       	in	r28, 0x3d	; 61
    599e:	de b7       	in	r29, 0x3e	; 62
    59a0:	a0 97       	sbiw	r28, 0x20	; 32
    59a2:	0f b6       	in	r0, 0x3f	; 63
    59a4:	f8 94       	cli
    59a6:	de bf       	out	0x3e, r29	; 62
    59a8:	0f be       	out	0x3f, r0	; 63
    59aa:	cd bf       	out	0x3d, r28	; 61
	uint8_t strTmp[32];
	uint8_t lenRxBuffer;

	TXT_DBG("start radio UHF test.");
    59ac:	84 e8       	ldi	r24, 0x84	; 132
    59ae:	95 e0       	ldi	r25, 0x05	; 5
    59b0:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	ledControl(LED3, LED_OFF); ledControl(LED2, LED_OFF); ledControl(LED1, LED_OFF);
    59b4:	10 92 87 06 	sts	0x0687, r1
    59b8:	10 92 86 06 	sts	0x0686, r1
    59bc:	10 92 85 06 	sts	0x0685, r1
	sbi(PORTD, RADIO_PWR_ENA); // radio UHF Power ON
    59c0:	5e 9a       	sbi	0x0b, 6	; 11

	// test wireless
	uart1_splitPortSelect(UART1_SPLIT_RADIO_UHF);
    59c2:	80 e0       	ldi	r24, 0x00	; 0
    59c4:	0e 94 94 31 	call	0x6328	; 0x6328 <uart1_splitPortSelect>
	wirelessInit();
    59c8:	0e 94 4b 33 	call	0x6696	; 0x6696 <wirelessInit>
	while(1){
		ledControl(LED1, LED_ON);
    59cc:	0f ef       	ldi	r16, 0xFF	; 255
		cbi(PORTD, RADIO_CTS);
		lenRxBuffer = wirelessPacketRx(COM_UHF, strTmp, 32, 2);
    59ce:	7e 01       	movw	r14, r28
    59d0:	08 94       	sec
    59d2:	e1 1c       	adc	r14, r1
    59d4:	f1 1c       	adc	r15, r1

	// test wireless
	uart1_splitPortSelect(UART1_SPLIT_RADIO_UHF);
	wirelessInit();
	while(1){
		ledControl(LED1, LED_ON);
    59d6:	00 93 85 06 	sts	0x0685, r16
		cbi(PORTD, RADIO_CTS);
    59da:	5f 98       	cbi	0x0b, 7	; 11
		lenRxBuffer = wirelessPacketRx(COM_UHF, strTmp, 32, 2);
    59dc:	81 e0       	ldi	r24, 0x01	; 1
    59de:	b7 01       	movw	r22, r14
    59e0:	40 e2       	ldi	r20, 0x20	; 32
    59e2:	22 e0       	ldi	r18, 0x02	; 2
    59e4:	0e 94 03 33 	call	0x6606	; 0x6606 <wirelessPacketRx>
    59e8:	18 2f       	mov	r17, r24
		if(lenRxBuffer){
    59ea:	88 23       	and	r24, r24
    59ec:	71 f0       	breq	.+28     	; 0x5a0a <radio_uhf_test+0x7a>
			ledControl(LED2, LED_ON);
    59ee:	00 93 86 06 	sts	0x0686, r16
			wirelessPacketTx(COM_UHF);
    59f2:	81 e0       	ldi	r24, 0x01	; 1
    59f4:	0e 94 ff 32 	call	0x65fe	; 0x65fe <wirelessPacketTx>
			strTmp[lenRxBuffer] = '\0';
    59f8:	f7 01       	movw	r30, r14
    59fa:	e1 0f       	add	r30, r17
    59fc:	f1 1d       	adc	r31, r1
    59fe:	10 82       	st	Z, r1
			UART_DBG((char *)strTmp);
    5a00:	c7 01       	movw	r24, r14
    5a02:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
			ledControl(LED2, LED_OFF);
    5a06:	10 92 86 06 	sts	0x0686, r1
		}
		sbi(PORTD, RADIO_CTS);
    5a0a:	5f 9a       	sbi	0x0b, 7	; 11

		ledControl(LED1, LED_OFF);
    5a0c:	10 92 85 06 	sts	0x0685, r1

		timer_sysDelay_sec(10UL);
    5a10:	8a e0       	ldi	r24, 0x0A	; 10
    5a12:	90 e0       	ldi	r25, 0x00	; 0
    5a14:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>

		if(rtcGetUpdate((char *)strTmp)) UART_DBG((char *)strTmp);
    5a18:	c7 01       	movw	r24, r14
    5a1a:	0e 94 f8 29 	call	0x53f0	; 0x53f0 <rtcGetUpdate>
    5a1e:	89 2b       	or	r24, r25
    5a20:	19 f0       	breq	.+6      	; 0x5a28 <radio_uhf_test+0x98>
    5a22:	c7 01       	movw	r24, r14
    5a24:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
		(void)batteryVoltage();
    5a28:	0e 94 98 1c 	call	0x3930	; 0x3930 <batteryVoltage>
		timer_sysDelay_sec(1UL);
    5a2c:	81 e0       	ldi	r24, 0x01	; 1
    5a2e:	90 e0       	ldi	r25, 0x00	; 0
    5a30:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    5a34:	d0 cf       	rjmp	.-96     	; 0x59d6 <radio_uhf_test+0x46>

00005a36 <sleep_test>:
}

// RTS20 Sleep Testing.
void sleep_test(void)
{
	TXT_DBG("Starting Sleep Test.");
    5a36:	80 eb       	ldi	r24, 0xB0	; 176
    5a38:	95 e0       	ldi	r25, 0x05	; 5
    5a3a:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("Sleep Current < 50uA.");
    5a3e:	8a e9       	ldi	r24, 0x9A	; 154
    5a40:	95 e0       	ldi	r25, 0x05	; 5
    5a42:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>

	// sleep configuration register Status2
	rtcSleepConfig();
    5a46:	0e 94 66 29 	call	0x52cc	; 0x52cc <rtcSleepConfig>

	//_delay_ms(500);
	timer_sysDelay_msec(500u);
    5a4a:	64 ef       	ldi	r22, 0xF4	; 244
    5a4c:	71 e0       	ldi	r23, 0x01	; 1
    5a4e:	80 e0       	ldi	r24, 0x00	; 0
    5a50:	90 e0       	ldi	r25, 0x00	; 0
    5a52:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
	UCSR0B &= ~(BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    5a56:	80 91 c1 00 	lds	r24, 0x00C1
    5a5a:	87 72       	andi	r24, 0x27	; 39
    5a5c:	80 93 c1 00 	sts	0x00C1, r24
	UCSR1B &= ~(BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    5a60:	80 91 c9 00 	lds	r24, 0x00C9
    5a64:	87 72       	andi	r24, 0x27	; 39
    5a66:	80 93 c9 00 	sts	0x00C9, r24
	// disable TWI (two-wire interface)
	cbi(TWCR, TWEN);
    5a6a:	80 91 bc 00 	lds	r24, 0x00BC
    5a6e:	8b 7f       	andi	r24, 0xFB	; 251
    5a70:	80 93 bc 00 	sts	0x00BC, r24
/*
 *  ShutOffADC      shut down the ADC and prepare for power reduction
 **/
void  ShutOffADC(void)
{
    ACSR = (1<<ACD);                        // disable A/D comparator
    5a74:	80 e8       	ldi	r24, 0x80	; 128
    5a76:	80 bf       	out	0x30, r24	; 48
    ADCSRA = (0<<ADEN);                     // disable A/D converter
    5a78:	10 92 7a 00 	sts	0x007A, r1
    DIDR0 = 0x3F;                           // disable all A/D inputs (ADC0-ADC5)
    5a7c:	8f e3       	ldi	r24, 0x3F	; 63
    5a7e:	80 93 7e 00 	sts	0x007E, r24
    DIDR1 = 0x03;                           // disable AIN0 and AIN1
    5a82:	83 e0       	ldi	r24, 0x03	; 3
    5a84:	80 93 7f 00 	sts	0x007F, r24
	UCSR0B &= ~(BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
	UCSR1B &= ~(BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
	// disable TWI (two-wire interface)
	cbi(TWCR, TWEN);
	ShutOffADC();
	EIFR = 0;
    5a88:	1c ba       	out	0x1c, r1	; 28
	EIMSK = 0;
    5a8a:	1d ba       	out	0x1d, r1	; 29
	PCICR = 0x00;
    5a8c:	10 92 68 00 	sts	0x0068, r1
	PCIFR = 0;
    5a90:	1b ba       	out	0x1b, r1	; 27

	//_delay_ms(100);
	timer_sysDelay_msec(100u);
    5a92:	64 e6       	ldi	r22, 0x64	; 100
    5a94:	70 e0       	ldi	r23, 0x00	; 0
    5a96:	80 e0       	ldi	r24, 0x00	; 0
    5a98:	90 e0       	ldi	r25, 0x00	; 0
    5a9a:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
	//  Power Reduction Register
	PRR = 0xFF;
    5a9e:	8f ef       	ldi	r24, 0xFF	; 255
    5aa0:	80 93 64 00 	sts	0x0064, r24
	// Bit 4 - PRUSART1: 	Logic one to this bit shuts down the USART1
	// Bit 3 - PRTIM1: 		Logic one to this bit shuts down the Timer/Counter1 module
	// Bit 2 - PRSPI: 		Logic one to this bit shuts down the Serial Peripheral Interface
	// Bit 1 - PRUSART0: 	Logic one to this bit shuts down the USART0
	// Bit 0 - PRADC: 		Logic one to this bit shuts down the ADC
	cli();
    5aa4:	f8 94       	cli

	BSP_SLEEP_CONFIG();
    5aa6:	80 ee       	ldi	r24, 0xE0	; 224
    5aa8:	81 b9       	out	0x01, r24	; 1
    5aaa:	12 b8       	out	0x02, r1	; 2
    5aac:	93 e0       	ldi	r25, 0x03	; 3
    5aae:	94 b9       	out	0x04, r25	; 4
    5ab0:	15 b8       	out	0x05, r1	; 5
    5ab2:	87 e7       	ldi	r24, 0x77	; 119
    5ab4:	87 b9       	out	0x07, r24	; 7
    5ab6:	98 b9       	out	0x08, r25	; 8
    5ab8:	8a e7       	ldi	r24, 0x7A	; 122
    5aba:	8a b9       	out	0x0a, r24	; 10
    5abc:	80 e3       	ldi	r24, 0x30	; 48
    5abe:	8b b9       	out	0x0b, r24	; 11
    5ac0:	88 e8       	ldi	r24, 0x88	; 136
    5ac2:	93 e1       	ldi	r25, 0x13	; 19
    5ac4:	2c e5       	ldi	r18, 0x5C	; 92
    5ac6:	30 e0       	ldi	r19, 0x00	; 0
    5ac8:	f9 01       	movw	r30, r18
    5aca:	31 97       	sbiw	r30, 0x01	; 1
    5acc:	f1 f7       	brne	.-4      	; 0x5aca <sleep_test+0x94>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5ace:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5ad0:	d9 f7       	brne	.-10     	; 0x5ac8 <sleep_test+0x92>
    5ad2:	2c e5       	ldi	r18, 0x5C	; 92
    5ad4:	30 e0       	ldi	r19, 0x00	; 0
	_delay_ms(500);
	/// Input/Output Ports initialization for sleep


   while(1){
	   set_sleep_mode(SLEEP_MODE_PWR_DOWN);
    5ad6:	83 b7       	in	r24, 0x33	; 51
    5ad8:	81 7f       	andi	r24, 0xF1	; 241
    5ada:	84 60       	ori	r24, 0x04	; 4
    5adc:	83 bf       	out	0x33, r24	; 51
	   sleep_enable();
    5ade:	83 b7       	in	r24, 0x33	; 51
    5ae0:	81 60       	ori	r24, 0x01	; 1
    5ae2:	83 bf       	out	0x33, r24	; 51
	   sleep_cpu();
    5ae4:	88 95       	sleep
	   sleep_disable();
    5ae6:	83 b7       	in	r24, 0x33	; 51
    5ae8:	8e 7f       	andi	r24, 0xFE	; 254
    5aea:	83 bf       	out	0x33, r24	; 51
	   PORTA |= 1<<PA5;
    5aec:	15 9a       	sbi	0x02, 5	; 2
    5aee:	84 ec       	ldi	r24, 0xC4	; 196
    5af0:	99 e0       	ldi	r25, 0x09	; 9
    5af2:	f9 01       	movw	r30, r18
    5af4:	31 97       	sbiw	r30, 0x01	; 1
    5af6:	f1 f7       	brne	.-4      	; 0x5af4 <sleep_test+0xbe>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5af8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5afa:	d9 f7       	brne	.-10     	; 0x5af2 <sleep_test+0xbc>
    5afc:	ec cf       	rjmp	.-40     	; 0x5ad6 <sleep_test+0xa0>

00005afe <gsm_test>:
void gsm_test(void)
{
	uint8_t isCommunicationSuccessful = 0, isModemDetect = 0;

	/* parsing */
	char *ptrArgStr = (char *)cmdlineGetArgStr(1);
    5afe:	81 e0       	ldi	r24, 0x01	; 1
    5b00:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <cmdlineGetArgStr>
    5b04:	fc 01       	movw	r30, r24
	if(ptrArgStr != NULL){
    5b06:	00 97       	sbiw	r24, 0x00	; 0
    5b08:	31 f0       	breq	.+12     	; 0x5b16 <gsm_test+0x18>
		if(*ptrArgStr == '1') debugON = 1;
    5b0a:	80 81       	ld	r24, Z
    5b0c:	81 33       	cpi	r24, 0x31	; 49
    5b0e:	19 f4       	brne	.+6      	; 0x5b16 <gsm_test+0x18>
    5b10:	81 e0       	ldi	r24, 0x01	; 1
    5b12:	80 93 84 06 	sts	0x0684, r24
	}

	ledControl(LED1, LED_OFF);
    5b16:	10 92 85 06 	sts	0x0685, r1
	ledControl(LED2, LED_OFF);
    5b1a:	10 92 86 06 	sts	0x0686, r1
	vt100SetAttr(0);
    5b1e:	80 e0       	ldi	r24, 0x00	; 0
    5b20:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>

	TXT_DBG("start modem gsm test.");
    5b24:	8b e6       	ldi	r24, 0x6B	; 107
    5b26:	96 e0       	ldi	r25, 0x06	; 6
    5b28:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	// Modem power ON
	TXT_DBG("Ignition modem...");
    5b2c:	89 e5       	ldi	r24, 0x59	; 89
    5b2e:	96 e0       	ldi	r25, 0x06	; 6
    5b30:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	if(modemPwrOnProc()){
    5b34:	0e 94 19 28 	call	0x5032	; 0x5032 <modemPwrOnProc>
    5b38:	88 23       	and	r24, r24
    5b3a:	09 f4       	brne	.+2      	; 0x5b3e <gsm_test+0x40>
    5b3c:	44 c0       	rjmp	.+136    	; 0x5bc6 <gsm_test+0xc8>
		ledControl(LED2, 2);
    5b3e:	82 e0       	ldi	r24, 0x02	; 2
    5b40:	80 93 86 06 	sts	0x0686, r24
		ledControl(LED3, 16);
    5b44:	80 e1       	ldi	r24, 0x10	; 16
    5b46:	80 93 87 06 	sts	0x0687, r24
		TXT_DBG("Set modem baudrate 19200bsp.");
    5b4a:	8c e3       	ldi	r24, 0x3C	; 60
    5b4c:	96 e0       	ldi	r25, 0x06	; 6
    5b4e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		if(modemSetBaudrate(COM_GSM, 19200UL)){
    5b52:	80 e0       	ldi	r24, 0x00	; 0
    5b54:	40 e0       	ldi	r20, 0x00	; 0
    5b56:	5b e4       	ldi	r21, 0x4B	; 75
    5b58:	60 e0       	ldi	r22, 0x00	; 0
    5b5a:	70 e0       	ldi	r23, 0x00	; 0
    5b5c:	0e 94 62 27 	call	0x4ec4	; 0x4ec4 <modemSetBaudrate>
    5b60:	88 23       	and	r24, r24
    5b62:	89 f1       	breq	.+98     	; 0x5bc6 <gsm_test+0xc8>
			ledControl(LED3, LED_OFF);
    5b64:	10 92 87 06 	sts	0x0687, r1
			if(!debugON) TXT_DBG("OK...");
    5b68:	80 91 84 06 	lds	r24, 0x0684
    5b6c:	88 23       	and	r24, r24
    5b6e:	21 f4       	brne	.+8      	; 0x5b78 <gsm_test+0x7a>
    5b70:	86 e3       	ldi	r24, 0x36	; 54
    5b72:	96 e0       	ldi	r25, 0x06	; 6
    5b74:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
			if(SendAtCmd_P(COM_GSM, "AT\r", "OK", 2) != NULL){
    5b78:	80 e0       	ldi	r24, 0x00	; 0
    5b7a:	62 e3       	ldi	r22, 0x32	; 50
    5b7c:	76 e0       	ldi	r23, 0x06	; 6
    5b7e:	4f e2       	ldi	r20, 0x2F	; 47
    5b80:	56 e0       	ldi	r21, 0x06	; 6
    5b82:	22 e0       	ldi	r18, 0x02	; 2
    5b84:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    5b88:	89 2b       	or	r24, r25
    5b8a:	e9 f0       	breq	.+58     	; 0x5bc6 <gsm_test+0xc8>
				isModemDetect = 1;	// modem detected.
				if(!xE910tSetParm(COM_GSM)){
    5b8c:	80 e0       	ldi	r24, 0x00	; 0
    5b8e:	0e 94 e3 33 	call	0x67c6	; 0x67c6 <xE910tSetParm>
    5b92:	88 23       	and	r24, r24
    5b94:	c1 f4       	brne	.+48     	; 0x5bc6 <gsm_test+0xc8>
					TXT_DBG("Start Test Communication.");
    5b96:	85 e1       	ldi	r24, 0x15	; 21
    5b98:	96 e0       	ldi	r25, 0x06	; 6
    5b9a:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
					if(!xE910CommunicationTest(COM_GSM)){
    5b9e:	80 e0       	ldi	r24, 0x00	; 0
    5ba0:	0e 94 b7 34 	call	0x696e	; 0x696e <xE910CommunicationTest>
    5ba4:	88 23       	and	r24, r24
    5ba6:	79 f4       	brne	.+30     	; 0x5bc6 <gsm_test+0xc8>
						vt100SetAttr(32);
    5ba8:	80 e2       	ldi	r24, 0x20	; 32
    5baa:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
						TXT_DBG("Test Communication Successful...");
    5bae:	84 ef       	ldi	r24, 0xF4	; 244
    5bb0:	95 e0       	ldi	r25, 0x05	; 5
    5bb2:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
						TXT_DBG("Set modem Successful...");
    5bb6:	8c ed       	ldi	r24, 0xDC	; 220
    5bb8:	95 e0       	ldi	r25, 0x05	; 5
    5bba:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
						isCommunicationSuccessful = 1;	// communication successful.
						vt100SetAttr(0);
    5bbe:	80 e0       	ldi	r24, 0x00	; 0
    5bc0:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
    5bc4:	0a c0       	rjmp	.+20     	; 0x5bda <gsm_test+0xdc>
		}
	}


	if(!isCommunicationSuccessful){
		vt100SetAttr(31);
    5bc6:	8f e1       	ldi	r24, 0x1F	; 31
    5bc8:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
		vt100SetAttr(5);
    5bcc:	85 e0       	ldi	r24, 0x05	; 5
    5bce:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
		TXT_DBG("modem gsm test failed.");
    5bd2:	85 ec       	ldi	r24, 0xC5	; 197
    5bd4:	95 e0       	ldi	r25, 0x05	; 5
    5bd6:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	}
	vt100SetAttr(0);
    5bda:	80 e0       	ldi	r24, 0x00	; 0
    5bdc:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
	modemPwrOffProc(COM_GSM);
    5be0:	80 e0       	ldi	r24, 0x00	; 0
    5be2:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <modemPwrOffProc>

	debugON = 0;
    5be6:	10 92 84 06 	sts	0x0684, r1
}
    5bea:	08 95       	ret

00005bec <eeprom_test>:
void eeprom_test(void)
{
	uint8_t eepReadAllEnable = false, eepEraseAllEnable = false;

	/* parsing */
	char *ptrArgStr = (char *)cmdlineGetArgStr(1);
    5bec:	81 e0       	ldi	r24, 0x01	; 1
    5bee:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <cmdlineGetArgStr>
    5bf2:	fc 01       	movw	r30, r24

	if(ptrArgStr != NULL){
    5bf4:	00 97       	sbiw	r24, 0x00	; 0
    5bf6:	59 f0       	breq	.+22     	; 0x5c0e <eeprom_test+0x22>
		if(*ptrArgStr == '1'){
    5bf8:	80 81       	ld	r24, Z
    5bfa:	81 33       	cpi	r24, 0x31	; 49
    5bfc:	21 f4       	brne	.+8      	; 0x5c06 <eeprom_test+0x1a>
			debugON = 1;
    5bfe:	81 e0       	ldi	r24, 0x01	; 1
    5c00:	80 93 84 06 	sts	0x0684, r24
    5c04:	04 c0       	rjmp	.+8      	; 0x5c0e <eeprom_test+0x22>
		}else if(*ptrArgStr == '9'){
    5c06:	89 33       	cpi	r24, 0x39	; 57
    5c08:	49 f1       	breq	.+82     	; 0x5c5c <eeprom_test+0x70>
			eepReadAllEnable = true;
		}else if(*ptrArgStr == '8'){
    5c0a:	88 33       	cpi	r24, 0x38	; 56
    5c0c:	c9 f0       	breq	.+50     	; 0x5c40 <eeprom_test+0x54>
		}
	}

	if(!(eepEraseAllEnable || eepReadAllEnable)){
		// Test Eeprom Atmel: 24LC64
		eeAt24xxInt();
    5c0e:	0e 94 d6 22 	call	0x45ac	; 0x45ac <eeAt24xxInt>
		TXT_DBG("Start Testing EEprom: 24LC64/256");
    5c12:	8c eb       	ldi	r24, 0xBC	; 188
    5c14:	96 e0       	ldi	r25, 0x06	; 6
    5c16:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		if(!eeTest24xx()){
    5c1a:	0e 94 d3 1f 	call	0x3fa6	; 0x3fa6 <eeTest24xx>
    5c1e:	88 23       	and	r24, r24
    5c20:	31 f4       	brne	.+12     	; 0x5c2e <eeprom_test+0x42>
			vt100SetAttr(32);
    5c22:	80 e2       	ldi	r24, 0x20	; 32
    5c24:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
			TXT_DBG("EEprom is successful.");
    5c28:	86 ea       	ldi	r24, 0xA6	; 166
    5c2a:	96 e0       	ldi	r25, 0x06	; 6
    5c2c:	0f c0       	rjmp	.+30     	; 0x5c4c <eeprom_test+0x60>
		}else{
			vt100SetAttr(31);
    5c2e:	8f e1       	ldi	r24, 0x1F	; 31
    5c30:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
			vt100SetAttr(5);
    5c34:	85 e0       	ldi	r24, 0x05	; 5
    5c36:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
			TXT_DBG("EEprom is failed.");
    5c3a:	84 e9       	ldi	r24, 0x94	; 148
    5c3c:	96 e0       	ldi	r25, 0x06	; 6
    5c3e:	06 c0       	rjmp	.+12     	; 0x5c4c <eeprom_test+0x60>
	}else{
		if(eepReadAllEnable){
			eepReadAll();
		}
		if(eepEraseAllEnable){
			if(eepEraseAll()) TXT_DBG("eepEraseAll...fail");
    5c40:	0e 94 31 21 	call	0x4262	; 0x4262 <eepEraseAll>
    5c44:	88 23       	and	r24, r24
    5c46:	21 f0       	breq	.+8      	; 0x5c50 <eeprom_test+0x64>
    5c48:	81 e8       	ldi	r24, 0x81	; 129
    5c4a:	96 e0       	ldi	r25, 0x06	; 6
    5c4c:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		}
	}


	vt100SetAttr(0);
    5c50:	80 e0       	ldi	r24, 0x00	; 0
    5c52:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
	debugON = 0;
    5c56:	10 92 84 06 	sts	0x0684, r1
}
    5c5a:	08 95       	ret
			vt100SetAttr(5);
			TXT_DBG("EEprom is failed.");
		}
	}else{
		if(eepReadAllEnable){
			eepReadAll();
    5c5c:	0e 94 de 21 	call	0x43bc	; 0x43bc <eepReadAll>
    5c60:	f7 cf       	rjmp	.-18     	; 0x5c50 <eeprom_test+0x64>

00005c62 <rtc_test>:
#endif
}

// Real Time Clock S35390 Testing.
void rtc_test(void)
{
    5c62:	bf 92       	push	r11
    5c64:	cf 92       	push	r12
    5c66:	df 92       	push	r13
    5c68:	ef 92       	push	r14
    5c6a:	ff 92       	push	r15
    5c6c:	0f 93       	push	r16
    5c6e:	1f 93       	push	r17
    5c70:	df 93       	push	r29
    5c72:	cf 93       	push	r28
    5c74:	cd b7       	in	r28, 0x3d	; 61
    5c76:	de b7       	in	r29, 0x3e	; 62
    5c78:	c0 54       	subi	r28, 0x40	; 64
    5c7a:	d0 40       	sbci	r29, 0x00	; 0
    5c7c:	0f b6       	in	r0, 0x3f	; 63
    5c7e:	f8 94       	cli
    5c80:	de bf       	out	0x3e, r29	; 62
    5c82:	0f be       	out	0x3f, r0	; 63
    5c84:	cd bf       	out	0x3d, r28	; 61
	char strTmp[64];
	char *ptrEnd;
	uint8_t argStrLen,i,dateValidation=0,timeValidation=0;

	/* parsing */
	char *ptrArgStr = (char *)cmdlineGetArgStr(1);
    5c86:	81 e0       	ldi	r24, 0x01	; 1
    5c88:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <cmdlineGetArgStr>
    5c8c:	fc 01       	movw	r30, r24
	if(ptrArgStr != NULL){
    5c8e:	00 97       	sbiw	r24, 0x00	; 0
    5c90:	31 f0       	breq	.+12     	; 0x5c9e <rtc_test+0x3c>
		if(*ptrArgStr == '9') debugON = 1;
    5c92:	80 81       	ld	r24, Z
    5c94:	89 33       	cpi	r24, 0x39	; 57
    5c96:	19 f4       	brne	.+6      	; 0x5c9e <rtc_test+0x3c>
    5c98:	81 e0       	ldi	r24, 0x01	; 1
    5c9a:	80 93 84 06 	sts	0x0684, r24
/*
 * Update time & date
 * format: DD/MM/YY HH:MM:SS
 */
	/* parsing update date: DD/MM/YY */
	ptrArgStr = (char *)cmdlineGetArgStr(1);
    5c9e:	81 e0       	ldi	r24, 0x01	; 1
    5ca0:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <cmdlineGetArgStr>
    5ca4:	7c 01       	movw	r14, r24
	if(ptrArgStr != NULL){
    5ca6:	00 97       	sbiw	r24, 0x00	; 0
    5ca8:	09 f4       	brne	.+2      	; 0x5cac <rtc_test+0x4a>
    5caa:	8c c0       	rjmp	.+280    	; 0x5dc4 <rtc_test+0x162>
		ptrEnd = strstr_P(ptrArgStr,PSTR("/" ));
    5cac:	69 e6       	ldi	r22, 0x69	; 105
    5cae:	77 e0       	ldi	r23, 0x07	; 7
    5cb0:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
		if(ptrEnd != NULL){
    5cb4:	00 97       	sbiw	r24, 0x00	; 0
    5cb6:	09 f4       	brne	.+2      	; 0x5cba <rtc_test+0x58>
    5cb8:	85 c0       	rjmp	.+266    	; 0x5dc4 <rtc_test+0x162>
			argStrLen = ptrEnd - ptrArgStr;
    5cba:	98 2f       	mov	r25, r24
    5cbc:	9e 19       	sub	r25, r14
    5cbe:	6e 01       	movw	r12, r28
    5cc0:	08 94       	sec
    5cc2:	c1 1c       	adc	r12, r1
    5cc4:	d1 1c       	adc	r13, r1
    5cc6:	d7 01       	movw	r26, r14
    5cc8:	f6 01       	movw	r30, r12
    5cca:	02 c0       	rjmp	.+4      	; 0x5cd0 <rtc_test+0x6e>
			for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    5ccc:	8d 91       	ld	r24, X+
    5cce:	81 93       	st	Z+, r24
    5cd0:	8a 2f       	mov	r24, r26
    5cd2:	8e 19       	sub	r24, r14
    5cd4:	89 17       	cp	r24, r25
    5cd6:	d0 f3       	brcs	.-12     	; 0x5ccc <rtc_test+0x6a>
    5cd8:	e9 2f       	mov	r30, r25
    5cda:	f0 e0       	ldi	r31, 0x00	; 0
    5cdc:	87 01       	movw	r16, r14
    5cde:	0e 0f       	add	r16, r30
    5ce0:	1f 1f       	adc	r17, r31
			strTmp[i] = '\0';
    5ce2:	ce 01       	movw	r24, r28
    5ce4:	01 96       	adiw	r24, 0x01	; 1
    5ce6:	e8 0f       	add	r30, r24
    5ce8:	f9 1f       	adc	r31, r25
    5cea:	10 82       	st	Z, r1
			DAY = u8Hex2Bcd(atoi(strTmp));
    5cec:	0e 94 12 3a 	call	0x7424	; 0x7424 <atoi>
    5cf0:	0e 94 4b 29 	call	0x5296	; 0x5296 <u8Hex2Bcd>
    5cf4:	8f 73       	andi	r24, 0x3F	; 63
    5cf6:	90 91 e6 06 	lds	r25, 0x06E6
    5cfa:	90 7c       	andi	r25, 0xC0	; 192
    5cfc:	98 2b       	or	r25, r24
    5cfe:	90 93 e6 06 	sts	0x06E6, r25

			ptrArgStr++;
    5d02:	78 01       	movw	r14, r16
    5d04:	08 94       	sec
    5d06:	e1 1c       	adc	r14, r1
    5d08:	f1 1c       	adc	r15, r1
			ptrEnd = strstr_P(ptrArgStr,PSTR("/" ));
    5d0a:	c7 01       	movw	r24, r14
    5d0c:	67 e6       	ldi	r22, 0x67	; 103
    5d0e:	77 e0       	ldi	r23, 0x07	; 7
    5d10:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
			if(ptrEnd != NULL){
    5d14:	00 97       	sbiw	r24, 0x00	; 0
    5d16:	09 f4       	brne	.+2      	; 0x5d1a <rtc_test+0xb8>
    5d18:	55 c0       	rjmp	.+170    	; 0x5dc4 <rtc_test+0x162>
				argStrLen = ptrEnd - ptrArgStr;
    5d1a:	8e 19       	sub	r24, r14
    5d1c:	b8 01       	movw	r22, r16
    5d1e:	96 01       	movw	r18, r12
#endif
}

// Real Time Clock S35390 Testing.
void rtc_test(void)
{
    5d20:	e8 2f       	mov	r30, r24
    5d22:	f0 e0       	ldi	r31, 0x00	; 0

			ptrArgStr++;
			ptrEnd = strstr_P(ptrArgStr,PSTR("/" ));
			if(ptrEnd != NULL){
				argStrLen = ptrEnd - ptrArgStr;
				for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    5d24:	31 96       	adiw	r30, 0x01	; 1
    5d26:	a8 01       	movw	r20, r16
    5d28:	4e 0f       	add	r20, r30
    5d2a:	5f 1f       	adc	r21, r31
    5d2c:	31 97       	sbiw	r30, 0x01	; 1
    5d2e:	05 c0       	rjmp	.+10     	; 0x5d3a <rtc_test+0xd8>
    5d30:	db 01       	movw	r26, r22
    5d32:	8c 91       	ld	r24, X
    5d34:	d9 01       	movw	r26, r18
    5d36:	8d 93       	st	X+, r24
    5d38:	9d 01       	movw	r18, r26
    5d3a:	6f 5f       	subi	r22, 0xFF	; 255
    5d3c:	7f 4f       	sbci	r23, 0xFF	; 255
    5d3e:	64 17       	cp	r22, r20
    5d40:	75 07       	cpc	r23, r21
    5d42:	b1 f7       	brne	.-20     	; 0x5d30 <rtc_test+0xce>
    5d44:	87 01       	movw	r16, r14
    5d46:	0e 0f       	add	r16, r30
    5d48:	1f 1f       	adc	r17, r31
				strTmp[i] = '\0';
    5d4a:	ce 01       	movw	r24, r28
    5d4c:	01 96       	adiw	r24, 0x01	; 1
    5d4e:	e8 0f       	add	r30, r24
    5d50:	f9 1f       	adc	r31, r25
    5d52:	10 82       	st	Z, r1
				MONTH = u8Hex2Bcd(atoi(strTmp));
    5d54:	0e 94 12 3a 	call	0x7424	; 0x7424 <atoi>
    5d58:	0e 94 4b 29 	call	0x5296	; 0x5296 <u8Hex2Bcd>
    5d5c:	8f 71       	andi	r24, 0x1F	; 31
    5d5e:	90 91 e5 06 	lds	r25, 0x06E5
    5d62:	90 7e       	andi	r25, 0xE0	; 224
    5d64:	98 2b       	or	r25, r24
    5d66:	90 93 e5 06 	sts	0x06E5, r25

				ptrArgStr++;
    5d6a:	78 01       	movw	r14, r16
    5d6c:	08 94       	sec
    5d6e:	e1 1c       	adc	r14, r1
    5d70:	f1 1c       	adc	r15, r1
				ptrEnd = strstr_P(ptrArgStr,PSTR(" " ));
    5d72:	c7 01       	movw	r24, r14
    5d74:	65 e6       	ldi	r22, 0x65	; 101
    5d76:	77 e0       	ldi	r23, 0x07	; 7
    5d78:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
				if(ptrEnd != NULL){
    5d7c:	00 97       	sbiw	r24, 0x00	; 0
    5d7e:	11 f1       	breq	.+68     	; 0x5dc4 <rtc_test+0x162>
					argStrLen = ptrEnd - ptrArgStr;
    5d80:	8e 19       	sub	r24, r14
    5d82:	a8 01       	movw	r20, r16
					for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    5d84:	e8 2f       	mov	r30, r24
    5d86:	f0 e0       	ldi	r31, 0x00	; 0
    5d88:	31 96       	adiw	r30, 0x01	; 1
    5d8a:	98 01       	movw	r18, r16
    5d8c:	2e 0f       	add	r18, r30
    5d8e:	3f 1f       	adc	r19, r31
    5d90:	31 97       	sbiw	r30, 0x01	; 1
    5d92:	05 c0       	rjmp	.+10     	; 0x5d9e <rtc_test+0x13c>
    5d94:	da 01       	movw	r26, r20
    5d96:	8c 91       	ld	r24, X
    5d98:	d6 01       	movw	r26, r12
    5d9a:	8d 93       	st	X+, r24
    5d9c:	6d 01       	movw	r12, r26
    5d9e:	4f 5f       	subi	r20, 0xFF	; 255
    5da0:	5f 4f       	sbci	r21, 0xFF	; 255
    5da2:	42 17       	cp	r20, r18
    5da4:	53 07       	cpc	r21, r19
    5da6:	b1 f7       	brne	.-20     	; 0x5d94 <rtc_test+0x132>
					strTmp[i] = '\0';
    5da8:	ce 01       	movw	r24, r28
    5daa:	01 96       	adiw	r24, 0x01	; 1
    5dac:	e8 0f       	add	r30, r24
    5dae:	f9 1f       	adc	r31, r25
    5db0:	10 82       	st	Z, r1
					YEAR = u8Hex2Bcd(atoi(strTmp));
    5db2:	0e 94 12 3a 	call	0x7424	; 0x7424 <atoi>
    5db6:	0e 94 4b 29 	call	0x5296	; 0x5296 <u8Hex2Bcd>
    5dba:	80 93 e4 06 	sts	0x06E4, r24
    5dbe:	bb 24       	eor	r11, r11
    5dc0:	b3 94       	inc	r11
    5dc2:	01 c0       	rjmp	.+2      	; 0x5dc6 <rtc_test+0x164>
    5dc4:	bb 24       	eor	r11, r11
			}
		}
	}

	/* parsing update time: HH:MM:SS */
	ptrArgStr = (char *)cmdlineGetArgStr(2);
    5dc6:	82 e0       	ldi	r24, 0x02	; 2
    5dc8:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <cmdlineGetArgStr>
    5dcc:	7c 01       	movw	r14, r24
	if(ptrArgStr != NULL){
    5dce:	00 97       	sbiw	r24, 0x00	; 0
    5dd0:	09 f4       	brne	.+2      	; 0x5dd4 <rtc_test+0x172>
    5dd2:	82 c0       	rjmp	.+260    	; 0x5ed8 <rtc_test+0x276>
		ptrEnd = strstr_P(ptrArgStr,PSTR(":"));
    5dd4:	63 e6       	ldi	r22, 0x63	; 99
    5dd6:	77 e0       	ldi	r23, 0x07	; 7
    5dd8:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
		if(ptrEnd != NULL){
    5ddc:	00 97       	sbiw	r24, 0x00	; 0
    5dde:	09 f4       	brne	.+2      	; 0x5de2 <rtc_test+0x180>
    5de0:	7b c0       	rjmp	.+246    	; 0x5ed8 <rtc_test+0x276>
			argStrLen = ptrEnd - ptrArgStr;
    5de2:	98 2f       	mov	r25, r24
    5de4:	9e 19       	sub	r25, r14
    5de6:	8e 01       	movw	r16, r28
    5de8:	0f 5f       	subi	r16, 0xFF	; 255
    5dea:	1f 4f       	sbci	r17, 0xFF	; 255
    5dec:	d7 01       	movw	r26, r14
    5dee:	f8 01       	movw	r30, r16
    5df0:	02 c0       	rjmp	.+4      	; 0x5df6 <rtc_test+0x194>
			for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    5df2:	8d 91       	ld	r24, X+
    5df4:	81 93       	st	Z+, r24
    5df6:	8a 2f       	mov	r24, r26
    5df8:	8e 19       	sub	r24, r14
    5dfa:	89 17       	cp	r24, r25
    5dfc:	d0 f3       	brcs	.-12     	; 0x5df2 <rtc_test+0x190>
    5dfe:	e9 2f       	mov	r30, r25
    5e00:	f0 e0       	ldi	r31, 0x00	; 0
    5e02:	ee 0e       	add	r14, r30
    5e04:	ff 1e       	adc	r15, r31
			strTmp[i] = '\0';
    5e06:	ce 01       	movw	r24, r28
    5e08:	01 96       	adiw	r24, 0x01	; 1
    5e0a:	e8 0f       	add	r30, r24
    5e0c:	f9 1f       	adc	r31, r25
    5e0e:	10 82       	st	Z, r1
			HOUR = u8Hex2Bcd(atoi(strTmp));
    5e10:	0e 94 12 3a 	call	0x7424	; 0x7424 <atoi>
    5e14:	0e 94 4b 29 	call	0x5296	; 0x5296 <u8Hex2Bcd>
    5e18:	8f 73       	andi	r24, 0x3F	; 63
    5e1a:	90 91 e8 06 	lds	r25, 0x06E8
    5e1e:	90 7c       	andi	r25, 0xC0	; 192
    5e20:	98 2b       	or	r25, r24
    5e22:	90 93 e8 06 	sts	0x06E8, r25

			ptrArgStr++;
    5e26:	67 01       	movw	r12, r14
    5e28:	08 94       	sec
    5e2a:	c1 1c       	adc	r12, r1
    5e2c:	d1 1c       	adc	r13, r1
			ptrEnd = strstr_P(ptrArgStr,PSTR(":" ));
    5e2e:	c6 01       	movw	r24, r12
    5e30:	61 e6       	ldi	r22, 0x61	; 97
    5e32:	77 e0       	ldi	r23, 0x07	; 7
    5e34:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
			if(ptrEnd != NULL){
    5e38:	00 97       	sbiw	r24, 0x00	; 0
    5e3a:	09 f4       	brne	.+2      	; 0x5e3e <rtc_test+0x1dc>
    5e3c:	4d c0       	rjmp	.+154    	; 0x5ed8 <rtc_test+0x276>
				argStrLen = ptrEnd - ptrArgStr;
    5e3e:	8c 19       	sub	r24, r12
    5e40:	f7 01       	movw	r30, r14
#endif
}

// Real Time Clock S35390 Testing.
void rtc_test(void)
{
    5e42:	e8 2e       	mov	r14, r24
    5e44:	ff 24       	eor	r15, r15

			ptrArgStr++;
			ptrEnd = strstr_P(ptrArgStr,PSTR(":" ));
			if(ptrEnd != NULL){
				argStrLen = ptrEnd - ptrArgStr;
				for(i=0; i < argStrLen; i++) strTmp[i] =  *ptrArgStr++;
    5e46:	08 94       	sec
    5e48:	e1 1c       	adc	r14, r1
    5e4a:	f1 1c       	adc	r15, r1
    5e4c:	9f 01       	movw	r18, r30
    5e4e:	2e 0d       	add	r18, r14
    5e50:	3f 1d       	adc	r19, r15
    5e52:	08 94       	sec
    5e54:	e1 08       	sbc	r14, r1
    5e56:	f1 08       	sbc	r15, r1
    5e58:	04 c0       	rjmp	.+8      	; 0x5e62 <rtc_test+0x200>
    5e5a:	80 81       	ld	r24, Z
    5e5c:	d8 01       	movw	r26, r16
    5e5e:	8d 93       	st	X+, r24
    5e60:	8d 01       	movw	r16, r26
    5e62:	31 96       	adiw	r30, 0x01	; 1
    5e64:	e2 17       	cp	r30, r18
    5e66:	f3 07       	cpc	r31, r19
    5e68:	c1 f7       	brne	.-16     	; 0x5e5a <rtc_test+0x1f8>
				strTmp[i] = '\0';
    5e6a:	8e 01       	movw	r16, r28
    5e6c:	0f 5f       	subi	r16, 0xFF	; 255
    5e6e:	1f 4f       	sbci	r17, 0xFF	; 255
    5e70:	f8 01       	movw	r30, r16
    5e72:	ee 0d       	add	r30, r14
    5e74:	ff 1d       	adc	r31, r15
    5e76:	10 82       	st	Z, r1
				MINUTE = u8Hex2Bcd(atoi(strTmp));
    5e78:	c8 01       	movw	r24, r16
    5e7a:	0e 94 12 3a 	call	0x7424	; 0x7424 <atoi>
    5e7e:	0e 94 4b 29 	call	0x5296	; 0x5296 <u8Hex2Bcd>
    5e82:	8f 77       	andi	r24, 0x7F	; 127
    5e84:	90 91 e9 06 	lds	r25, 0x06E9
    5e88:	90 78       	andi	r25, 0x80	; 128
    5e8a:	98 2b       	or	r25, r24
    5e8c:	90 93 e9 06 	sts	0x06E9, r25
    5e90:	a6 01       	movw	r20, r12
    5e92:	4e 0d       	add	r20, r14
    5e94:	5f 1d       	adc	r21, r15
    5e96:	da 01       	movw	r26, r20
    5e98:	98 01       	movw	r18, r16
    5e9a:	03 c0       	rjmp	.+6      	; 0x5ea2 <rtc_test+0x240>

				ptrArgStr++;
				for(i=0; *ptrArgStr; i++) strTmp[i] =  *ptrArgStr++;
    5e9c:	e2 0f       	add	r30, r18
    5e9e:	f3 1f       	adc	r31, r19
    5ea0:	90 83       	st	Z, r25
    5ea2:	8a 2f       	mov	r24, r26
    5ea4:	84 1b       	sub	r24, r20
    5ea6:	11 96       	adiw	r26, 0x01	; 1
    5ea8:	9c 91       	ld	r25, X
    5eaa:	11 97       	sbiw	r26, 0x01	; 1
    5eac:	11 96       	adiw	r26, 0x01	; 1
    5eae:	e8 2f       	mov	r30, r24
    5eb0:	f0 e0       	ldi	r31, 0x00	; 0
    5eb2:	99 23       	and	r25, r25
    5eb4:	99 f7       	brne	.-26     	; 0x5e9c <rtc_test+0x23a>
				strTmp[i] = '\0';
    5eb6:	e2 0f       	add	r30, r18
    5eb8:	f3 1f       	adc	r31, r19
    5eba:	10 82       	st	Z, r1
				SECOND = u8Hex2Bcd(atoi(strTmp));
    5ebc:	c9 01       	movw	r24, r18
    5ebe:	0e 94 12 3a 	call	0x7424	; 0x7424 <atoi>
    5ec2:	0e 94 4b 29 	call	0x5296	; 0x5296 <u8Hex2Bcd>
    5ec6:	8f 77       	andi	r24, 0x7F	; 127
    5ec8:	90 91 ea 06 	lds	r25, 0x06EA
    5ecc:	90 78       	andi	r25, 0x80	; 128
    5ece:	98 2b       	or	r25, r24
    5ed0:	90 93 ea 06 	sts	0x06EA, r25
    5ed4:	81 e0       	ldi	r24, 0x01	; 1
    5ed6:	01 c0       	rjmp	.+2      	; 0x5eda <rtc_test+0x278>
    5ed8:	80 e0       	ldi	r24, 0x00	; 0
				timeValidation = 1;
			}
		}
	}

	if(dateValidation && timeValidation) rtcSetData_1(); /* Update time & date */
    5eda:	bb 20       	and	r11, r11
    5edc:	29 f0       	breq	.+10     	; 0x5ee8 <rtc_test+0x286>
    5ede:	88 23       	and	r24, r24
    5ee0:	19 f0       	breq	.+6      	; 0x5ee8 <rtc_test+0x286>
    5ee2:	0e 94 be 29 	call	0x537c	; 0x537c <rtcSetData_1>
    5ee6:	04 c0       	rjmp	.+8      	; 0x5ef0 <rtc_test+0x28e>
	else TXT_DBG("Format: DD/MM/YY HH:MM:SS - Updated not done.");
    5ee8:	83 e3       	ldi	r24, 0x33	; 51
    5eea:	97 e0       	ldi	r25, 0x07	; 7
    5eec:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>

	// Display RTC time
	if(rtcGetUpdate(strTmp)) uartSendBuffer(COM_DBG, strTmp, strlen(strTmp));
    5ef0:	7e 01       	movw	r14, r28
    5ef2:	08 94       	sec
    5ef4:	e1 1c       	adc	r14, r1
    5ef6:	f1 1c       	adc	r15, r1
    5ef8:	c7 01       	movw	r24, r14
    5efa:	0e 94 f8 29 	call	0x53f0	; 0x53f0 <rtcGetUpdate>
    5efe:	89 2b       	or	r24, r25
    5f00:	61 f0       	breq	.+24     	; 0x5f1a <rtc_test+0x2b8>
    5f02:	f7 01       	movw	r30, r14
    5f04:	01 90       	ld	r0, Z+
    5f06:	00 20       	and	r0, r0
    5f08:	e9 f7       	brne	.-6      	; 0x5f04 <rtc_test+0x2a2>
    5f0a:	31 97       	sbiw	r30, 0x01	; 1
    5f0c:	ee 19       	sub	r30, r14
    5f0e:	ff 09       	sbc	r31, r15
    5f10:	81 e0       	ldi	r24, 0x01	; 1
    5f12:	b7 01       	movw	r22, r14
    5f14:	af 01       	movw	r20, r30
    5f16:	0e 94 ad 19 	call	0x335a	; 0x335a <uartSendBuffer>

	// Test RTC crystal oscillator
	TXT_DBG("Start testing RTC oscillator...");
    5f1a:	83 e1       	ldi	r24, 0x13	; 19
    5f1c:	97 e0       	ldi	r25, 0x07	; 7
    5f1e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	if(rtcCrystalFrequencyTest()){
    5f22:	0e 94 3d 2b 	call	0x567a	; 0x567a <rtcCrystalFrequencyTest>
    5f26:	88 23       	and	r24, r24
    5f28:	31 f0       	breq	.+12     	; 0x5f36 <rtc_test+0x2d4>
		vt100SetAttr(32);
    5f2a:	80 e2       	ldi	r24, 0x20	; 32
    5f2c:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
		TXT_DBG("RTC oscillator successful.");
    5f30:	88 ef       	ldi	r24, 0xF8	; 248
    5f32:	96 e0       	ldi	r25, 0x06	; 6
    5f34:	08 c0       	rjmp	.+16     	; 0x5f46 <rtc_test+0x2e4>
		vt100SetAttr(0);
	}else{
		vt100SetAttr(31);
    5f36:	8f e1       	ldi	r24, 0x1F	; 31
    5f38:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
		vt100SetAttr(5);
    5f3c:	85 e0       	ldi	r24, 0x05	; 5
    5f3e:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
		TXT_DBG("RTC oscillator failed.....");
    5f42:	8d ed       	ldi	r24, 0xDD	; 221
    5f44:	96 e0       	ldi	r25, 0x06	; 6
    5f46:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		vt100SetAttr(0);
    5f4a:	80 e0       	ldi	r24, 0x00	; 0
    5f4c:	0e 94 6e 1b 	call	0x36dc	; 0x36dc <vt100SetAttr>
	}

	debugON = 0;
    5f50:	10 92 84 06 	sts	0x0684, r1
}
    5f54:	c0 5c       	subi	r28, 0xC0	; 192
    5f56:	df 4f       	sbci	r29, 0xFF	; 255
    5f58:	0f b6       	in	r0, 0x3f	; 63
    5f5a:	f8 94       	cli
    5f5c:	de bf       	out	0x3e, r29	; 62
    5f5e:	0f be       	out	0x3f, r0	; 63
    5f60:	cd bf       	out	0x3d, r28	; 61
    5f62:	cf 91       	pop	r28
    5f64:	df 91       	pop	r29
    5f66:	1f 91       	pop	r17
    5f68:	0f 91       	pop	r16
    5f6a:	ff 90       	pop	r15
    5f6c:	ef 90       	pop	r14
    5f6e:	df 90       	pop	r13
    5f70:	cf 90       	pop	r12
    5f72:	bf 90       	pop	r11
    5f74:	08 95       	ret

00005f76 <helpFunction>:
	run = FALSE;
}

void helpFunction(void)
{
	vt100ClearScreen();
    5f76:	0e 94 ab 1b 	call	0x3756	; 0x3756 <vt100ClearScreen>
	vt100SetCursorPos(0,0);
    5f7a:	80 e0       	ldi	r24, 0x00	; 0
    5f7c:	60 e0       	ldi	r22, 0x00	; 0
    5f7e:	0e 94 ee 1a 	call	0x35dc	; 0x35dc <vt100SetCursorPos>

	TXT_DBG("Available commands are:");
    5f82:	8a e1       	ldi	r24, 0x1A	; 26
    5f84:	98 e0       	ldi	r25, 0x08	; 8
    5f86:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("h - displays available commands");
    5f8a:	8a ef       	ldi	r24, 0xFA	; 250
    5f8c:	97 e0       	ldi	r25, 0x07	; 7
    5f8e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("q - exit");
    5f92:	81 ef       	ldi	r24, 0xF1	; 241
    5f94:	97 e0       	ldi	r25, 0x07	; 7
    5f96:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("1 - rtc_test");
    5f9a:	84 ee       	ldi	r24, 0xE4	; 228
    5f9c:	97 e0       	ldi	r25, 0x07	; 7
    5f9e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("2 - eeprom_test");
    5fa2:	84 ed       	ldi	r24, 0xD4	; 212
    5fa4:	97 e0       	ldi	r25, 0x07	; 7
    5fa6:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("3 - charger_test");
    5faa:	83 ec       	ldi	r24, 0xC3	; 195
    5fac:	97 e0       	ldi	r25, 0x07	; 7
    5fae:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("4 - radio_uhf_test");
    5fb2:	80 eb       	ldi	r24, 0xB0	; 176
    5fb4:	97 e0       	ldi	r25, 0x07	; 7
    5fb6:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("5 - gps_test");
    5fba:	83 ea       	ldi	r24, 0xA3	; 163
    5fbc:	97 e0       	ldi	r25, 0x07	; 7
    5fbe:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("6 - gsm_test");
    5fc2:	86 e9       	ldi	r24, 0x96	; 150
    5fc4:	97 e0       	ldi	r25, 0x07	; 7
    5fc6:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	TXT_DBG("7 - sleep_test");
    5fca:	87 e8       	ldi	r24, 0x87	; 135
    5fcc:	97 e0       	ldi	r25, 0x07	; 7
    5fce:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
#if defined(MODEM_BYPASS_UART_ENABLE)
	TXT_DBG("8 - modem direct connection");
    5fd2:	8b e6       	ldi	r24, 0x6B	; 107
    5fd4:	97 e0       	ldi	r25, 0x07	; 7
    5fd6:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
#endif
#if defined(SHORT_MESSAGE_SERVICE_TEST)
	TXT_DBG("9 - short_message_service_test");
#endif
}
    5fda:	08 95       	ret

00005fdc <goCmdline>:
	goCmdline();
}


void goCmdline(void)
{
    5fdc:	0f 93       	push	r16
    5fde:	1f 93       	push	r17
    5fe0:	df 93       	push	r29
    5fe2:	cf 93       	push	r28
    5fe4:	0f 92       	push	r0
    5fe6:	cd b7       	in	r28, 0x3d	; 61
    5fe8:	de b7       	in	r29, 0x3e	; 62
	char *pBuff;
	uint8_t c;

	// print initial message

	vt100ClearScreen();
    5fea:	0e 94 ab 1b 	call	0x3756	; 0x3756 <vt100ClearScreen>
	vt100SetCursorPos(1,0);
    5fee:	81 e0       	ldi	r24, 0x01	; 1
    5ff0:	60 e0       	ldi	r22, 0x00	; 0
    5ff2:	0e 94 ee 1a 	call	0x35dc	; 0x35dc <vt100SetCursorPos>

	if((pBuff = (char *)malloc(32)) != NULL){
    5ff6:	80 e2       	ldi	r24, 0x20	; 32
    5ff8:	90 e0       	ldi	r25, 0x00	; 0
    5ffa:	0e 94 7d 37 	call	0x6efa	; 0x6efa <malloc>
    5ffe:	8c 01       	movw	r16, r24
    6000:	00 97       	sbiw	r24, 0x00	; 0
    6002:	09 f4       	brne	.+2      	; 0x6006 <goCmdline+0x2a>
    6004:	57 c0       	rjmp	.+174    	; 0x60b4 <goCmdline+0xd8>

		if(sprintf_P(pBuff, PSTR("Logger Wireless Testing."))) UART_DBG(pBuff);
    6006:	00 d0       	rcall	.+0      	; 0x6008 <goCmdline+0x2c>
    6008:	00 d0       	rcall	.+0      	; 0x600a <goCmdline+0x2e>
    600a:	ed b7       	in	r30, 0x3d	; 61
    600c:	fe b7       	in	r31, 0x3e	; 62
    600e:	92 83       	std	Z+2, r25	; 0x02
    6010:	81 83       	std	Z+1, r24	; 0x01
    6012:	87 e8       	ldi	r24, 0x87	; 135
    6014:	98 e0       	ldi	r25, 0x08	; 8
    6016:	94 83       	std	Z+4, r25	; 0x04
    6018:	83 83       	std	Z+3, r24	; 0x03
    601a:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    601e:	0f 90       	pop	r0
    6020:	0f 90       	pop	r0
    6022:	0f 90       	pop	r0
    6024:	0f 90       	pop	r0
    6026:	89 2b       	or	r24, r25
    6028:	19 f0       	breq	.+6      	; 0x6030 <goCmdline+0x54>
    602a:	c8 01       	movw	r24, r16
    602c:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
		if(sprintf_P(pBuff, PSTR("WBRD200-VER2 Card."))) UART_DBG(pBuff);
    6030:	00 d0       	rcall	.+0      	; 0x6032 <goCmdline+0x56>
    6032:	00 d0       	rcall	.+0      	; 0x6034 <goCmdline+0x58>
    6034:	ed b7       	in	r30, 0x3d	; 61
    6036:	fe b7       	in	r31, 0x3e	; 62
    6038:	12 83       	std	Z+2, r17	; 0x02
    603a:	01 83       	std	Z+1, r16	; 0x01
    603c:	84 e7       	ldi	r24, 0x74	; 116
    603e:	98 e0       	ldi	r25, 0x08	; 8
    6040:	94 83       	std	Z+4, r25	; 0x04
    6042:	83 83       	std	Z+3, r24	; 0x03
    6044:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    6048:	0f 90       	pop	r0
    604a:	0f 90       	pop	r0
    604c:	0f 90       	pop	r0
    604e:	0f 90       	pop	r0
    6050:	89 2b       	or	r24, r25
    6052:	19 f0       	breq	.+6      	; 0x605a <goCmdline+0x7e>
    6054:	c8 01       	movw	r24, r16
    6056:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
		if(sprintf_P(pBuff, PSTR("PROGRAM VER-"__WBRD200_VERSION__)))  UART_DBG(pBuff);
    605a:	00 d0       	rcall	.+0      	; 0x605c <goCmdline+0x80>
    605c:	00 d0       	rcall	.+0      	; 0x605e <goCmdline+0x82>
    605e:	ed b7       	in	r30, 0x3d	; 61
    6060:	fe b7       	in	r31, 0x3e	; 62
    6062:	12 83       	std	Z+2, r17	; 0x02
    6064:	01 83       	std	Z+1, r16	; 0x01
    6066:	82 e6       	ldi	r24, 0x62	; 98
    6068:	98 e0       	ldi	r25, 0x08	; 8
    606a:	94 83       	std	Z+4, r25	; 0x04
    606c:	83 83       	std	Z+3, r24	; 0x03
    606e:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    6072:	0f 90       	pop	r0
    6074:	0f 90       	pop	r0
    6076:	0f 90       	pop	r0
    6078:	0f 90       	pop	r0
    607a:	89 2b       	or	r24, r25
    607c:	19 f0       	breq	.+6      	; 0x6084 <goCmdline+0xa8>
    607e:	c8 01       	movw	r24, r16
    6080:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
		if(sprintf_P(pBuff, PSTR("DATE:"__DATE__ "  TIME:"__TIME__)))  UART_DBG(pBuff);
    6084:	00 d0       	rcall	.+0      	; 0x6086 <goCmdline+0xaa>
    6086:	00 d0       	rcall	.+0      	; 0x6088 <goCmdline+0xac>
    6088:	ed b7       	in	r30, 0x3d	; 61
    608a:	fe b7       	in	r31, 0x3e	; 62
    608c:	12 83       	std	Z+2, r17	; 0x02
    608e:	01 83       	std	Z+1, r16	; 0x01
    6090:	82 e4       	ldi	r24, 0x42	; 66
    6092:	98 e0       	ldi	r25, 0x08	; 8
    6094:	94 83       	std	Z+4, r25	; 0x04
    6096:	83 83       	std	Z+3, r24	; 0x03
    6098:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    609c:	0f 90       	pop	r0
    609e:	0f 90       	pop	r0
    60a0:	0f 90       	pop	r0
    60a2:	0f 90       	pop	r0
    60a4:	89 2b       	or	r24, r25
    60a6:	19 f0       	breq	.+6      	; 0x60ae <goCmdline+0xd2>
    60a8:	c8 01       	movw	r24, r16
    60aa:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>
		free(pBuff);
    60ae:	c8 01       	movw	r24, r16
    60b0:	0e 94 2a 38 	call	0x7054	; 0x7054 <free>
		TXT_DBG("JTAG_RST");
		break;
	}*/

	// initialize cmdline system
	cmdlineInit();
    60b4:	0e 94 03 0e 	call	0x1c06	; 0x1c06 <cmdlineInit>

	// direct cmdline output to uart (serial port)
	cmdlineSetOutputFunc(uartSendByte);
    60b8:	89 e5       	ldi	r24, 0x59	; 89
    60ba:	98 e1       	ldi	r25, 0x18	; 24
    60bc:	0e 94 53 0e 	call	0x1ca6	; 0x1ca6 <cmdlineSetOutputFunc>

	// add commands to the command database
	cmdlineAddCommand((unsigned char *)"q",	exitFunction);
    60c0:	83 e0       	ldi	r24, 0x03	; 3
    60c2:	91 e0       	ldi	r25, 0x01	; 1
    60c4:	66 e7       	ldi	r22, 0x76	; 118
    60c6:	7c e2       	ldi	r23, 0x2C	; 44
    60c8:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"h",	helpFunction);
    60cc:	85 e0       	ldi	r24, 0x05	; 5
    60ce:	91 e0       	ldi	r25, 0x01	; 1
    60d0:	6b eb       	ldi	r22, 0xBB	; 187
    60d2:	7f e2       	ldi	r23, 0x2F	; 47
    60d4:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"1",	rtc_test);
    60d8:	87 e0       	ldi	r24, 0x07	; 7
    60da:	91 e0       	ldi	r25, 0x01	; 1
    60dc:	61 e3       	ldi	r22, 0x31	; 49
    60de:	7e e2       	ldi	r23, 0x2E	; 46
    60e0:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"2",	eeprom_test);
    60e4:	89 e0       	ldi	r24, 0x09	; 9
    60e6:	91 e0       	ldi	r25, 0x01	; 1
    60e8:	66 ef       	ldi	r22, 0xF6	; 246
    60ea:	7d e2       	ldi	r23, 0x2D	; 45
    60ec:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"3",	charger_test);
    60f0:	8b e0       	ldi	r24, 0x0B	; 11
    60f2:	91 e0       	ldi	r25, 0x01	; 1
    60f4:	64 e8       	ldi	r22, 0x84	; 132
    60f6:	7c e2       	ldi	r23, 0x2C	; 44
    60f8:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"4",	radio_uhf_test);
    60fc:	8d e0       	ldi	r24, 0x0D	; 13
    60fe:	91 e0       	ldi	r25, 0x01	; 1
    6100:	68 ec       	ldi	r22, 0xC8	; 200
    6102:	7c e2       	ldi	r23, 0x2C	; 44
    6104:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"5",	gps_test);
    6108:	8f e0       	ldi	r24, 0x0F	; 15
    610a:	91 e0       	ldi	r25, 0x01	; 1
    610c:	6d e8       	ldi	r22, 0x8D	; 141
    610e:	7c e2       	ldi	r23, 0x2C	; 44
    6110:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"6",	gsm_test);
    6114:	81 e1       	ldi	r24, 0x11	; 17
    6116:	91 e0       	ldi	r25, 0x01	; 1
    6118:	6f e7       	ldi	r22, 0x7F	; 127
    611a:	7d e2       	ldi	r23, 0x2D	; 45
    611c:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
	cmdlineAddCommand((unsigned char *)"7",	sleep_test);
    6120:	83 e1       	ldi	r24, 0x13	; 19
    6122:	91 e0       	ldi	r25, 0x01	; 1
    6124:	6b e1       	ldi	r22, 0x1B	; 27
    6126:	7d e2       	ldi	r23, 0x2D	; 45
    6128:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>
#if defined(MODEM_BYPASS_UART_ENABLE)
	cmdlineAddCommand((unsigned char *)"8",	modemBypassUart);
    612c:	85 e1       	ldi	r24, 0x15	; 21
    612e:	91 e0       	ldi	r25, 0x01	; 1
    6130:	64 e5       	ldi	r22, 0x54	; 84
    6132:	78 e2       	ldi	r23, 0x28	; 40
    6134:	0e 94 f8 0e 	call	0x1df0	; 0x1df0 <cmdlineAddCommand>

#if defined(SHORT_MESSAGE_SERVICE_TEST)
	cmdlineAddCommand((unsigned char *)"9",	short_message_service_test);
#endif
	// send a CR to cmdline input to stimulate a prompt
	cmdlineInputFunc('\r');
    6138:	8d e0       	ldi	r24, 0x0D	; 13
    613a:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <cmdlineInputFunc>
	cmdlineInputFunc('\x38');
	cmdlineInputFunc('\x0D');
#endif

	// set state to run
	run = TRUE;
    613e:	8f ef       	ldi	r24, 0xFF	; 255
    6140:	80 93 f5 06 	sts	0x06F5, r24

	// main loop
	while(run){
		// pass characters received on the uart (serial port) into the cmdline processor
		while(uartReceiveByte(COM_DBG, &c)) cmdlineInputFunc(c);
    6144:	8e 01       	movw	r16, r28
    6146:	0f 5f       	subi	r16, 0xFF	; 255
    6148:	1f 4f       	sbci	r17, 0xFF	; 255
    614a:	0b c0       	rjmp	.+22     	; 0x6162 <goCmdline+0x186>
    614c:	89 81       	ldd	r24, Y+1	; 0x01
    614e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <cmdlineInputFunc>
    6152:	81 e0       	ldi	r24, 0x01	; 1
    6154:	b8 01       	movw	r22, r16
    6156:	0e 94 28 1a 	call	0x3450	; 0x3450 <uartReceiveByte>
    615a:	88 23       	and	r24, r24
    615c:	b9 f7       	brne	.-18     	; 0x614c <goCmdline+0x170>
		// run the cmdline execution functions
		cmdlineMainLoop();
    615e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <cmdlineMainLoop>

	// set state to run
	run = TRUE;

	// main loop
	while(run){
    6162:	80 91 f5 06 	lds	r24, 0x06F5
    6166:	88 23       	and	r24, r24
    6168:	a1 f7       	brne	.-24     	; 0x6152 <goCmdline+0x176>
		while(uartReceiveByte(COM_DBG, &c)) cmdlineInputFunc(c);
		// run the cmdline execution functions
		cmdlineMainLoop();
	}

	TXT_DBG("Exited program!");
    616a:	82 e3       	ldi	r24, 0x32	; 50
    616c:	98 e0       	ldi	r25, 0x08	; 8
    616e:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
}
    6172:	0f 90       	pop	r0
    6174:	cf 91       	pop	r28
    6176:	df 91       	pop	r29
    6178:	1f 91       	pop	r17
    617a:	0f 91       	pop	r16
    617c:	08 95       	ret

0000617e <cmdLineMain>:
#if defined(SHORT_MESSAGE_SERVICE_TEST)
void short_message_service_test(void);
#endif
void cmdLineMain(void)
{
	uart1_splitPortSelect(UART1_SPLIT_DBG);
    617e:	82 e0       	ldi	r24, 0x02	; 2
    6180:	0e 94 94 31 	call	0x6328	; 0x6328 <uart1_splitPortSelect>
	// initialize vt100 terminal
	vt100Init(uartSendStr);
    6184:	80 e9       	ldi	r24, 0x90	; 144
    6186:	98 e1       	ldi	r25, 0x18	; 24
    6188:	0e 94 dc 1b 	call	0x37b8	; 0x37b8 <vt100Init>
	// start command line
	goCmdline();
    618c:	0e 94 ee 2f 	call	0x5fdc	; 0x5fdc <goCmdline>
}
    6190:	08 95       	ret

00006192 <timer_sysCallbackOneMs>:
volatile unsigned int tmr_sysTimeout_sec;
volatile unsigned int tmr_sysTimeout_msec;

void timer_sysCallbackOneMs(void)
{
	tmr_sysTick_msec++;
    6192:	80 91 f8 06 	lds	r24, 0x06F8
    6196:	90 91 f9 06 	lds	r25, 0x06F9
    619a:	a0 91 fa 06 	lds	r26, 0x06FA
    619e:	b0 91 fb 06 	lds	r27, 0x06FB
    61a2:	01 96       	adiw	r24, 0x01	; 1
    61a4:	a1 1d       	adc	r26, r1
    61a6:	b1 1d       	adc	r27, r1
    61a8:	80 93 f8 06 	sts	0x06F8, r24
    61ac:	90 93 f9 06 	sts	0x06F9, r25
    61b0:	a0 93 fa 06 	sts	0x06FA, r26
    61b4:	b0 93 fb 06 	sts	0x06FB, r27

	if(!(tmr_sysTick_msec % 1000UL)){ // 1 second
    61b8:	60 91 f8 06 	lds	r22, 0x06F8
    61bc:	70 91 f9 06 	lds	r23, 0x06F9
    61c0:	80 91 fa 06 	lds	r24, 0x06FA
    61c4:	90 91 fb 06 	lds	r25, 0x06FB
    61c8:	28 ee       	ldi	r18, 0xE8	; 232
    61ca:	33 e0       	ldi	r19, 0x03	; 3
    61cc:	40 e0       	ldi	r20, 0x00	; 0
    61ce:	50 e0       	ldi	r21, 0x00	; 0
    61d0:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    61d4:	61 15       	cp	r22, r1
    61d6:	71 05       	cpc	r23, r1
    61d8:	81 05       	cpc	r24, r1
    61da:	91 05       	cpc	r25, r1
    61dc:	39 f5       	brne	.+78     	; 0x622c <timer_sysCallbackOneMs+0x9a>
		tmr_sysTick_sec++;
    61de:	80 91 00 07 	lds	r24, 0x0700
    61e2:	90 91 01 07 	lds	r25, 0x0701
    61e6:	01 96       	adiw	r24, 0x01	; 1
    61e8:	90 93 01 07 	sts	0x0701, r25
    61ec:	80 93 00 07 	sts	0x0700, r24
		if(tmr_sysTimeout_sec) tmr_sysTimeout_sec--;
    61f0:	80 91 f6 06 	lds	r24, 0x06F6
    61f4:	90 91 f7 06 	lds	r25, 0x06F7
    61f8:	89 2b       	or	r24, r25
    61fa:	49 f0       	breq	.+18     	; 0x620e <timer_sysCallbackOneMs+0x7c>
    61fc:	80 91 f6 06 	lds	r24, 0x06F6
    6200:	90 91 f7 06 	lds	r25, 0x06F7
    6204:	01 97       	sbiw	r24, 0x01	; 1
    6206:	90 93 f7 06 	sts	0x06F7, r25
    620a:	80 93 f6 06 	sts	0x06F6, r24
		if(tmr_sysDelay_sec) tmr_sysDelay_sec--;
    620e:	80 91 04 07 	lds	r24, 0x0704
    6212:	90 91 05 07 	lds	r25, 0x0705
    6216:	89 2b       	or	r24, r25
    6218:	49 f0       	breq	.+18     	; 0x622c <timer_sysCallbackOneMs+0x9a>
    621a:	80 91 04 07 	lds	r24, 0x0704
    621e:	90 91 05 07 	lds	r25, 0x0705
    6222:	01 97       	sbiw	r24, 0x01	; 1
    6224:	90 93 05 07 	sts	0x0705, r25
    6228:	80 93 04 07 	sts	0x0704, r24
	}

	if(tmr_sysDelay_msec) tmr_sysDelay_msec--;
    622c:	80 91 fc 06 	lds	r24, 0x06FC
    6230:	90 91 fd 06 	lds	r25, 0x06FD
    6234:	a0 91 fe 06 	lds	r26, 0x06FE
    6238:	b0 91 ff 06 	lds	r27, 0x06FF
    623c:	00 97       	sbiw	r24, 0x00	; 0
    623e:	a1 05       	cpc	r26, r1
    6240:	b1 05       	cpc	r27, r1
    6242:	99 f0       	breq	.+38     	; 0x626a <timer_sysCallbackOneMs+0xd8>
    6244:	80 91 fc 06 	lds	r24, 0x06FC
    6248:	90 91 fd 06 	lds	r25, 0x06FD
    624c:	a0 91 fe 06 	lds	r26, 0x06FE
    6250:	b0 91 ff 06 	lds	r27, 0x06FF
    6254:	01 97       	sbiw	r24, 0x01	; 1
    6256:	a1 09       	sbc	r26, r1
    6258:	b1 09       	sbc	r27, r1
    625a:	80 93 fc 06 	sts	0x06FC, r24
    625e:	90 93 fd 06 	sts	0x06FD, r25
    6262:	a0 93 fe 06 	sts	0x06FE, r26
    6266:	b0 93 ff 06 	sts	0x06FF, r27
	if(tmr_sysTimeout_msec) tmr_sysTimeout_msec--;
    626a:	80 91 02 07 	lds	r24, 0x0702
    626e:	90 91 03 07 	lds	r25, 0x0703
    6272:	89 2b       	or	r24, r25
    6274:	49 f0       	breq	.+18     	; 0x6288 <timer_sysCallbackOneMs+0xf6>
    6276:	80 91 02 07 	lds	r24, 0x0702
    627a:	90 91 03 07 	lds	r25, 0x0703
    627e:	01 97       	sbiw	r24, 0x01	; 1
    6280:	90 93 03 07 	sts	0x0703, r25
    6284:	80 93 02 07 	sts	0x0702, r24
    6288:	08 95       	ret

0000628a <timer_sysDelay_msec>:
}

/// delay miliseconds
void timer_sysDelay_msec(unsigned long delay_msec)
{
	tmr_sysDelay_msec = delay_msec;
    628a:	60 93 fc 06 	sts	0x06FC, r22
    628e:	70 93 fd 06 	sts	0x06FD, r23
    6292:	80 93 fe 06 	sts	0x06FE, r24
    6296:	90 93 ff 06 	sts	0x06FF, r25
	while(tmr_sysDelay_msec);
    629a:	80 91 fc 06 	lds	r24, 0x06FC
    629e:	90 91 fd 06 	lds	r25, 0x06FD
    62a2:	a0 91 fe 06 	lds	r26, 0x06FE
    62a6:	b0 91 ff 06 	lds	r27, 0x06FF
    62aa:	00 97       	sbiw	r24, 0x00	; 0
    62ac:	a1 05       	cpc	r26, r1
    62ae:	b1 05       	cpc	r27, r1
    62b0:	a1 f7       	brne	.-24     	; 0x629a <timer_sysDelay_msec+0x10>
}
    62b2:	08 95       	ret

000062b4 <timer_sysGetTimeout_msec>:

// get timeout miliseconds
unsigned int timer_sysGetTimeout_msec(void)
{
	return tmr_sysTimeout_msec;
    62b4:	20 91 02 07 	lds	r18, 0x0702
    62b8:	30 91 03 07 	lds	r19, 0x0703
}
    62bc:	c9 01       	movw	r24, r18
    62be:	08 95       	ret

000062c0 <timer_sysSetTimeout_msec>:
// set timeout miliseconds
void timer_sysSetTimeout_msec(unsigned int timeout_msec)
{
	tmr_sysTimeout_msec = timeout_msec;
    62c0:	90 93 03 07 	sts	0x0703, r25
    62c4:	80 93 02 07 	sts	0x0702, r24
}
    62c8:	08 95       	ret

000062ca <timer_sysDelay_sec>:

/// delay seconds
void timer_sysDelay_sec(unsigned int delay_sec)
{
	tmr_sysDelay_sec = delay_sec;
    62ca:	90 93 05 07 	sts	0x0705, r25
    62ce:	80 93 04 07 	sts	0x0704, r24
	while(tmr_sysDelay_sec);
    62d2:	80 91 04 07 	lds	r24, 0x0704
    62d6:	90 91 05 07 	lds	r25, 0x0705
    62da:	89 2b       	or	r24, r25
    62dc:	d1 f7       	brne	.-12     	; 0x62d2 <timer_sysDelay_sec+0x8>
}
    62de:	08 95       	ret

000062e0 <timer_sysGetTimeout_sec>:

// get timeout seconds
unsigned int timer_sysGetTimeout_sec(void)
{
	return tmr_sysTimeout_sec;
    62e0:	20 91 f6 06 	lds	r18, 0x06F6
    62e4:	30 91 f7 06 	lds	r19, 0x06F7
}
    62e8:	c9 01       	movw	r24, r18
    62ea:	08 95       	ret

000062ec <timer_sysSetTimeout_sec>:

// set timeout seconds
void timer_sysSetTimeout_sec(unsigned int timeout_sec)
{
	tmr_sysTimeout_sec = timeout_sec;
    62ec:	90 93 f7 06 	sts	0x06F7, r25
    62f0:	80 93 f6 06 	sts	0x06F6, r24
}
    62f4:	08 95       	ret

000062f6 <timer_sysInit>:

void timer_sysInit(void)
{
	tmr_sysTick_msec = 0;
    62f6:	10 92 f8 06 	sts	0x06F8, r1
    62fa:	10 92 f9 06 	sts	0x06F9, r1
    62fe:	10 92 fa 06 	sts	0x06FA, r1
    6302:	10 92 fb 06 	sts	0x06FB, r1
	tmr_sysTimeout_msec = 0;
    6306:	10 92 03 07 	sts	0x0703, r1
    630a:	10 92 02 07 	sts	0x0702, r1
	tmr_sysTick_sec = 0;
    630e:	10 92 01 07 	sts	0x0701, r1
    6312:	10 92 00 07 	sts	0x0700, r1
	tmr_sysTimeout_sec = 0;
    6316:	10 92 f7 06 	sts	0x06F7, r1
    631a:	10 92 f6 06 	sts	0x06F6, r1

	timer2CompareAInit(timer_sysCallbackOneMs);
    631e:	89 ec       	ldi	r24, 0xC9	; 201
    6320:	90 e3       	ldi	r25, 0x30	; 48
    6322:	0e 94 63 14 	call	0x28c6	; 0x28c6 <timer2CompareAInit>


}
    6326:	08 95       	ret

00006328 <uart1_splitPortSelect>:

uint8_t uart1_splitPortSelect(uint8_t nSelect)
{
	uint8_t uartDbgPort, uartDbgPortSaved;

	uartDbgPortSaved = PORTD;
    6328:	2b b1       	in	r18, 0x0b	; 11

	uartDbgPort = uartDbgPortSaved;
	uartDbgPort &= ~(UART1_SPLIT_BITS << UART1_SPLIT_BASE_PIN) ;
	uartDbgPort |= (nSelect<<UART1_SPLIT_BASE_PIN);
    632a:	82 95       	swap	r24
    632c:	80 7f       	andi	r24, 0xF0	; 240
    632e:	92 2f       	mov	r25, r18
    6330:	9f 7c       	andi	r25, 0xCF	; 207
    6332:	98 2b       	or	r25, r24
	PORTD = uartDbgPort;
    6334:	9b b9       	out	0x0b, r25	; 11

	return uartDbgPortSaved;
}
    6336:	82 2f       	mov	r24, r18
    6338:	08 95       	ret

0000633a <hexDigit>:
	else return NULL;
}

char hexDigit(unsigned n)
{
    if (n < 10) {
    633a:	8a 30       	cpi	r24, 0x0A	; 10
    633c:	91 05       	cpc	r25, r1
    633e:	10 f4       	brcc	.+4      	; 0x6344 <hexDigit+0xa>
        return n + '0';
    6340:	80 5d       	subi	r24, 0xD0	; 208
    6342:	08 95       	ret
    } else {
        return (n - 10) + 'A';
    6344:	89 5c       	subi	r24, 0xC9	; 201
    }
}
    6346:	08 95       	ret

00006348 <charToHex>:

void charToHex(char c, char hex[3])
{
    6348:	fb 01       	movw	r30, r22
    hex[0] = hexDigit(c / 0x10);
    634a:	98 2f       	mov	r25, r24
    634c:	92 95       	swap	r25
    634e:	9f 70       	andi	r25, 0x0F	; 15
	else return NULL;
}

char hexDigit(unsigned n)
{
    if (n < 10) {
    6350:	9a 30       	cpi	r25, 0x0A	; 10
    6352:	10 f4       	brcc	.+4      	; 0x6358 <charToHex+0x10>
        return n + '0';
    6354:	90 5d       	subi	r25, 0xD0	; 208
    6356:	01 c0       	rjmp	.+2      	; 0x635a <charToHex+0x12>
    } else {
        return (n - 10) + 'A';
    6358:	99 5c       	subi	r25, 0xC9	; 201
    }
}

void charToHex(char c, char hex[3])
{
    hex[0] = hexDigit(c / 0x10);
    635a:	90 83       	st	Z, r25
    hex[1] = hexDigit(c % 0x10);
    635c:	90 e0       	ldi	r25, 0x00	; 0
    635e:	8f 70       	andi	r24, 0x0F	; 15
    6360:	90 70       	andi	r25, 0x00	; 0
	else return NULL;
}

char hexDigit(unsigned n)
{
    if (n < 10) {
    6362:	8a 30       	cpi	r24, 0x0A	; 10
    6364:	91 05       	cpc	r25, r1
    6366:	10 f4       	brcc	.+4      	; 0x636c <charToHex+0x24>
        return n + '0';
    6368:	80 5d       	subi	r24, 0xD0	; 208
    636a:	01 c0       	rjmp	.+2      	; 0x636e <charToHex+0x26>
    } else {
        return (n - 10) + 'A';
    636c:	89 5c       	subi	r24, 0xC9	; 201
}

void charToHex(char c, char hex[3])
{
    hex[0] = hexDigit(c / 0x10);
    hex[1] = hexDigit(c % 0x10);
    636e:	81 83       	std	Z+1, r24	; 0x01
    hex[2] = '\0';
    6370:	12 82       	std	Z+2, r1	; 0x02
}
    6372:	08 95       	ret

00006374 <hex2acii>:
}

static char strAsciiOutput[5];

char *hex2acii(uint8_t hexIn)
{
    6374:	cf 93       	push	r28
    6376:	df 93       	push	r29
	if(sprintf(strAsciiOutput, "%02X ", hexIn)) return strAsciiOutput;
    6378:	00 d0       	rcall	.+0      	; 0x637a <hex2acii+0x6>
    637a:	00 d0       	rcall	.+0      	; 0x637c <hex2acii+0x8>
    637c:	00 d0       	rcall	.+0      	; 0x637e <hex2acii+0xa>
    637e:	ed b7       	in	r30, 0x3d	; 61
    6380:	fe b7       	in	r31, 0x3e	; 62
    6382:	31 96       	adiw	r30, 0x01	; 1
    6384:	cf ef       	ldi	r28, 0xFF	; 255
    6386:	d5 e0       	ldi	r29, 0x05	; 5
    6388:	ad b7       	in	r26, 0x3d	; 61
    638a:	be b7       	in	r27, 0x3e	; 62
    638c:	12 96       	adiw	r26, 0x02	; 2
    638e:	dc 93       	st	X, r29
    6390:	ce 93       	st	-X, r28
    6392:	11 97       	sbiw	r26, 0x01	; 1
    6394:	27 e1       	ldi	r18, 0x17	; 23
    6396:	31 e0       	ldi	r19, 0x01	; 1
    6398:	33 83       	std	Z+3, r19	; 0x03
    639a:	22 83       	std	Z+2, r18	; 0x02
    639c:	84 83       	std	Z+4, r24	; 0x04
    639e:	15 82       	std	Z+5, r1	; 0x05
    63a0:	0e 94 ab 3a 	call	0x7556	; 0x7556 <sprintf>
    63a4:	9c 01       	movw	r18, r24
    63a6:	8d b7       	in	r24, 0x3d	; 61
    63a8:	9e b7       	in	r25, 0x3e	; 62
    63aa:	06 96       	adiw	r24, 0x06	; 6
    63ac:	0f b6       	in	r0, 0x3f	; 63
    63ae:	f8 94       	cli
    63b0:	9e bf       	out	0x3e, r25	; 62
    63b2:	0f be       	out	0x3f, r0	; 63
    63b4:	8d bf       	out	0x3d, r24	; 61
    63b6:	23 2b       	or	r18, r19
    63b8:	19 f4       	brne	.+6      	; 0x63c0 <hex2acii+0x4c>
    63ba:	20 e0       	ldi	r18, 0x00	; 0
    63bc:	30 e0       	ldi	r19, 0x00	; 0
    63be:	01 c0       	rjmp	.+2      	; 0x63c2 <hex2acii+0x4e>
    63c0:	9e 01       	movw	r18, r28
	else return NULL;
}
    63c2:	c9 01       	movw	r24, r18
    63c4:	df 91       	pop	r29
    63c6:	cf 91       	pop	r28
    63c8:	08 95       	ret

000063ca <DbgPrintBuff>:
	}

}

void DbgPrintBuff(char *pBuff, uint8_t buffLen)
{
    63ca:	0f 93       	push	r16
    63cc:	1f 93       	push	r17
    63ce:	cf 93       	push	r28
    63d0:	df 93       	push	r29
    63d2:	ec 01       	movw	r28, r24
    63d4:	06 2f       	mov	r16, r22
	uint8_t uartSplitPort;

	if(buffLen < (STR_DBG_TEXT_LEN)){
    63d6:	60 35       	cpi	r22, 0x50	; 80
    63d8:	18 f5       	brcc	.+70     	; 0x6420 <DbgPrintBuff+0x56>
		uartSplitPort = uart1_splitPortSelect(UART1_SPLIT_DBG);
    63da:	82 e0       	ldi	r24, 0x02	; 2
    63dc:	0e 94 94 31 	call	0x6328	; 0x6328 <uart1_splitPortSelect>
    63e0:	18 2f       	mov	r17, r24
		uartSendBuffer(COM_DBG, pBuff, buffLen);
    63e2:	81 e0       	ldi	r24, 0x01	; 1
    63e4:	be 01       	movw	r22, r28
    63e6:	40 2f       	mov	r20, r16
    63e8:	50 e0       	ldi	r21, 0x00	; 0
    63ea:	0e 94 ad 19 	call	0x335a	; 0x335a <uartSendBuffer>
		timer_sysDelay_msec(((buffLen*10UL*1000UL)/COM_BAUDRATE_DBG) + 5UL);
    63ee:	60 2f       	mov	r22, r16
    63f0:	70 e0       	ldi	r23, 0x00	; 0
    63f2:	80 e0       	ldi	r24, 0x00	; 0
    63f4:	90 e0       	ldi	r25, 0x00	; 0
    63f6:	20 e1       	ldi	r18, 0x10	; 16
    63f8:	37 e2       	ldi	r19, 0x27	; 39
    63fa:	40 e0       	ldi	r20, 0x00	; 0
    63fc:	50 e0       	ldi	r21, 0x00	; 0
    63fe:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    6402:	20 e0       	ldi	r18, 0x00	; 0
    6404:	36 e9       	ldi	r19, 0x96	; 150
    6406:	40 e0       	ldi	r20, 0x00	; 0
    6408:	50 e0       	ldi	r21, 0x00	; 0
    640a:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    640e:	2b 5f       	subi	r18, 0xFB	; 251
    6410:	3f 4f       	sbci	r19, 0xFF	; 255
    6412:	4f 4f       	sbci	r20, 0xFF	; 255
    6414:	5f 4f       	sbci	r21, 0xFF	; 255
    6416:	ca 01       	movw	r24, r20
    6418:	b9 01       	movw	r22, r18
    641a:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
		outb(PORTD, uartSplitPort);
    641e:	1b b9       	out	0x0b, r17	; 11
	}
}
    6420:	df 91       	pop	r29
    6422:	cf 91       	pop	r28
    6424:	1f 91       	pop	r17
    6426:	0f 91       	pop	r16
    6428:	08 95       	ret

0000642a <DbgPrintText>:
	}

}

void DbgPrintText(char str[])
{
    642a:	df 92       	push	r13
    642c:	ef 92       	push	r14
    642e:	ff 92       	push	r15
    6430:	0f 93       	push	r16
    6432:	1f 93       	push	r17
    6434:	df 93       	push	r29
    6436:	cf 93       	push	r28
    6438:	cd b7       	in	r28, 0x3d	; 61
    643a:	de b7       	in	r29, 0x3e	; 62
    643c:	c0 55       	subi	r28, 0x50	; 80
    643e:	d0 40       	sbci	r29, 0x00	; 0
    6440:	0f b6       	in	r0, 0x3f	; 63
    6442:	f8 94       	cli
    6444:	de bf       	out	0x3e, r29	; 62
    6446:	0f be       	out	0x3f, r0	; 63
    6448:	cd bf       	out	0x3d, r28	; 61
    644a:	bc 01       	movw	r22, r24
	char strDbgText[STR_DBG_TEXT_LEN];
	int len;
	uint8_t uartSplitPort;

	len = strlen(str);
    644c:	fc 01       	movw	r30, r24
    644e:	01 90       	ld	r0, Z+
    6450:	00 20       	and	r0, r0
    6452:	e9 f7       	brne	.-6      	; 0x644e <DbgPrintText+0x24>
    6454:	31 97       	sbiw	r30, 0x01	; 1
    6456:	e8 1b       	sub	r30, r24
    6458:	f9 0b       	sbc	r31, r25

	if(len < (STR_DBG_TEXT_LEN - 2)){
    645a:	ee 34       	cpi	r30, 0x4E	; 78
    645c:	f1 05       	cpc	r31, r1
    645e:	ec f5       	brge	.+122    	; 0x64da <DbgPrintText+0xb0>
		if(strcpy(&strDbgText[0], str) != NULL){
    6460:	8e 01       	movw	r16, r28
    6462:	0f 5f       	subi	r16, 0xFF	; 255
    6464:	1f 4f       	sbci	r17, 0xFF	; 255
    6466:	c8 01       	movw	r24, r16
    6468:	0e 94 74 3a 	call	0x74e8	; 0x74e8 <strcpy>
    646c:	00 97       	sbiw	r24, 0x00	; 0
    646e:	a9 f1       	breq	.+106    	; 0x64da <DbgPrintText+0xb0>
			if(strcat_P(strDbgText, PSTR("\r\n")) != NULL){
    6470:	c8 01       	movw	r24, r16
    6472:	60 ea       	ldi	r22, 0xA0	; 160
    6474:	78 e0       	ldi	r23, 0x08	; 8
    6476:	0e 94 38 3a 	call	0x7470	; 0x7470 <strcat_P>
    647a:	89 2b       	or	r24, r25
    647c:	71 f1       	breq	.+92     	; 0x64da <DbgPrintText+0xb0>
				uartSplitPort = uart1_splitPortSelect(UART1_SPLIT_DBG);
    647e:	82 e0       	ldi	r24, 0x02	; 2
    6480:	0e 94 94 31 	call	0x6328	; 0x6328 <uart1_splitPortSelect>
    6484:	d8 2e       	mov	r13, r24
				len = strlen(strDbgText);
    6486:	f8 01       	movw	r30, r16
    6488:	01 90       	ld	r0, Z+
    648a:	00 20       	and	r0, r0
    648c:	e9 f7       	brne	.-6      	; 0x6488 <DbgPrintText+0x5e>
    648e:	7f 01       	movw	r14, r30
    6490:	08 94       	sec
    6492:	e1 08       	sbc	r14, r1
    6494:	f1 08       	sbc	r15, r1
    6496:	e0 1a       	sub	r14, r16
    6498:	f1 0a       	sbc	r15, r17
				uartSendBuffer(COM_DBG, strDbgText, len);
    649a:	81 e0       	ldi	r24, 0x01	; 1
    649c:	b8 01       	movw	r22, r16
    649e:	a7 01       	movw	r20, r14
    64a0:	0e 94 ad 19 	call	0x335a	; 0x335a <uartSendBuffer>
				timer_sysDelay_msec(((len*10UL*1000UL)/COM_BAUDRATE_DBG) + 5UL);
    64a4:	00 27       	eor	r16, r16
    64a6:	f7 fc       	sbrc	r15, 7
    64a8:	00 95       	com	r16
    64aa:	10 2f       	mov	r17, r16
    64ac:	c8 01       	movw	r24, r16
    64ae:	b7 01       	movw	r22, r14
    64b0:	20 e1       	ldi	r18, 0x10	; 16
    64b2:	37 e2       	ldi	r19, 0x27	; 39
    64b4:	40 e0       	ldi	r20, 0x00	; 0
    64b6:	50 e0       	ldi	r21, 0x00	; 0
    64b8:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    64bc:	20 e0       	ldi	r18, 0x00	; 0
    64be:	36 e9       	ldi	r19, 0x96	; 150
    64c0:	40 e0       	ldi	r20, 0x00	; 0
    64c2:	50 e0       	ldi	r21, 0x00	; 0
    64c4:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    64c8:	2b 5f       	subi	r18, 0xFB	; 251
    64ca:	3f 4f       	sbci	r19, 0xFF	; 255
    64cc:	4f 4f       	sbci	r20, 0xFF	; 255
    64ce:	5f 4f       	sbci	r21, 0xFF	; 255
    64d0:	ca 01       	movw	r24, r20
    64d2:	b9 01       	movw	r22, r18
    64d4:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
				outb(PORTD, uartSplitPort);
    64d8:	db b8       	out	0x0b, r13	; 11
			}
		}
	}

}
    64da:	c0 5b       	subi	r28, 0xB0	; 176
    64dc:	df 4f       	sbci	r29, 0xFF	; 255
    64de:	0f b6       	in	r0, 0x3f	; 63
    64e0:	f8 94       	cli
    64e2:	de bf       	out	0x3e, r29	; 62
    64e4:	0f be       	out	0x3f, r0	; 63
    64e6:	cd bf       	out	0x3d, r28	; 61
    64e8:	cf 91       	pop	r28
    64ea:	df 91       	pop	r29
    64ec:	1f 91       	pop	r17
    64ee:	0f 91       	pop	r16
    64f0:	ff 90       	pop	r15
    64f2:	ef 90       	pop	r14
    64f4:	df 90       	pop	r13
    64f6:	08 95       	ret

000064f8 <DbgHex2AsciiPrint>:
    hex[1] = hexDigit(c % 0x10);
    hex[2] = '\0';
}

void DbgHex2AsciiPrint(uint8_t strHexIn[], uint8_t hexInLen)
{
    64f8:	0f 93       	push	r16
    64fa:	1f 93       	push	r17
    64fc:	cf 93       	push	r28
    64fe:	df 93       	push	r29
    6500:	06 2f       	mov	r16, r22
    6502:	ec 01       	movw	r28, r24
    6504:	10 e0       	ldi	r17, 0x00	; 0
    6506:	0b c0       	rjmp	.+22     	; 0x651e <DbgHex2AsciiPrint+0x26>
	char *pHexIn;

	for(uint8_t i=0; i<hexInLen; i++){
		pHexIn = hex2acii(strHexIn[i]);
    6508:	88 81       	ld	r24, Y
    650a:	0e 94 ba 31 	call	0x6374	; 0x6374 <hex2acii>
		if(pHexIn != NULL){
    650e:	89 2b       	or	r24, r25
    6510:	21 f0       	breq	.+8      	; 0x651a <DbgHex2AsciiPrint+0x22>
			DbgPrintText(strAsciiOutput);
    6512:	8f ef       	ldi	r24, 0xFF	; 255
    6514:	95 e0       	ldi	r25, 0x05	; 5
    6516:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>

void DbgHex2AsciiPrint(uint8_t strHexIn[], uint8_t hexInLen)
{
	char *pHexIn;

	for(uint8_t i=0; i<hexInLen; i++){
    651a:	1f 5f       	subi	r17, 0xFF	; 255
    651c:	21 96       	adiw	r28, 0x01	; 1
    651e:	10 17       	cp	r17, r16
    6520:	98 f3       	brcs	.-26     	; 0x6508 <DbgHex2AsciiPrint+0x10>
			DbgPrintText(strAsciiOutput);

		}
	}

}
    6522:	df 91       	pop	r29
    6524:	cf 91       	pop	r28
    6526:	1f 91       	pop	r17
    6528:	0f 91       	pop	r16
    652a:	08 95       	ret

0000652c <DbgPrintText_P>:
#endif
}
*/

void DbgPrintText_P(const char str[])
{
    652c:	af 92       	push	r10
    652e:	bf 92       	push	r11
    6530:	df 92       	push	r13
    6532:	ef 92       	push	r14
    6534:	ff 92       	push	r15
    6536:	0f 93       	push	r16
    6538:	1f 93       	push	r17
    653a:	df 93       	push	r29
    653c:	cf 93       	push	r28
    653e:	cd b7       	in	r28, 0x3d	; 61
    6540:	de b7       	in	r29, 0x3e	; 62
    6542:	c0 55       	subi	r28, 0x50	; 80
    6544:	d0 40       	sbci	r29, 0x00	; 0
    6546:	0f b6       	in	r0, 0x3f	; 63
    6548:	f8 94       	cli
    654a:	de bf       	out	0x3e, r29	; 62
    654c:	0f be       	out	0x3f, r0	; 63
    654e:	cd bf       	out	0x3d, r28	; 61
    6550:	8c 01       	movw	r16, r24
	char strDbgText[STR_DBG_TEXT_LEN];
	int len;
	uint8_t uartSplitPort;

	len = strlen_P(str);
    6552:	0e 94 4a 3a 	call	0x7494	; 0x7494 <strlen_P>
	if(len < (STR_DBG_TEXT_LEN - 2)){
    6556:	8e 34       	cpi	r24, 0x4E	; 78
    6558:	91 05       	cpc	r25, r1
    655a:	0c f0       	brlt	.+2      	; 0x655e <DbgPrintText_P+0x32>
    655c:	3f c0       	rjmp	.+126    	; 0x65dc <DbgPrintText_P+0xb0>
		if(strcpy_P(&strDbgText[0], str) != NULL){
    655e:	5e 01       	movw	r10, r28
    6560:	08 94       	sec
    6562:	a1 1c       	adc	r10, r1
    6564:	b1 1c       	adc	r11, r1
    6566:	c5 01       	movw	r24, r10
    6568:	b8 01       	movw	r22, r16
    656a:	0e 94 43 3a 	call	0x7486	; 0x7486 <strcpy_P>
    656e:	89 2b       	or	r24, r25
    6570:	a9 f1       	breq	.+106    	; 0x65dc <DbgPrintText_P+0xb0>
			if(strcat_P(strDbgText, PSTR("\r\n")) != NULL){
    6572:	c5 01       	movw	r24, r10
    6574:	63 ea       	ldi	r22, 0xA3	; 163
    6576:	78 e0       	ldi	r23, 0x08	; 8
    6578:	0e 94 38 3a 	call	0x7470	; 0x7470 <strcat_P>
    657c:	89 2b       	or	r24, r25
    657e:	71 f1       	breq	.+92     	; 0x65dc <DbgPrintText_P+0xb0>
				uartSplitPort = uart1_splitPortSelect(UART1_SPLIT_DBG);
    6580:	82 e0       	ldi	r24, 0x02	; 2
    6582:	0e 94 94 31 	call	0x6328	; 0x6328 <uart1_splitPortSelect>
    6586:	d8 2e       	mov	r13, r24
				len = strlen(strDbgText);
    6588:	f5 01       	movw	r30, r10
    658a:	01 90       	ld	r0, Z+
    658c:	00 20       	and	r0, r0
    658e:	e9 f7       	brne	.-6      	; 0x658a <DbgPrintText_P+0x5e>
    6590:	7f 01       	movw	r14, r30
    6592:	08 94       	sec
    6594:	e1 08       	sbc	r14, r1
    6596:	f1 08       	sbc	r15, r1
    6598:	ea 18       	sub	r14, r10
    659a:	fb 08       	sbc	r15, r11
				uartSendBuffer(COM_DBG, strDbgText, len);
    659c:	81 e0       	ldi	r24, 0x01	; 1
    659e:	b5 01       	movw	r22, r10
    65a0:	a7 01       	movw	r20, r14
    65a2:	0e 94 ad 19 	call	0x335a	; 0x335a <uartSendBuffer>
				timer_sysDelay_msec(((len*10UL*1000UL)/COM_BAUDRATE_DBG) + 5UL);
    65a6:	00 27       	eor	r16, r16
    65a8:	f7 fc       	sbrc	r15, 7
    65aa:	00 95       	com	r16
    65ac:	10 2f       	mov	r17, r16
    65ae:	c8 01       	movw	r24, r16
    65b0:	b7 01       	movw	r22, r14
    65b2:	20 e1       	ldi	r18, 0x10	; 16
    65b4:	37 e2       	ldi	r19, 0x27	; 39
    65b6:	40 e0       	ldi	r20, 0x00	; 0
    65b8:	50 e0       	ldi	r21, 0x00	; 0
    65ba:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    65be:	20 e0       	ldi	r18, 0x00	; 0
    65c0:	36 e9       	ldi	r19, 0x96	; 150
    65c2:	40 e0       	ldi	r20, 0x00	; 0
    65c4:	50 e0       	ldi	r21, 0x00	; 0
    65c6:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    65ca:	2b 5f       	subi	r18, 0xFB	; 251
    65cc:	3f 4f       	sbci	r19, 0xFF	; 255
    65ce:	4f 4f       	sbci	r20, 0xFF	; 255
    65d0:	5f 4f       	sbci	r21, 0xFF	; 255
    65d2:	ca 01       	movw	r24, r20
    65d4:	b9 01       	movw	r22, r18
    65d6:	0e 94 45 31 	call	0x628a	; 0x628a <timer_sysDelay_msec>
				outb(PORTD, uartSplitPort);
    65da:	db b8       	out	0x0b, r13	; 11
			}
		}
	}

}
    65dc:	c0 5b       	subi	r28, 0xB0	; 176
    65de:	df 4f       	sbci	r29, 0xFF	; 255
    65e0:	0f b6       	in	r0, 0x3f	; 63
    65e2:	f8 94       	cli
    65e4:	de bf       	out	0x3e, r29	; 62
    65e6:	0f be       	out	0x3f, r0	; 63
    65e8:	cd bf       	out	0x3d, r28	; 61
    65ea:	cf 91       	pop	r28
    65ec:	df 91       	pop	r29
    65ee:	1f 91       	pop	r17
    65f0:	0f 91       	pop	r16
    65f2:	ff 90       	pop	r15
    65f4:	ef 90       	pop	r14
    65f6:	df 90       	pop	r13
    65f8:	bf 90       	pop	r11
    65fa:	af 90       	pop	r10
    65fc:	08 95       	ret

000065fe <wirelessPacketTx>:

void wirelessPacketTx(uint8_t nUart)
{
	char c = 'U';

	uartSendByte(nUart, c);
    65fe:	65 e5       	ldi	r22, 0x55	; 85
    6600:	0e 94 59 18 	call	0x30b2	; 0x30b2 <uartSendByte>
}
    6604:	08 95       	ret

00006606 <wirelessPacketRx>:
 * return:
 * 		0 		- no rx buffer received
 * 		Other 	- rx buffer received
 */
uint8_t wirelessPacketRx(uint8_t nUart, uint8_t strOutput[], uint8_t strOutputLen, uint8_t timeout_sec)
{
    6606:	bf 92       	push	r11
    6608:	cf 92       	push	r12
    660a:	df 92       	push	r13
    660c:	ef 92       	push	r14
    660e:	ff 92       	push	r15
    6610:	0f 93       	push	r16
    6612:	1f 93       	push	r17
    6614:	df 93       	push	r29
    6616:	cf 93       	push	r28
    6618:	0f 92       	push	r0
    661a:	cd b7       	in	r28, 0x3d	; 61
    661c:	de b7       	in	r29, 0x3e	; 62
    661e:	08 2f       	mov	r16, r24
    6620:	7b 01       	movw	r14, r22
    6622:	b4 2e       	mov	r11, r20
    6624:	82 2f       	mov	r24, r18
	uint8_t c;
	uint8_t idx;

	timer_sysSetTimeout_sec(timeout_sec);
    6626:	90 e0       	ldi	r25, 0x00	; 0
    6628:	0e 94 76 31 	call	0x62ec	; 0x62ec <timer_sysSetTimeout_sec>
	uartFlushReceiveBuffer(nUart);
    662c:	80 2f       	mov	r24, r16
    662e:	0e 94 86 1a 	call	0x350c	; 0x350c <uartFlushReceiveBuffer>
	idx = 0;

	do{
		if(!uartReceiveBufferIsEmpty(nUart)){
    6632:	80 2f       	mov	r24, r16
    6634:	0e 94 7f 18 	call	0x30fe	; 0x30fe <uartReceiveBufferIsEmpty>
    6638:	88 23       	and	r24, r24
    663a:	e1 f4       	brne	.+56     	; 0x6674 <wirelessPacketRx+0x6e>
    663c:	10 e0       	ldi	r17, 0x00	; 0
			do{
				if(uartReceiveByte(nUart, &c)){
    663e:	6e 01       	movw	r12, r28
    6640:	08 94       	sec
    6642:	c1 1c       	adc	r12, r1
    6644:	d1 1c       	adc	r13, r1
    6646:	80 2f       	mov	r24, r16
    6648:	b6 01       	movw	r22, r12
    664a:	0e 94 28 1a 	call	0x3450	; 0x3450 <uartReceiveByte>
    664e:	88 23       	and	r24, r24
    6650:	61 f0       	breq	.+24     	; 0x666a <wirelessPacketRx+0x64>
					if(idx < strOutputLen) strOutput[idx++] = c;
    6652:	1b 15       	cp	r17, r11
    6654:	a0 f4       	brcc	.+40     	; 0x667e <wirelessPacketRx+0x78>
    6656:	f7 01       	movw	r30, r14
    6658:	e1 0f       	add	r30, r17
    665a:	f1 1d       	adc	r31, r1
    665c:	89 81       	ldd	r24, Y+1	; 0x01
    665e:	80 83       	st	Z, r24
    6660:	1f 5f       	subi	r17, 0xFF	; 255
					else
						return idx;

					timer_sysSetTimeout_msec(100u);
    6662:	84 e6       	ldi	r24, 0x64	; 100
    6664:	90 e0       	ldi	r25, 0x00	; 0
    6666:	0e 94 60 31 	call	0x62c0	; 0x62c0 <timer_sysSetTimeout_msec>
				}
			}while(timer_sysGetTimeout_msec());
    666a:	0e 94 5a 31 	call	0x62b4	; 0x62b4 <timer_sysGetTimeout_msec>
    666e:	89 2b       	or	r24, r25
    6670:	51 f7       	brne	.-44     	; 0x6646 <wirelessPacketRx+0x40>
    6672:	05 c0       	rjmp	.+10     	; 0x667e <wirelessPacketRx+0x78>

			return idx;
		}
	}while(timer_sysGetTimeout_sec());
    6674:	0e 94 70 31 	call	0x62e0	; 0x62e0 <timer_sysGetTimeout_sec>
    6678:	89 2b       	or	r24, r25
    667a:	d9 f6       	brne	.-74     	; 0x6632 <wirelessPacketRx+0x2c>
    667c:	10 e0       	ldi	r17, 0x00	; 0

	return idx;
}
    667e:	81 2f       	mov	r24, r17
    6680:	0f 90       	pop	r0
    6682:	cf 91       	pop	r28
    6684:	df 91       	pop	r29
    6686:	1f 91       	pop	r17
    6688:	0f 91       	pop	r16
    668a:	ff 90       	pop	r15
    668c:	ef 90       	pop	r14
    668e:	df 90       	pop	r13
    6690:	cf 90       	pop	r12
    6692:	bf 90       	pop	r11
    6694:	08 95       	ret

00006696 <wirelessInit>:
#include "wireless.h"

void wirelessInit(void)
{

	uartSetBaudRate(COM_UHF, 38400);
    6696:	81 e0       	ldi	r24, 0x01	; 1
    6698:	40 e0       	ldi	r20, 0x00	; 0
    669a:	56 e9       	ldi	r21, 0x96	; 150
    669c:	60 e0       	ldi	r22, 0x00	; 0
    669e:	70 e0       	ldi	r23, 0x00	; 0
    66a0:	0e 94 23 18 	call	0x3046	; 0x3046 <uartSetBaudRate>
}
    66a4:	08 95       	ret

000066a6 <xE910AccessTechnology>:
	return 1;
}


uint8_t xE910AccessTechnology(uint8_t nUart)
{
    66a6:	1f 93       	push	r17
    66a8:	18 2f       	mov	r17, r24
	char *res,*pTmp;

	res = SendAtCmd_P(nUart, "AT+CGATT?\r", "+CGATT:",5);
    66aa:	63 ed       	ldi	r22, 0xD3	; 211
    66ac:	78 e0       	ldi	r23, 0x08	; 8
    66ae:	4b ec       	ldi	r20, 0xCB	; 203
    66b0:	58 e0       	ldi	r21, 0x08	; 8
    66b2:	25 e0       	ldi	r18, 0x05	; 5
    66b4:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
	if(res != NULL){
    66b8:	00 97       	sbiw	r24, 0x00	; 0
    66ba:	d9 f0       	breq	.+54     	; 0x66f2 <xE910AccessTechnology+0x4c>
		pTmp = strstr_P(res, PSTR(":"));
    66bc:	69 ec       	ldi	r22, 0xC9	; 201
    66be:	78 e0       	ldi	r23, 0x08	; 8
    66c0:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    66c4:	fc 01       	movw	r30, r24
		if(pTmp != NULL){
    66c6:	00 97       	sbiw	r24, 0x00	; 0
    66c8:	a1 f0       	breq	.+40     	; 0x66f2 <xE910AccessTechnology+0x4c>
			if(*(pTmp + 2) == '0'){
    66ca:	82 81       	ldd	r24, Z+2	; 0x02
    66cc:	80 33       	cpi	r24, 0x30	; 48
    66ce:	11 f0       	breq	.+4      	; 0x66d4 <xE910AccessTechnology+0x2e>
    66d0:	20 e0       	ldi	r18, 0x00	; 0
    66d2:	10 c0       	rjmp	.+32     	; 0x66f4 <xE910AccessTechnology+0x4e>
				if(SendAtCmd_P(nUart, "AT+CGATT=1\r", "OK",2) != NULL) return 0;
    66d4:	81 2f       	mov	r24, r17
    66d6:	6d eb       	ldi	r22, 0xBD	; 189
    66d8:	78 e0       	ldi	r23, 0x08	; 8
    66da:	4a eb       	ldi	r20, 0xBA	; 186
    66dc:	58 e0       	ldi	r21, 0x08	; 8
    66de:	22 e0       	ldi	r18, 0x02	; 2
    66e0:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    66e4:	20 e0       	ldi	r18, 0x00	; 0
    66e6:	89 2b       	or	r24, r25
    66e8:	09 f0       	breq	.+2      	; 0x66ec <xE910AccessTechnology+0x46>
    66ea:	21 e0       	ldi	r18, 0x01	; 1
    66ec:	81 e0       	ldi	r24, 0x01	; 1
    66ee:	28 27       	eor	r18, r24
    66f0:	01 c0       	rjmp	.+2      	; 0x66f4 <xE910AccessTechnology+0x4e>
    66f2:	21 e0       	ldi	r18, 0x01	; 1
			}else return 0;
		}
	}

	return 1;
}
    66f4:	82 2f       	mov	r24, r18
    66f6:	1f 91       	pop	r17
    66f8:	08 95       	ret

000066fa <xE910SimCardIsRoaming>:
uint8_t xE910SimCardIsRoaming(uint8_t nUart)
{
	char *res,*pTmp;

	/* Read ICCID (Integrated Circuit Card Identification) */
	res = SendAtCmd_P(nUart, "AT#CCID\r","OK", 5);
    66fa:	6b e1       	ldi	r22, 0x1B	; 27
    66fc:	7c e0       	ldi	r23, 0x0C	; 12
    66fe:	48 e1       	ldi	r20, 0x18	; 24
    6700:	5c e0       	ldi	r21, 0x0C	; 12
    6702:	25 e0       	ldi	r18, 0x05	; 5
    6704:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>

	if(res != NULL){
    6708:	00 97       	sbiw	r24, 0x00	; 0
    670a:	99 f0       	breq	.+38     	; 0x6732 <xE910SimCardIsRoaming+0x38>
		res = strstr_P(res, PSTR(":"));
    670c:	66 e1       	ldi	r22, 0x16	; 22
    670e:	7c e0       	ldi	r23, 0x0C	; 12
    6710:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
		if(res != NULL){
    6714:	00 97       	sbiw	r24, 0x00	; 0
    6716:	69 f0       	breq	.+26     	; 0x6732 <xE910SimCardIsRoaming+0x38>
			res += 4;
    6718:	fc 01       	movw	r30, r24
    671a:	34 96       	adiw	r30, 0x04	; 4
			res[3] = '\0';
    671c:	13 82       	std	Z+3, r1	; 0x03
			pTmp =  strstr_P(res, PSTR("972")); // +972 IL
    671e:	cf 01       	movw	r24, r30
    6720:	62 e1       	ldi	r22, 0x12	; 18
    6722:	7c e0       	ldi	r23, 0x0C	; 12
    6724:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    6728:	20 e0       	ldi	r18, 0x00	; 0
    672a:	89 2b       	or	r24, r25
    672c:	19 f4       	brne	.+6      	; 0x6734 <xE910SimCardIsRoaming+0x3a>
    672e:	21 e0       	ldi	r18, 0x01	; 1
    6730:	01 c0       	rjmp	.+2      	; 0x6734 <xE910SimCardIsRoaming+0x3a>
    6732:	2f ef       	ldi	r18, 0xFF	; 255
			}else return 1;
		}
	}

	return -1;
}
    6734:	82 2f       	mov	r24, r18
    6736:	08 95       	ret

00006738 <xE910ApnUpdate>:

	return 1;
}

uint8_t xE910ApnUpdate(uint8_t nUart, const char strApnUpdate[])
{
    6738:	cf 93       	push	r28
    673a:	df 93       	push	r29
    673c:	eb 01       	movw	r28, r22
	char *res;

	res = SendAtCmd_P(nUart, "AT+CGDCONT?\r","OK",2);
    673e:	6d ea       	ldi	r22, 0xAD	; 173
    6740:	78 e0       	ldi	r23, 0x08	; 8
    6742:	4a ea       	ldi	r20, 0xAA	; 170
    6744:	58 e0       	ldi	r21, 0x08	; 8
    6746:	22 e0       	ldi	r18, 0x02	; 2
    6748:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
	if(res != NULL){// OK
    674c:	00 97       	sbiw	r24, 0x00	; 0
    674e:	11 f4       	brne	.+4      	; 0x6754 <xE910ApnUpdate+0x1c>
    6750:	90 e0       	ldi	r25, 0x00	; 0
    6752:	1a c0       	rjmp	.+52     	; 0x6788 <xE910ApnUpdate+0x50>
		res = strstr_P(res,PSTR(","));
    6754:	68 ea       	ldi	r22, 0xA8	; 168
    6756:	78 e0       	ldi	r23, 0x08	; 8
    6758:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
		if(res != NULL){// PDP_type
    675c:	00 97       	sbiw	r24, 0x00	; 0
    675e:	99 f0       	breq	.+38     	; 0x6786 <xE910ApnUpdate+0x4e>
			res = strstr_P(res+1, PSTR(","));
    6760:	01 96       	adiw	r24, 0x01	; 1
    6762:	66 ea       	ldi	r22, 0xA6	; 166
    6764:	78 e0       	ldi	r23, 0x08	; 8
    6766:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
			if(res != NULL){// APN,
    676a:	00 97       	sbiw	r24, 0x00	; 0
    676c:	61 f0       	breq	.+24     	; 0x6786 <xE910ApnUpdate+0x4e>
				res = strstr(res+1,&strApnUpdate[0]);
    676e:	01 96       	adiw	r24, 0x01	; 1
    6770:	be 01       	movw	r22, r28
    6772:	0e 94 89 3a 	call	0x7512	; 0x7512 <strstr>
    6776:	9c 01       	movw	r18, r24
    6778:	90 e0       	ldi	r25, 0x00	; 0
    677a:	23 2b       	or	r18, r19
    677c:	09 f0       	breq	.+2      	; 0x6780 <xE910ApnUpdate+0x48>
    677e:	91 e0       	ldi	r25, 0x01	; 1
    6780:	81 e0       	ldi	r24, 0x01	; 1
    6782:	98 27       	eor	r25, r24
    6784:	01 c0       	rjmp	.+2      	; 0x6788 <xE910ApnUpdate+0x50>
    6786:	91 e0       	ldi	r25, 0x01	; 1
		}
		return 1;
	}

	return 0;
}
    6788:	89 2f       	mov	r24, r25
    678a:	df 91       	pop	r29
    678c:	cf 91       	pop	r28
    678e:	08 95       	ret

00006790 <xE910SimCardChk>:
 */
uint8_t xE910SimCardChk(uint8_t nUart)
{
	char *res;

	res = SendAtCmd_P(nUart, "AT#QSS?\r", "OK", 5);
    6790:	62 e4       	ldi	r22, 0x42	; 66
    6792:	7c e0       	ldi	r23, 0x0C	; 12
    6794:	4f e3       	ldi	r20, 0x3F	; 63
    6796:	5c e0       	ldi	r21, 0x0C	; 12
    6798:	25 e0       	ldi	r18, 0x05	; 5
    679a:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
	if(res != NULL){
    679e:	00 97       	sbiw	r24, 0x00	; 0
    67a0:	61 f0       	breq	.+24     	; 0x67ba <xE910SimCardChk+0x2a>
		res = strstr_P(res, PSTR("#QSS: "));
    67a2:	68 e3       	ldi	r22, 0x38	; 56
    67a4:	7c e0       	ldi	r23, 0x0C	; 12
    67a6:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    67aa:	fc 01       	movw	r30, r24
		if(res != NULL){
    67ac:	00 97       	sbiw	r24, 0x00	; 0
    67ae:	29 f0       	breq	.+10     	; 0x67ba <xE910SimCardChk+0x2a>
			if(res[8] == '1') return 1;
    67b0:	80 85       	ldd	r24, Z+8	; 0x08
    67b2:	81 33       	cpi	r24, 0x31	; 49
    67b4:	11 f4       	brne	.+4      	; 0x67ba <xE910SimCardChk+0x2a>
    67b6:	81 e0       	ldi	r24, 0x01	; 1
    67b8:	08 95       	ret
		}
	}

	TXT_DBG("Sim card not found.");
    67ba:	84 e2       	ldi	r24, 0x24	; 36
    67bc:	9c e0       	ldi	r25, 0x0C	; 12
    67be:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    67c2:	80 e0       	ldi	r24, 0x00	; 0
	return 0;
}
    67c4:	08 95       	ret

000067c6 <xE910tSetParm>:
  * 			- 1 general
  * 			- 2 sim card not present
  * 			- 3 baudrate
  */
uint8_t xE910tSetParm(uint8_t nUart)
{
    67c6:	ff 92       	push	r15
    67c8:	0f 93       	push	r16
    67ca:	1f 93       	push	r17
    67cc:	cf 93       	push	r28
    67ce:	df 93       	push	r29
    67d0:	f8 2e       	mov	r15, r24
	char *res;

	if(debugON) TXT_DBG("----  Modem Information  ----");
    67d2:	80 91 84 06 	lds	r24, 0x0684
    67d6:	88 23       	and	r24, r24
    67d8:	21 f0       	breq	.+8      	; 0x67e2 <xE910tSetParm+0x1c>
    67da:	8b e8       	ldi	r24, 0x8B	; 139
    67dc:	9d e0       	ldi	r25, 0x0D	; 13
    67de:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>

	res = SendAtCmd_P(nUart, "AT+CGMM\r", "OK", 5);
    67e2:	8f 2d       	mov	r24, r15
    67e4:	62 e8       	ldi	r22, 0x82	; 130
    67e6:	7d e0       	ldi	r23, 0x0D	; 13
    67e8:	4f e7       	ldi	r20, 0x7F	; 127
    67ea:	5d e0       	ldi	r21, 0x0D	; 13
    67ec:	25 e0       	ldi	r18, 0x05	; 5
    67ee:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    67f2:	ec 01       	movw	r28, r24
	if(res != NULL){
    67f4:	00 97       	sbiw	r24, 0x00	; 0
    67f6:	09 f4       	brne	.+2      	; 0x67fa <xE910tSetParm+0x34>
    67f8:	b2 c0       	rjmp	.+356    	; 0x695e <xE910tSetParm+0x198>
		if(strstr(res, "GE910") != NULL){
    67fa:	6d e1       	ldi	r22, 0x1D	; 29
    67fc:	71 e0       	ldi	r23, 0x01	; 1
    67fe:	0e 94 89 3a 	call	0x7512	; 0x7512 <strstr>
    6802:	00 97       	sbiw	r24, 0x00	; 0
    6804:	31 f0       	breq	.+12     	; 0x6812 <xE910tSetParm+0x4c>
			e_MODEN_GENERATION = GENERATION_2;
    6806:	81 e0       	ldi	r24, 0x01	; 1
    6808:	80 93 04 06 	sts	0x0604, r24
			TXT_DBG("Modem 2G Technology ");
    680c:	8a e6       	ldi	r24, 0x6A	; 106
    680e:	9d e0       	ldi	r25, 0x0D	; 13
    6810:	2c c0       	rjmp	.+88     	; 0x686a <xE910tSetParm+0xa4>
		}else if( (strstr_P(res, PSTR("HE910")) != NULL) | (strstr_P(res, PSTR("UE910")) != NULL) ){
    6812:	ce 01       	movw	r24, r28
    6814:	64 e6       	ldi	r22, 0x64	; 100
    6816:	7d e0       	ldi	r23, 0x0D	; 13
    6818:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    681c:	8c 01       	movw	r16, r24
    681e:	ce 01       	movw	r24, r28
    6820:	6e e5       	ldi	r22, 0x5E	; 94
    6822:	7d e0       	ldi	r23, 0x0D	; 13
    6824:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    6828:	01 2b       	or	r16, r17
    682a:	11 f4       	brne	.+4      	; 0x6830 <xE910tSetParm+0x6a>
    682c:	89 2b       	or	r24, r25
    682e:	31 f0       	breq	.+12     	; 0x683c <xE910tSetParm+0x76>
			e_MODEN_GENERATION = GENERATION_3;
    6830:	82 e0       	ldi	r24, 0x02	; 2
    6832:	80 93 04 06 	sts	0x0604, r24
			TXT_DBG("Modem 3G Technology");
    6836:	8a e4       	ldi	r24, 0x4A	; 74
    6838:	9d e0       	ldi	r25, 0x0D	; 13
    683a:	17 c0       	rjmp	.+46     	; 0x686a <xE910tSetParm+0xa4>
		}else if(strstr_P(res, PSTR("LE910")) != NULL){
    683c:	ce 01       	movw	r24, r28
    683e:	64 e4       	ldi	r22, 0x44	; 68
    6840:	7d e0       	ldi	r23, 0x0D	; 13
    6842:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    6846:	89 2b       	or	r24, r25
    6848:	09 f4       	brne	.+2      	; 0x684c <xE910tSetParm+0x86>
    684a:	89 c0       	rjmp	.+274    	; 0x695e <xE910tSetParm+0x198>
			e_MODEN_GENERATION = GENERATION_4;
    684c:	83 e0       	ldi	r24, 0x03	; 3
    684e:	80 93 04 06 	sts	0x0604, r24
			if(strstr_P(res, PSTR("LE910-SVL")) != NULL){
    6852:	ce 01       	movw	r24, r28
    6854:	6a e3       	ldi	r22, 0x3A	; 58
    6856:	7d e0       	ldi	r23, 0x0D	; 13
    6858:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    685c:	89 2b       	or	r24, r25
    685e:	19 f0       	breq	.+6      	; 0x6866 <xE910tSetParm+0xa0>
				e_MODEL_MODEM = MODEL_MODEM_LE910_SVL;
    6860:	81 e0       	ldi	r24, 0x01	; 1
    6862:	80 93 05 06 	sts	0x0605, r24
			}
			TXT_DBG("Modem 4G Technology");
    6866:	86 e2       	ldi	r24, 0x26	; 38
    6868:	9d e0       	ldi	r25, 0x0D	; 13
    686a:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		}else return 1;
	}else return 1;


	(void)SendAtCmd_P(nUart, "AT+CGMR\r", "OK", 2);
    686e:	8f 2d       	mov	r24, r15
    6870:	6d e1       	ldi	r22, 0x1D	; 29
    6872:	7d e0       	ldi	r23, 0x0D	; 13
    6874:	4a e1       	ldi	r20, 0x1A	; 26
    6876:	5d e0       	ldi	r21, 0x0D	; 13
    6878:	22 e0       	ldi	r18, 0x02	; 2
    687a:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>

	(void)SendAtCmd_P(nUart, "AT+CGMI\r", "OK", 2);
    687e:	8f 2d       	mov	r24, r15
    6880:	61 e1       	ldi	r22, 0x11	; 17
    6882:	7d e0       	ldi	r23, 0x0D	; 13
    6884:	4e e0       	ldi	r20, 0x0E	; 14
    6886:	5d e0       	ldi	r21, 0x0D	; 13
    6888:	22 e0       	ldi	r18, 0x02	; 2
    688a:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
	// IMEI  - International Mobile Equipment Identity
	// Request Product Serial Number Identification
	(void)SendAtCmd_P(nUart, "AT+CGSN\r", "OK", 2);
    688e:	8f 2d       	mov	r24, r15
    6890:	65 e0       	ldi	r22, 0x05	; 5
    6892:	7d e0       	ldi	r23, 0x0D	; 13
    6894:	42 e0       	ldi	r20, 0x02	; 2
    6896:	5d e0       	ldi	r21, 0x0D	; 13
    6898:	22 e0       	ldi	r18, 0x02	; 2
    689a:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
	(void)SendAtCmd_P(nUart, "AT+WS46?\r","OK", 5);
    689e:	8f 2d       	mov	r24, r15
    68a0:	68 ef       	ldi	r22, 0xF8	; 248
    68a2:	7c e0       	ldi	r23, 0x0C	; 12
    68a4:	45 ef       	ldi	r20, 0xF5	; 245
    68a6:	5c e0       	ldi	r21, 0x0C	; 12
    68a8:	25 e0       	ldi	r18, 0x05	; 5
    68aa:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>


	if(debugON) TXT_DBG("----  Modem Setting  ----");
    68ae:	80 91 84 06 	lds	r24, 0x0684
    68b2:	88 23       	and	r24, r24
    68b4:	21 f0       	breq	.+8      	; 0x68be <xE910tSetParm+0xf8>
    68b6:	8b ed       	ldi	r24, 0xDB	; 219
    68b8:	9c e0       	ldi	r25, 0x0C	; 12
    68ba:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>

	if(xE910SimCardChk(nUart)){
    68be:	8f 2d       	mov	r24, r15
    68c0:	0e 94 c8 33 	call	0x6790	; 0x6790 <xE910SimCardChk>
    68c4:	88 23       	and	r24, r24
    68c6:	11 f4       	brne	.+4      	; 0x68cc <xE910tSetParm+0x106>
    68c8:	22 e0       	ldi	r18, 0x02	; 2
    68ca:	4a c0       	rjmp	.+148    	; 0x6960 <xE910tSetParm+0x19a>
		isSimRoaming = xE910SimCardIsRoaming(nUart);
    68cc:	8f 2d       	mov	r24, r15
    68ce:	0e 94 7d 33 	call	0x66fa	; 0x66fa <xE910SimCardIsRoaming>
    68d2:	80 93 06 06 	sts	0x0606, r24
		if(isSimRoaming != -1){
			if(isSimRoaming) TXT_DBG("Roaming Sim Card Detected.");
    68d6:	88 23       	and	r24, r24
    68d8:	19 f0       	breq	.+6      	; 0x68e0 <xE910tSetParm+0x11a>
    68da:	80 ec       	ldi	r24, 0xC0	; 192
    68dc:	9c e0       	ldi	r25, 0x0C	; 12
    68de:	02 c0       	rjmp	.+4      	; 0x68e4 <xE910tSetParm+0x11e>
			else TXT_DBG("Local Sim Card Detected.");
    68e0:	87 ea       	ldi	r24, 0xA7	; 167
    68e2:	9c e0       	ldi	r25, 0x0C	; 12
    68e4:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		}else{
			TXT_DBG("Unknown Sim Card Detected.");
			return 2;
		}

		if(SendAtCmd_P(nUart, "AT#STIA=1\r", "OK", 2) == NULL) return 1;
    68e8:	8f 2d       	mov	r24, r15
    68ea:	6c e9       	ldi	r22, 0x9C	; 156
    68ec:	7c e0       	ldi	r23, 0x0C	; 12
    68ee:	49 e9       	ldi	r20, 0x99	; 153
    68f0:	5c e0       	ldi	r21, 0x0C	; 12
    68f2:	22 e0       	ldi	r18, 0x02	; 2
    68f4:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    68f8:	89 2b       	or	r24, r25
    68fa:	89 f1       	breq	.+98     	; 0x695e <xE910tSetParm+0x198>
	}else{
		return 2;
	}

	if( (e_MODEN_GENERATION == GENERATION_3) || (e_MODEN_GENERATION == GENERATION_4)){
    68fc:	80 91 04 06 	lds	r24, 0x0604
    6900:	82 30       	cpi	r24, 0x02	; 2
    6902:	21 f0       	breq	.+8      	; 0x690c <xE910tSetParm+0x146>
    6904:	80 91 04 06 	lds	r24, 0x0604
    6908:	83 30       	cpi	r24, 0x03	; 3
    690a:	51 f4       	brne	.+20     	; 0x6920 <xE910tSetParm+0x15a>

//		if(SendAtCmd_P(nUart, "AT$GPSP?\r", "$GPSP:", 3) != NULL){
	//		if(SendAtCmd_P(nUart, "AT$GPSP=0;$GPSSAV\r", "OK", 2) == NULL) return 1;
	//	}
		if(SendAtCmd_P(nUart, "AT#GPIO=1,0,2\r", "OK", 2)== NULL)		return 1;
    690c:	8f 2d       	mov	r24, r15
    690e:	6a e8       	ldi	r22, 0x8A	; 138
    6910:	7c e0       	ldi	r23, 0x0C	; 12
    6912:	47 e8       	ldi	r20, 0x87	; 135
    6914:	5c e0       	ldi	r21, 0x0C	; 12
    6916:	22 e0       	ldi	r18, 0x02	; 2
    6918:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    691c:	89 2b       	or	r24, r25
    691e:	f9 f0       	breq	.+62     	; 0x695e <xE910tSetParm+0x198>
	}

	if(SendAtCmd_P(nUart, "AT#SLED=2,10\r", "OK", 2) == NULL){
    6920:	8f 2d       	mov	r24, r15
    6922:	69 e7       	ldi	r22, 0x79	; 121
    6924:	7c e0       	ldi	r23, 0x0C	; 12
    6926:	46 e7       	ldi	r20, 0x76	; 118
    6928:	5c e0       	ldi	r21, 0x0C	; 12
    692a:	22 e0       	ldi	r18, 0x02	; 2
    692c:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6930:	89 2b       	or	r24, r25
    6932:	a9 f0       	breq	.+42     	; 0x695e <xE910tSetParm+0x198>
		return 1;
	}else if(SendAtCmd_P(nUart, "AT#SLEDSAV\r", "OK", 2) == NULL){
    6934:	8f 2d       	mov	r24, r15
    6936:	6a e6       	ldi	r22, 0x6A	; 106
    6938:	7c e0       	ldi	r23, 0x0C	; 12
    693a:	47 e6       	ldi	r20, 0x67	; 103
    693c:	5c e0       	ldi	r21, 0x0C	; 12
    693e:	22 e0       	ldi	r18, 0x02	; 2
    6940:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6944:	89 2b       	or	r24, r25
    6946:	59 f0       	breq	.+22     	; 0x695e <xE910tSetParm+0x198>
		return 1;
	}

	if(SendAtCmd_P(nUart, "AT&K0;&D0;+ICF=3;&P0;&W\r", "OK", 5) == NULL){
    6948:	8f 2d       	mov	r24, r15
    694a:	6e e4       	ldi	r22, 0x4E	; 78
    694c:	7c e0       	ldi	r23, 0x0C	; 12
    694e:	4b e4       	ldi	r20, 0x4B	; 75
    6950:	5c e0       	ldi	r21, 0x0C	; 12
    6952:	25 e0       	ldi	r18, 0x05	; 5
    6954:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6958:	20 e0       	ldi	r18, 0x00	; 0
    695a:	89 2b       	or	r24, r25
    695c:	09 f4       	brne	.+2      	; 0x6960 <xE910tSetParm+0x19a>
    695e:	21 e0       	ldi	r18, 0x01	; 1
		return 1;
	}

	return 0;
}
    6960:	82 2f       	mov	r24, r18
    6962:	df 91       	pop	r29
    6964:	cf 91       	pop	r28
    6966:	1f 91       	pop	r17
    6968:	0f 91       	pop	r16
    696a:	ff 90       	pop	r15
    696c:	08 95       	ret

0000696e <xE910CommunicationTest>:
 * return:
 * 		0 - successful
 * 		1 - failed
 */
uint8_t xE910CommunicationTest(uint8_t nUart)
{
    696e:	cf 92       	push	r12
    6970:	df 92       	push	r13
    6972:	ff 92       	push	r15
    6974:	0f 93       	push	r16
    6976:	1f 93       	push	r17
    6978:	df 93       	push	r29
    697a:	cf 93       	push	r28
    697c:	cd b7       	in	r28, 0x3d	; 61
    697e:	de b7       	in	r29, 0x3e	; 62
    6980:	c0 54       	subi	r28, 0x40	; 64
    6982:	d0 40       	sbci	r29, 0x00	; 0
    6984:	0f b6       	in	r0, 0x3f	; 63
    6986:	f8 94       	cli
    6988:	de bf       	out	0x3e, r29	; 62
    698a:	0f be       	out	0x3f, r0	; 63
    698c:	cd bf       	out	0x3d, r28	; 61
    698e:	f8 2e       	mov	r15, r24
	const char *pApn;
	char strTmp[64];
	char *res;
	uint8_t i, pdp_context;

	if(debugON) TXT_DBG("------ APN Configuration  ---------");
    6990:	80 91 84 06 	lds	r24, 0x0684
    6994:	88 23       	and	r24, r24
    6996:	19 f0       	breq	.+6      	; 0x699e <xE910CommunicationTest+0x30>
    6998:	8e ee       	ldi	r24, 0xEE	; 238
    699a:	9b e0       	ldi	r25, 0x0B	; 11
    699c:	02 c0       	rjmp	.+4      	; 0x69a2 <xE910CommunicationTest+0x34>
	else TXT_DBG("APN:");
    699e:	89 ee       	ldi	r24, 0xE9	; 233
    69a0:	9b e0       	ldi	r25, 0x0B	; 11
    69a2:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>

	if(isSimRoaming) pApn = strRoamingApn;
    69a6:	80 91 06 06 	lds	r24, 0x0606
    69aa:	88 23       	and	r24, r24
    69ac:	19 f4       	brne	.+6      	; 0x69b4 <xE910CommunicationTest+0x46>
    69ae:	00 ec       	ldi	r16, 0xC0	; 192
    69b0:	12 e0       	ldi	r17, 0x02	; 2
    69b2:	02 c0       	rjmp	.+4      	; 0x69b8 <xE910CommunicationTest+0x4a>
    69b4:	08 eb       	ldi	r16, 0xB8	; 184
    69b6:	12 e0       	ldi	r17, 0x02	; 2
	else pApn = strLocalApn;

	if(!debugON) UART_DBG((char *)pApn);
    69b8:	80 91 84 06 	lds	r24, 0x0684
    69bc:	88 23       	and	r24, r24
    69be:	19 f4       	brne	.+6      	; 0x69c6 <xE910CommunicationTest+0x58>
    69c0:	c8 01       	movw	r24, r16
    69c2:	0e 94 15 32 	call	0x642a	; 0x642a <DbgPrintText>

	if(xE910ApnUpdate(nUart, pApn)){
    69c6:	8f 2d       	mov	r24, r15
    69c8:	b8 01       	movw	r22, r16
    69ca:	0e 94 9c 33 	call	0x6738	; 0x6738 <xE910ApnUpdate>
    69ce:	88 23       	and	r24, r24
    69d0:	09 f4       	brne	.+2      	; 0x69d4 <xE910CommunicationTest+0x66>
    69d2:	46 c0       	rjmp	.+140    	; 0x6a60 <xE910CommunicationTest+0xf2>

		if(isSimRoaming) TXT_DBG("Roaming APN Configuration.");
    69d4:	80 91 06 06 	lds	r24, 0x0606
    69d8:	88 23       	and	r24, r24
    69da:	19 f0       	breq	.+6      	; 0x69e2 <xE910CommunicationTest+0x74>
    69dc:	8e ec       	ldi	r24, 0xCE	; 206
    69de:	9b e0       	ldi	r25, 0x0B	; 11
    69e0:	02 c0       	rjmp	.+4      	; 0x69e6 <xE910CommunicationTest+0x78>
		else TXT_DBG("Local APN Configuration.");
    69e2:	85 eb       	ldi	r24, 0xB5	; 181
    69e4:	9b e0       	ldi	r25, 0x0B	; 11
    69e6:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
		if(e_MODEL_MODEM == MODEL_MODEM_LE910_SVL){
    69ea:	80 91 05 06 	lds	r24, 0x0605
    69ee:	81 30       	cpi	r24, 0x01	; 1
    69f0:	11 f0       	breq	.+4      	; 0x69f6 <xE910CommunicationTest+0x88>
    69f2:	21 e0       	ldi	r18, 0x01	; 1
    69f4:	01 c0       	rjmp	.+2      	; 0x69f8 <xE910CommunicationTest+0x8a>
    69f6:	23 e0       	ldi	r18, 0x03	; 3
			pdp_context = 3;
		}else{
			pdp_context = 1;
		}
		if(sprintf_P(&strTmp[0],PSTR("AT+CGDCONT=%d,\"IP\",%s,\"0.0.0.0\",0,0\r"),pdp_context, pApn)){
    69f8:	8d b7       	in	r24, 0x3d	; 61
    69fa:	9e b7       	in	r25, 0x3e	; 62
    69fc:	08 97       	sbiw	r24, 0x08	; 8
    69fe:	0f b6       	in	r0, 0x3f	; 63
    6a00:	f8 94       	cli
    6a02:	9e bf       	out	0x3e, r25	; 62
    6a04:	0f be       	out	0x3f, r0	; 63
    6a06:	8d bf       	out	0x3d, r24	; 61
    6a08:	ed b7       	in	r30, 0x3d	; 61
    6a0a:	fe b7       	in	r31, 0x3e	; 62
    6a0c:	31 96       	adiw	r30, 0x01	; 1
    6a0e:	6e 01       	movw	r12, r28
    6a10:	08 94       	sec
    6a12:	c1 1c       	adc	r12, r1
    6a14:	d1 1c       	adc	r13, r1
    6a16:	ad b7       	in	r26, 0x3d	; 61
    6a18:	be b7       	in	r27, 0x3e	; 62
    6a1a:	12 96       	adiw	r26, 0x02	; 2
    6a1c:	dc 92       	st	X, r13
    6a1e:	ce 92       	st	-X, r12
    6a20:	11 97       	sbiw	r26, 0x01	; 1
    6a22:	80 e9       	ldi	r24, 0x90	; 144
    6a24:	9b e0       	ldi	r25, 0x0B	; 11
    6a26:	93 83       	std	Z+3, r25	; 0x03
    6a28:	82 83       	std	Z+2, r24	; 0x02
    6a2a:	24 83       	std	Z+4, r18	; 0x04
    6a2c:	15 82       	std	Z+5, r1	; 0x05
    6a2e:	17 83       	std	Z+7, r17	; 0x07
    6a30:	06 83       	std	Z+6, r16	; 0x06
    6a32:	0e 94 cf 3a 	call	0x759e	; 0x759e <sprintf_P>
    6a36:	2d b7       	in	r18, 0x3d	; 61
    6a38:	3e b7       	in	r19, 0x3e	; 62
    6a3a:	28 5f       	subi	r18, 0xF8	; 248
    6a3c:	3f 4f       	sbci	r19, 0xFF	; 255
    6a3e:	0f b6       	in	r0, 0x3f	; 63
    6a40:	f8 94       	cli
    6a42:	3e bf       	out	0x3e, r19	; 62
    6a44:	0f be       	out	0x3f, r0	; 63
    6a46:	2d bf       	out	0x3d, r18	; 61
    6a48:	89 2b       	or	r24, r25
    6a4a:	51 f0       	breq	.+20     	; 0x6a60 <xE910CommunicationTest+0xf2>
			res = SendAtCmd(nUart, strTmp, "OK",5);
    6a4c:	8f 2d       	mov	r24, r15
    6a4e:	b6 01       	movw	r22, r12
    6a50:	43 e2       	ldi	r20, 0x23	; 35
    6a52:	51 e0       	ldi	r21, 0x01	; 1
    6a54:	25 e0       	ldi	r18, 0x05	; 5
    6a56:	0e 94 f5 23 	call	0x47ea	; 0x47ea <modemSendAtCmd>
			if(res == NULL) return 1;
    6a5a:	89 2b       	or	r24, r25
    6a5c:	09 f4       	brne	.+2      	; 0x6a60 <xE910CommunicationTest+0xf2>
    6a5e:	1f c1       	rjmp	.+574    	; 0x6c9e <xE910CommunicationTest+0x330>
		}
	}


	res = SendAtCmd_P(nUart, "AT+COPS=0\r","OK", 2);
    6a60:	8f 2d       	mov	r24, r15
    6a62:	65 e8       	ldi	r22, 0x85	; 133
    6a64:	7b e0       	ldi	r23, 0x0B	; 11
    6a66:	42 e8       	ldi	r20, 0x82	; 130
    6a68:	5b e0       	ldi	r21, 0x0B	; 11
    6a6a:	22 e0       	ldi	r18, 0x02	; 2
    6a6c:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
	timer_sysDelay_sec(5);
    6a70:	85 e0       	ldi	r24, 0x05	; 5
    6a72:	90 e0       	ldi	r25, 0x00	; 0
    6a74:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>

	if(modemOperatorSelection(nUart, isSimRoaming)){// operator registered
    6a78:	8f 2d       	mov	r24, r15
    6a7a:	60 91 06 06 	lds	r22, 0x0606
    6a7e:	0e 94 9c 26 	call	0x4d38	; 0x4d38 <modemOperatorSelection>
    6a82:	88 23       	and	r24, r24
    6a84:	09 f4       	brne	.+2      	; 0x6a88 <xE910CommunicationTest+0x11a>
    6a86:	0b c1       	rjmp	.+534    	; 0x6c9e <xE910CommunicationTest+0x330>

		if(debugON){
    6a88:	80 91 84 06 	lds	r24, 0x0684
    6a8c:	88 23       	and	r24, r24
    6a8e:	09 f4       	brne	.+2      	; 0x6a92 <xE910CommunicationTest+0x124>
    6a90:	60 c0       	rjmp	.+192    	; 0x6b52 <xE910CommunicationTest+0x1e4>
			TXT_DBG("------  Network Information  ---------");
    6a92:	8b e5       	ldi	r24, 0x5B	; 91
    6a94:	9b e0       	ldi	r25, 0x0B	; 11
    6a96:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
			res = SendAtCmd_P(nUart, "AT+CSQ\r", "OK", 2);
    6a9a:	8f 2d       	mov	r24, r15
    6a9c:	63 e5       	ldi	r22, 0x53	; 83
    6a9e:	7b e0       	ldi	r23, 0x0B	; 11
    6aa0:	40 e5       	ldi	r20, 0x50	; 80
    6aa2:	5b e0       	ldi	r21, 0x0B	; 11
    6aa4:	22 e0       	ldi	r18, 0x02	; 2
    6aa6:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
			res = SendAtCmd_P(nUart, "AT+COPS?\r", "OK",5); // operator status
    6aaa:	8f 2d       	mov	r24, r15
    6aac:	66 e4       	ldi	r22, 0x46	; 70
    6aae:	7b e0       	ldi	r23, 0x0B	; 11
    6ab0:	43 e4       	ldi	r20, 0x43	; 67
    6ab2:	5b e0       	ldi	r21, 0x0B	; 11
    6ab4:	25 e0       	ldi	r18, 0x05	; 5
    6ab6:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
			if(res != NULL){
    6aba:	00 97       	sbiw	r24, 0x00	; 0
    6abc:	09 f4       	brne	.+2      	; 0x6ac0 <xE910CommunicationTest+0x152>
    6abe:	41 c0       	rjmp	.+130    	; 0x6b42 <xE910CommunicationTest+0x1d4>
				res = strstr_P(res, PSTR(",")); // format
    6ac0:	61 e4       	ldi	r22, 0x41	; 65
    6ac2:	7b e0       	ldi	r23, 0x0B	; 11
    6ac4:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
				if(res != NULL){
    6ac8:	00 97       	sbiw	r24, 0x00	; 0
    6aca:	d9 f1       	breq	.+118    	; 0x6b42 <xE910CommunicationTest+0x1d4>
					res = strstr_P(res+1, PSTR(",")); // operator
    6acc:	01 96       	adiw	r24, 0x01	; 1
    6ace:	6f e3       	ldi	r22, 0x3F	; 63
    6ad0:	7b e0       	ldi	r23, 0x0B	; 11
    6ad2:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
					if(res != NULL){
    6ad6:	00 97       	sbiw	r24, 0x00	; 0
    6ad8:	a1 f1       	breq	.+104    	; 0x6b42 <xE910CommunicationTest+0x1d4>
						res = strstr_P(res+1, PSTR(",")); // access technology selected
    6ada:	01 96       	adiw	r24, 0x01	; 1
    6adc:	6d e3       	ldi	r22, 0x3D	; 61
    6ade:	7b e0       	ldi	r23, 0x0B	; 11
    6ae0:	0e 94 53 3a 	call	0x74a6	; 0x74a6 <strstr_P>
    6ae4:	fc 01       	movw	r30, r24
						if(res != NULL){
    6ae6:	00 97       	sbiw	r24, 0x00	; 0
    6ae8:	61 f1       	breq	.+88     	; 0x6b42 <xE910CommunicationTest+0x1d4>
							if(res[1] == '0'){
    6aea:	81 81       	ldd	r24, Z+1	; 0x01
    6aec:	80 33       	cpi	r24, 0x30	; 48
    6aee:	39 f4       	brne	.+14     	; 0x6afe <xE910CommunicationTest+0x190>
								TXT_DBG("GSM/GPRS Access Technology Selected");
    6af0:	89 e1       	ldi	r24, 0x19	; 25
    6af2:	9b e0       	ldi	r25, 0x0B	; 11
    6af4:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
								E_AccessTechnology = E_2G;
    6af8:	10 92 06 07 	sts	0x0706, r1
    6afc:	22 c0       	rjmp	.+68     	; 0x6b42 <xE910CommunicationTest+0x1d4>
							}else if(res[1] == '2'){
    6afe:	82 33       	cpi	r24, 0x32	; 50
    6b00:	19 f4       	brne	.+6      	; 0x6b08 <xE910CommunicationTest+0x19a>
								TXT_DBG("UTRAN(3G) Access Technology Selected");
    6b02:	84 ef       	ldi	r24, 0xF4	; 244
    6b04:	9a e0       	ldi	r25, 0x0A	; 10
    6b06:	18 c0       	rjmp	.+48     	; 0x6b38 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '3'){
    6b08:	83 33       	cpi	r24, 0x33	; 51
    6b0a:	19 f4       	brne	.+6      	; 0x6b12 <xE910CommunicationTest+0x1a4>
								TXT_DBG("GSM w/EGPRS Access Technology Selected");
    6b0c:	8d ec       	ldi	r24, 0xCD	; 205
    6b0e:	9a e0       	ldi	r25, 0x0A	; 10
    6b10:	13 c0       	rjmp	.+38     	; 0x6b38 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '4'){
    6b12:	84 33       	cpi	r24, 0x34	; 52
    6b14:	19 f4       	brne	.+6      	; 0x6b1c <xE910CommunicationTest+0x1ae>
								TXT_DBG("UTRAN w/HSDPA Access Technology Selected");
    6b16:	84 ea       	ldi	r24, 0xA4	; 164
    6b18:	9a e0       	ldi	r25, 0x0A	; 10
    6b1a:	0e c0       	rjmp	.+28     	; 0x6b38 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '5'){
    6b1c:	85 33       	cpi	r24, 0x35	; 53
    6b1e:	19 f4       	brne	.+6      	; 0x6b26 <xE910CommunicationTest+0x1b8>
								TXT_DBG("UTRAN w/HSUPA Access Technology Selected");
    6b20:	8b e7       	ldi	r24, 0x7B	; 123
    6b22:	9a e0       	ldi	r25, 0x0A	; 10
    6b24:	09 c0       	rjmp	.+18     	; 0x6b38 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '6'){
    6b26:	86 33       	cpi	r24, 0x36	; 54
    6b28:	19 f4       	brne	.+6      	; 0x6b30 <xE910CommunicationTest+0x1c2>
								TXT_DBG("UTRAN w/HSDPA and HSUPA Access Technology Selected");
    6b2a:	88 e4       	ldi	r24, 0x48	; 72
    6b2c:	9a e0       	ldi	r25, 0x0A	; 10
    6b2e:	04 c0       	rjmp	.+8      	; 0x6b38 <xE910CommunicationTest+0x1ca>
								E_AccessTechnology = E_3G;
							}else if(res[1] == '7'){
    6b30:	87 33       	cpi	r24, 0x37	; 55
    6b32:	39 f4       	brne	.+14     	; 0x6b42 <xE910CommunicationTest+0x1d4>
								TXT_DBG("E-UTRAN Access Technology Selected");
    6b34:	85 e2       	ldi	r24, 0x25	; 37
    6b36:	9a e0       	ldi	r25, 0x0A	; 10
    6b38:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
								E_AccessTechnology = E_3G;
    6b3c:	81 e0       	ldi	r24, 0x01	; 1
    6b3e:	80 93 06 07 	sts	0x0706, r24
							}
						}
					}
				}
			}
			SendAtCmd_P(nUart, "AT#MONI\r", "OK",5);
    6b42:	8f 2d       	mov	r24, r15
    6b44:	6c e1       	ldi	r22, 0x1C	; 28
    6b46:	7a e0       	ldi	r23, 0x0A	; 10
    6b48:	49 e1       	ldi	r20, 0x19	; 25
    6b4a:	5a e0       	ldi	r21, 0x0A	; 10
    6b4c:	25 e0       	ldi	r18, 0x05	; 5
    6b4e:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
		}

		timer_sysDelay_sec(1);
    6b52:	81 e0       	ldi	r24, 0x01	; 1
    6b54:	90 e0       	ldi	r25, 0x00	; 0
    6b56:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>

		if(e_MODEL_MODEM == MODEL_MODEM_LE910_SVL){
    6b5a:	80 91 05 06 	lds	r24, 0x0605
    6b5e:	81 30       	cpi	r24, 0x01	; 1
    6b60:	c1 f4       	brne	.+48     	; 0x6b92 <xE910CommunicationTest+0x224>
			res = SendAtCmd_P(nUart, "AT+CGQREQ=3,0,0,3,0,0\r", "OK",2);
    6b62:	8f 2d       	mov	r24, r15
    6b64:	62 e0       	ldi	r22, 0x02	; 2
    6b66:	7a e0       	ldi	r23, 0x0A	; 10
    6b68:	4f ef       	ldi	r20, 0xFF	; 255
    6b6a:	59 e0       	ldi	r21, 0x09	; 9
    6b6c:	22 e0       	ldi	r18, 0x02	; 2
    6b6e:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
			res = SendAtCmd_P(nUart, "AT+CGEQREQ=3,4,0,0,0,0,2,0,\"0E0\",\"0E0\",3,0,0\r", "OK",2);
    6b72:	8f 2d       	mov	r24, r15
    6b74:	61 ed       	ldi	r22, 0xD1	; 209
    6b76:	79 e0       	ldi	r23, 0x09	; 9
    6b78:	4e ec       	ldi	r20, 0xCE	; 206
    6b7a:	59 e0       	ldi	r21, 0x09	; 9
    6b7c:	22 e0       	ldi	r18, 0x02	; 2
    6b7e:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
			res = SendAtCmd_P(nUart, "AT#SCFG=3,1,500,60,300,10\r", "OK",2);
    6b82:	8f 2d       	mov	r24, r15
    6b84:	63 eb       	ldi	r22, 0xB3	; 179
    6b86:	79 e0       	ldi	r23, 0x09	; 9
    6b88:	40 eb       	ldi	r20, 0xB0	; 176
    6b8a:	59 e0       	ldi	r21, 0x09	; 9
    6b8c:	22 e0       	ldi	r18, 0x02	; 2
    6b8e:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
		}

		// Telit suggests to setup AT+CGQREQ=1,0,0,3,0,0
		res = SendAtCmd_P(nUart, "AT+CGQREQ=1,0,0,3,0,0\r", "OK",2);
    6b92:	8f 2d       	mov	r24, r15
    6b94:	69 e9       	ldi	r22, 0x99	; 153
    6b96:	79 e0       	ldi	r23, 0x09	; 9
    6b98:	46 e9       	ldi	r20, 0x96	; 150
    6b9a:	59 e0       	ldi	r21, 0x09	; 9
    6b9c:	22 e0       	ldi	r18, 0x02	; 2
    6b9e:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
		// Telit suggests to setup AT+CGEQREQ=1,4,0,0,0,0,2,0,0E0,0E0,3,0,0(default setting	value)
		res = SendAtCmd_P(nUart, "AT+CGEQREQ=1,4,0,0,0,0,2,0,\"0E0\",\"0E0\",3,0,0\r", "OK",2);
    6ba2:	8f 2d       	mov	r24, r15
    6ba4:	68 e6       	ldi	r22, 0x68	; 104
    6ba6:	79 e0       	ldi	r23, 0x09	; 9
    6ba8:	45 e6       	ldi	r20, 0x65	; 101
    6baa:	59 e0       	ldi	r21, 0x09	; 9
    6bac:	22 e0       	ldi	r18, 0x02	; 2
    6bae:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
		 * connTo 	= 30 seconds  - connection timeout; if we cant establish a connection to the remote
		 * 							within this timeout period, an error is raised.
		 * txTo 	= 1 second    - data sending timeout; after this period data are sent also if theyre less
		 * 							than max packet size.
		 */
		res = SendAtCmd_P(nUart, "AT#SCFG=1,1,500,60,300,10\r", "OK",2);
    6bb2:	8f 2d       	mov	r24, r15
    6bb4:	6a e4       	ldi	r22, 0x4A	; 74
    6bb6:	79 e0       	ldi	r23, 0x09	; 9
    6bb8:	47 e4       	ldi	r20, 0x47	; 71
    6bba:	59 e0       	ldi	r21, 0x09	; 9
    6bbc:	22 e0       	ldi	r18, 0x02	; 2
    6bbe:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6bc2:	10 e0       	ldi	r17, 0x00	; 0
    6bc4:	08 c0       	rjmp	.+16     	; 0x6bd6 <xE910CommunicationTest+0x268>

		for(i=0; (i < 5) && xE910AccessTechnology(nUart); timer_sysDelay_sec(5), i++);
    6bc6:	85 e0       	ldi	r24, 0x05	; 5
    6bc8:	90 e0       	ldi	r25, 0x00	; 0
    6bca:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    6bce:	1f 5f       	subi	r17, 0xFF	; 255
    6bd0:	15 30       	cpi	r17, 0x05	; 5
    6bd2:	09 f4       	brne	.+2      	; 0x6bd6 <xE910CommunicationTest+0x268>
    6bd4:	64 c0       	rjmp	.+200    	; 0x6c9e <xE910CommunicationTest+0x330>
    6bd6:	8f 2d       	mov	r24, r15
    6bd8:	0e 94 53 33 	call	0x66a6	; 0x66a6 <xE910AccessTechnology>
    6bdc:	88 23       	and	r24, r24
    6bde:	99 f7       	brne	.-26     	; 0x6bc6 <xE910CommunicationTest+0x258>
    6be0:	10 e0       	ldi	r17, 0x00	; 0
    6be2:	08 c0       	rjmp	.+16     	; 0x6bf4 <xE910CommunicationTest+0x286>
		if(i != 5){
			for(i=0; (i < 5) && (SendAtCmd_P(nUart, "AT#SGACT=1,1\r", "OK",35) == NULL); timer_sysDelay_sec(10), i++);
    6be4:	8a e0       	ldi	r24, 0x0A	; 10
    6be6:	90 e0       	ldi	r25, 0x00	; 0
    6be8:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    6bec:	1f 5f       	subi	r17, 0xFF	; 255
    6bee:	15 30       	cpi	r17, 0x05	; 5
    6bf0:	09 f4       	brne	.+2      	; 0x6bf4 <xE910CommunicationTest+0x286>
    6bf2:	55 c0       	rjmp	.+170    	; 0x6c9e <xE910CommunicationTest+0x330>
    6bf4:	8f 2d       	mov	r24, r15
    6bf6:	69 e3       	ldi	r22, 0x39	; 57
    6bf8:	79 e0       	ldi	r23, 0x09	; 9
    6bfa:	46 e3       	ldi	r20, 0x36	; 54
    6bfc:	59 e0       	ldi	r21, 0x09	; 9
    6bfe:	23 e2       	ldi	r18, 0x23	; 35
    6c00:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6c04:	89 2b       	or	r24, r25
    6c06:	71 f3       	breq	.-36     	; 0x6be4 <xE910CommunicationTest+0x276>
			if(i != 5){
				if(!debugON) TXT_DBG("1018,\"proxy.phytech.com\"");
    6c08:	80 91 84 06 	lds	r24, 0x0684
    6c0c:	88 23       	and	r24, r24
    6c0e:	21 f4       	brne	.+8      	; 0x6c18 <xE910CommunicationTest+0x2aa>
    6c10:	8d e1       	ldi	r24, 0x1D	; 29
    6c12:	99 e0       	ldi	r25, 0x09	; 9
    6c14:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
				for(i=0; (i < 3) && (SendAtCmd_P(nUart, "AT#SD=1,0,1018,\"proxy.phytech.com\"\r", "CONNECT",30) == NULL); timer_sysDelay_sec(5), i++);
    6c18:	8f 2d       	mov	r24, r15
    6c1a:	69 ef       	ldi	r22, 0xF9	; 249
    6c1c:	78 e0       	ldi	r23, 0x08	; 8
    6c1e:	41 ef       	ldi	r20, 0xF1	; 241
    6c20:	58 e0       	ldi	r21, 0x08	; 8
    6c22:	2e e1       	ldi	r18, 0x1E	; 30
    6c24:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6c28:	89 2b       	or	r24, r25
    6c2a:	09 f5       	brne	.+66     	; 0x6c6e <xE910CommunicationTest+0x300>
    6c2c:	85 e0       	ldi	r24, 0x05	; 5
    6c2e:	90 e0       	ldi	r25, 0x00	; 0
    6c30:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    6c34:	8f 2d       	mov	r24, r15
    6c36:	69 ef       	ldi	r22, 0xF9	; 249
    6c38:	78 e0       	ldi	r23, 0x08	; 8
    6c3a:	41 ef       	ldi	r20, 0xF1	; 241
    6c3c:	58 e0       	ldi	r21, 0x08	; 8
    6c3e:	2e e1       	ldi	r18, 0x1E	; 30
    6c40:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6c44:	89 2b       	or	r24, r25
    6c46:	99 f4       	brne	.+38     	; 0x6c6e <xE910CommunicationTest+0x300>
    6c48:	85 e0       	ldi	r24, 0x05	; 5
    6c4a:	90 e0       	ldi	r25, 0x00	; 0
    6c4c:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    6c50:	8f 2d       	mov	r24, r15
    6c52:	69 ef       	ldi	r22, 0xF9	; 249
    6c54:	78 e0       	ldi	r23, 0x08	; 8
    6c56:	41 ef       	ldi	r20, 0xF1	; 241
    6c58:	58 e0       	ldi	r21, 0x08	; 8
    6c5a:	2e e1       	ldi	r18, 0x1E	; 30
    6c5c:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6c60:	89 2b       	or	r24, r25
    6c62:	29 f4       	brne	.+10     	; 0x6c6e <xE910CommunicationTest+0x300>
    6c64:	85 e0       	ldi	r24, 0x05	; 5
    6c66:	90 e0       	ldi	r25, 0x00	; 0
    6c68:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
    6c6c:	18 c0       	rjmp	.+48     	; 0x6c9e <xE910CommunicationTest+0x330>
				//for(i=0; (i < 3) && (SendAtCmd_P(nUart, "AT#SD=1,0,1018,\"54.246.85.255\"\r", "CONNECT",30) == NULL); timer_sysDelay_sec(5), i++);
				if(i != 3){// test communication successful.
					timer_sysDelay_sec(5);
    6c6e:	85 e0       	ldi	r24, 0x05	; 5
    6c70:	90 e0       	ldi	r25, 0x00	; 0
    6c72:	0e 94 65 31 	call	0x62ca	; 0x62ca <timer_sysDelay_sec>
					if(SendAtCmd_P(nUart, "+++", "OK", 5) != NULL){
    6c76:	8f 2d       	mov	r24, r15
    6c78:	6d ee       	ldi	r22, 0xED	; 237
    6c7a:	78 e0       	ldi	r23, 0x08	; 8
    6c7c:	4a ee       	ldi	r20, 0xEA	; 234
    6c7e:	58 e0       	ldi	r21, 0x08	; 8
    6c80:	25 e0       	ldi	r18, 0x05	; 5
    6c82:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6c86:	89 2b       	or	r24, r25
    6c88:	41 f0       	breq	.+16     	; 0x6c9a <xE910CommunicationTest+0x32c>
						res = SendAtCmd_P(nUart, "AT#SH=1\r", "OK", 5);
    6c8a:	8f 2d       	mov	r24, r15
    6c8c:	61 ee       	ldi	r22, 0xE1	; 225
    6c8e:	78 e0       	ldi	r23, 0x08	; 8
    6c90:	4e ed       	ldi	r20, 0xDE	; 222
    6c92:	58 e0       	ldi	r21, 0x08	; 8
    6c94:	25 e0       	ldi	r18, 0x05	; 5
    6c96:	0e 94 36 24 	call	0x486c	; 0x486c <modemSendAtCmd_P>
    6c9a:	80 e0       	ldi	r24, 0x00	; 0
    6c9c:	01 c0       	rjmp	.+2      	; 0x6ca0 <xE910CommunicationTest+0x332>
    6c9e:	81 e0       	ldi	r24, 0x01	; 1
		}
	}


	return 1;
}
    6ca0:	c0 5c       	subi	r28, 0xC0	; 192
    6ca2:	df 4f       	sbci	r29, 0xFF	; 255
    6ca4:	0f b6       	in	r0, 0x3f	; 63
    6ca6:	f8 94       	cli
    6ca8:	de bf       	out	0x3e, r29	; 62
    6caa:	0f be       	out	0x3f, r0	; 63
    6cac:	cd bf       	out	0x3d, r28	; 61
    6cae:	cf 91       	pop	r28
    6cb0:	df 91       	pop	r29
    6cb2:	1f 91       	pop	r17
    6cb4:	0f 91       	pop	r16
    6cb6:	ff 90       	pop	r15
    6cb8:	df 90       	pop	r13
    6cba:	cf 90       	pop	r12
    6cbc:	08 95       	ret

00006cbe <resetGetStatus>:

	return 0;
}

void resetGetStatus(t_eResetSource *p_eResetSource)
{
    6cbe:	fc 01       	movw	r30, r24
	uint8_t restStatus;

	restStatus = MCUSR;
    6cc0:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
    6cc2:	14 be       	out	0x34, r1	; 52

	if(restStatus & (1<<POWER_RST)){
    6cc4:	80 ff       	sbrs	r24, 0
    6cc6:	02 c0       	rjmp	.+4      	; 0x6ccc <resetGetStatus+0xe>
		*p_eResetSource = POWER_RST;
    6cc8:	10 82       	st	Z, r1
    6cca:	08 95       	ret
	}else if(restStatus & (1<<EXTERNAL_RST)){
    6ccc:	81 ff       	sbrs	r24, 1
    6cce:	02 c0       	rjmp	.+4      	; 0x6cd4 <resetGetStatus+0x16>
		*p_eResetSource = EXTERNAL_RST;
    6cd0:	81 e0       	ldi	r24, 0x01	; 1
    6cd2:	07 c0       	rjmp	.+14     	; 0x6ce2 <resetGetStatus+0x24>
	}else if(restStatus & (1<<BROWNOUT_RST)){
    6cd4:	82 ff       	sbrs	r24, 2
    6cd6:	02 c0       	rjmp	.+4      	; 0x6cdc <resetGetStatus+0x1e>
		*p_eResetSource = BROWNOUT_RST;
    6cd8:	82 e0       	ldi	r24, 0x02	; 2
    6cda:	03 c0       	rjmp	.+6      	; 0x6ce2 <resetGetStatus+0x24>
	}else if(restStatus & (1<<WATCHDOG_RST)){
    6cdc:	83 ff       	sbrs	r24, 3
    6cde:	03 c0       	rjmp	.+6      	; 0x6ce6 <resetGetStatus+0x28>
		*p_eResetSource = WATCHDOG_RST;
    6ce0:	83 e0       	ldi	r24, 0x03	; 3
    6ce2:	80 83       	st	Z, r24
    6ce4:	08 95       	ret
	}else if(restStatus & (1<<JTAG_RST)){
    6ce6:	84 ff       	sbrs	r24, 4
    6ce8:	02 c0       	rjmp	.+4      	; 0x6cee <resetGetStatus+0x30>
		*p_eResetSource = JTAG_RST;
    6cea:	84 e0       	ldi	r24, 0x04	; 4
    6cec:	80 83       	st	Z, r24
    6cee:	08 95       	ret

00006cf0 <resetSourceDspl>:
	}

}

void resetSourceDspl(t_eResetSource *p_eResetSource)
{
    6cf0:	fc 01       	movw	r30, r24
	if(*p_eResetSource == POWER_RST) TXT_DBG("POWER_RST");
    6cf2:	e0 81       	ld	r30, Z
    6cf4:	ee 23       	and	r30, r30
    6cf6:	19 f4       	brne	.+6      	; 0x6cfe <resetSourceDspl+0xe>
    6cf8:	89 ed       	ldi	r24, 0xD9	; 217
    6cfa:	9d e0       	ldi	r25, 0x0D	; 13
    6cfc:	0e c0       	rjmp	.+28     	; 0x6d1a <resetSourceDspl+0x2a>
	else if(*p_eResetSource == EXTERNAL_RST) TXT_DBG("EXTERNAL_RST");
    6cfe:	e1 30       	cpi	r30, 0x01	; 1
    6d00:	19 f4       	brne	.+6      	; 0x6d08 <resetSourceDspl+0x18>
    6d02:	8c ec       	ldi	r24, 0xCC	; 204
    6d04:	9d e0       	ldi	r25, 0x0D	; 13
    6d06:	09 c0       	rjmp	.+18     	; 0x6d1a <resetSourceDspl+0x2a>
	else if(*p_eResetSource == BROWNOUT_RST) TXT_DBG("BROWNOUT_RST");
    6d08:	e2 30       	cpi	r30, 0x02	; 2
    6d0a:	19 f4       	brne	.+6      	; 0x6d12 <resetSourceDspl+0x22>
    6d0c:	8f eb       	ldi	r24, 0xBF	; 191
    6d0e:	9d e0       	ldi	r25, 0x0D	; 13
    6d10:	04 c0       	rjmp	.+8      	; 0x6d1a <resetSourceDspl+0x2a>
	else if(*p_eResetSource == WATCHDOG_RST) TXT_DBG("WATCHDOG_RST");
    6d12:	e3 30       	cpi	r30, 0x03	; 3
    6d14:	29 f4       	brne	.+10     	; 0x6d20 <resetSourceDspl+0x30>
    6d16:	82 eb       	ldi	r24, 0xB2	; 178
    6d18:	9d e0       	ldi	r25, 0x0D	; 13
    6d1a:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    6d1e:	08 95       	ret
	else if(*p_eResetSource == JTAG_RST) TXT_DBG("JTAG_RST");
    6d20:	e4 30       	cpi	r30, 0x04	; 4
    6d22:	21 f4       	brne	.+8      	; 0x6d2c <resetSourceDspl+0x3c>
    6d24:	89 ea       	ldi	r24, 0xA9	; 169
    6d26:	9d e0       	ldi	r25, 0x0D	; 13
    6d28:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
    6d2c:	08 95       	ret

00006d2e <main>:
//#define MODEM_BYPASS_UART_ENABLE
void resetGetStatus(t_eResetSource *p_eResetSource);
void resetSourceDspl(t_eResetSource *p_eResetSource);

int main(void)
{
    6d2e:	0f 93       	push	r16
    6d30:	1f 93       	push	r17
    6d32:	df 93       	push	r29
    6d34:	cf 93       	push	r28
    6d36:	0f 92       	push	r0
    6d38:	cd b7       	in	r28, 0x3d	; 61
    6d3a:	de b7       	in	r29, 0x3e	; 62
	t_eResetSource eResetSource;

	resetGetStatus(&eResetSource);
    6d3c:	8e 01       	movw	r16, r28
    6d3e:	0f 5f       	subi	r16, 0xFF	; 255
    6d40:	1f 4f       	sbci	r17, 0xFF	; 255
    6d42:	c8 01       	movw	r24, r16
    6d44:	0e 94 5f 36 	call	0x6cbe	; 0x6cbe <resetGetStatus>

	BSP_INIT();
    6d48:	80 ee       	ldi	r24, 0xE0	; 224
    6d4a:	81 b9       	out	0x01, r24	; 1
    6d4c:	88 e0       	ldi	r24, 0x08	; 8
    6d4e:	82 b9       	out	0x02, r24	; 2
    6d50:	83 e0       	ldi	r24, 0x03	; 3
    6d52:	84 b9       	out	0x04, r24	; 4
    6d54:	84 e0       	ldi	r24, 0x04	; 4
    6d56:	85 b9       	out	0x05, r24	; 5
    6d58:	87 e7       	ldi	r24, 0x77	; 119
    6d5a:	87 b9       	out	0x07, r24	; 7
    6d5c:	8b e8       	ldi	r24, 0x8B	; 139
    6d5e:	88 b9       	out	0x08, r24	; 8
    6d60:	8a ef       	ldi	r24, 0xFA	; 250
    6d62:	8a b9       	out	0x0a, r24	; 10
    6d64:	1b b8       	out	0x0b, r1	; 11

	ledIni();
    6d66:	0e 94 d9 22 	call	0x45b2	; 0x45b2 <ledIni>
	a2dInit();
    6d6a:	0e 94 c1 0c 	call	0x1982	; 0x1982 <a2dInit>
	uartInit();
    6d6e:	0e 94 e9 1a 	call	0x35d2	; 0x35d2 <uartInit>
	uartSetBaudRate(COM_GSM, 19200);
    6d72:	80 e0       	ldi	r24, 0x00	; 0
    6d74:	40 e0       	ldi	r20, 0x00	; 0
    6d76:	5b e4       	ldi	r21, 0x4B	; 75
    6d78:	60 e0       	ldi	r22, 0x00	; 0
    6d7a:	70 e0       	ldi	r23, 0x00	; 0
    6d7c:	0e 94 23 18 	call	0x3046	; 0x3046 <uartSetBaudRate>
	uartSetBaudRate(COM_DBG, 38400);
    6d80:	81 e0       	ldi	r24, 0x01	; 1
    6d82:	40 e0       	ldi	r20, 0x00	; 0
    6d84:	56 e9       	ldi	r21, 0x96	; 150
    6d86:	60 e0       	ldi	r22, 0x00	; 0
    6d88:	70 e0       	ldi	r23, 0x00	; 0
    6d8a:	0e 94 23 18 	call	0x3046	; 0x3046 <uartSetBaudRate>
	timer_sysInit();;
    6d8e:	0e 94 7b 31 	call	0x62f6	; 0x62f6 <timer_sysInit>
	//timer0Init();
	//timer0SetPrescaler(TIMER_CLK_DIV1024); // 8 bit overflow = 14.0625Hz = 71.11 msec
	//timerAttach(TIMER0OVERFLOW_INT, ledTasking);
	timer0CompareAInit(ledTasking);
    6d92:	80 ee       	ldi	r24, 0xE0	; 224
    6d94:	92 e2       	ldi	r25, 0x22	; 34
    6d96:	0e 94 55 14 	call	0x28aa	; 0x28aa <timer0CompareAInit>


	resetSourceDspl(&eResetSource);
    6d9a:	c8 01       	movw	r24, r16
    6d9c:	0e 94 78 36 	call	0x6cf0	; 0x6cf0 <resetSourceDspl>
	// Real Time Clock S35390 Testing.
	if(rtcInit())	TXT_DBG("Power on detected.");
    6da0:	0e 94 15 2c 	call	0x582a	; 0x582a <rtcInit>
    6da4:	88 23       	and	r24, r24
    6da6:	21 f0       	breq	.+8      	; 0x6db0 <main+0x82>
    6da8:	83 ee       	ldi	r24, 0xE3	; 227
    6daa:	9d e0       	ldi	r25, 0x0D	; 13
    6dac:	0e 94 96 32 	call	0x652c	; 0x652c <DbgPrintText_P>
	ledControl(LED3,LED_TIME_PERIOD_1600MS);
    6db0:	80 e1       	ldi	r24, 0x10	; 16
    6db2:	80 93 87 06 	sts	0x0687, r24
/*
#if defined(MODEM_BYPASS_UART_ENABLE)
	modemBypassUart();
#endif
*/
	cmdLineMain();
    6db6:	0e 94 bf 30 	call	0x617e	; 0x617e <cmdLineMain>

	return 0;
}
    6dba:	80 e0       	ldi	r24, 0x00	; 0
    6dbc:	90 e0       	ldi	r25, 0x00	; 0
    6dbe:	0f 90       	pop	r0
    6dc0:	cf 91       	pop	r28
    6dc2:	df 91       	pop	r29
    6dc4:	1f 91       	pop	r17
    6dc6:	0f 91       	pop	r16
    6dc8:	08 95       	ret

00006dca <__mulsi3>:
    6dca:	62 9f       	mul	r22, r18
    6dcc:	d0 01       	movw	r26, r0
    6dce:	73 9f       	mul	r23, r19
    6dd0:	f0 01       	movw	r30, r0
    6dd2:	82 9f       	mul	r24, r18
    6dd4:	e0 0d       	add	r30, r0
    6dd6:	f1 1d       	adc	r31, r1
    6dd8:	64 9f       	mul	r22, r20
    6dda:	e0 0d       	add	r30, r0
    6ddc:	f1 1d       	adc	r31, r1
    6dde:	92 9f       	mul	r25, r18
    6de0:	f0 0d       	add	r31, r0
    6de2:	83 9f       	mul	r24, r19
    6de4:	f0 0d       	add	r31, r0
    6de6:	74 9f       	mul	r23, r20
    6de8:	f0 0d       	add	r31, r0
    6dea:	65 9f       	mul	r22, r21
    6dec:	f0 0d       	add	r31, r0
    6dee:	99 27       	eor	r25, r25
    6df0:	72 9f       	mul	r23, r18
    6df2:	b0 0d       	add	r27, r0
    6df4:	e1 1d       	adc	r30, r1
    6df6:	f9 1f       	adc	r31, r25
    6df8:	63 9f       	mul	r22, r19
    6dfa:	b0 0d       	add	r27, r0
    6dfc:	e1 1d       	adc	r30, r1
    6dfe:	f9 1f       	adc	r31, r25
    6e00:	bd 01       	movw	r22, r26
    6e02:	cf 01       	movw	r24, r30
    6e04:	11 24       	eor	r1, r1
    6e06:	08 95       	ret

00006e08 <__udivmodqi4>:
    6e08:	99 1b       	sub	r25, r25
    6e0a:	79 e0       	ldi	r23, 0x09	; 9
    6e0c:	04 c0       	rjmp	.+8      	; 0x6e16 <__udivmodqi4_ep>

00006e0e <__udivmodqi4_loop>:
    6e0e:	99 1f       	adc	r25, r25
    6e10:	96 17       	cp	r25, r22
    6e12:	08 f0       	brcs	.+2      	; 0x6e16 <__udivmodqi4_ep>
    6e14:	96 1b       	sub	r25, r22

00006e16 <__udivmodqi4_ep>:
    6e16:	88 1f       	adc	r24, r24
    6e18:	7a 95       	dec	r23
    6e1a:	c9 f7       	brne	.-14     	; 0x6e0e <__udivmodqi4_loop>
    6e1c:	80 95       	com	r24
    6e1e:	08 95       	ret

00006e20 <__udivmodhi4>:
    6e20:	aa 1b       	sub	r26, r26
    6e22:	bb 1b       	sub	r27, r27
    6e24:	51 e1       	ldi	r21, 0x11	; 17
    6e26:	07 c0       	rjmp	.+14     	; 0x6e36 <__udivmodhi4_ep>

00006e28 <__udivmodhi4_loop>:
    6e28:	aa 1f       	adc	r26, r26
    6e2a:	bb 1f       	adc	r27, r27
    6e2c:	a6 17       	cp	r26, r22
    6e2e:	b7 07       	cpc	r27, r23
    6e30:	10 f0       	brcs	.+4      	; 0x6e36 <__udivmodhi4_ep>
    6e32:	a6 1b       	sub	r26, r22
    6e34:	b7 0b       	sbc	r27, r23

00006e36 <__udivmodhi4_ep>:
    6e36:	88 1f       	adc	r24, r24
    6e38:	99 1f       	adc	r25, r25
    6e3a:	5a 95       	dec	r21
    6e3c:	a9 f7       	brne	.-22     	; 0x6e28 <__udivmodhi4_loop>
    6e3e:	80 95       	com	r24
    6e40:	90 95       	com	r25
    6e42:	bc 01       	movw	r22, r24
    6e44:	cd 01       	movw	r24, r26
    6e46:	08 95       	ret

00006e48 <__udivmodsi4>:
    6e48:	a1 e2       	ldi	r26, 0x21	; 33
    6e4a:	1a 2e       	mov	r1, r26
    6e4c:	aa 1b       	sub	r26, r26
    6e4e:	bb 1b       	sub	r27, r27
    6e50:	fd 01       	movw	r30, r26
    6e52:	0d c0       	rjmp	.+26     	; 0x6e6e <__udivmodsi4_ep>

00006e54 <__udivmodsi4_loop>:
    6e54:	aa 1f       	adc	r26, r26
    6e56:	bb 1f       	adc	r27, r27
    6e58:	ee 1f       	adc	r30, r30
    6e5a:	ff 1f       	adc	r31, r31
    6e5c:	a2 17       	cp	r26, r18
    6e5e:	b3 07       	cpc	r27, r19
    6e60:	e4 07       	cpc	r30, r20
    6e62:	f5 07       	cpc	r31, r21
    6e64:	20 f0       	brcs	.+8      	; 0x6e6e <__udivmodsi4_ep>
    6e66:	a2 1b       	sub	r26, r18
    6e68:	b3 0b       	sbc	r27, r19
    6e6a:	e4 0b       	sbc	r30, r20
    6e6c:	f5 0b       	sbc	r31, r21

00006e6e <__udivmodsi4_ep>:
    6e6e:	66 1f       	adc	r22, r22
    6e70:	77 1f       	adc	r23, r23
    6e72:	88 1f       	adc	r24, r24
    6e74:	99 1f       	adc	r25, r25
    6e76:	1a 94       	dec	r1
    6e78:	69 f7       	brne	.-38     	; 0x6e54 <__udivmodsi4_loop>
    6e7a:	60 95       	com	r22
    6e7c:	70 95       	com	r23
    6e7e:	80 95       	com	r24
    6e80:	90 95       	com	r25
    6e82:	9b 01       	movw	r18, r22
    6e84:	ac 01       	movw	r20, r24
    6e86:	bd 01       	movw	r22, r26
    6e88:	cf 01       	movw	r24, r30
    6e8a:	08 95       	ret

00006e8c <__prologue_saves__>:
    6e8c:	2f 92       	push	r2
    6e8e:	3f 92       	push	r3
    6e90:	4f 92       	push	r4
    6e92:	5f 92       	push	r5
    6e94:	6f 92       	push	r6
    6e96:	7f 92       	push	r7
    6e98:	8f 92       	push	r8
    6e9a:	9f 92       	push	r9
    6e9c:	af 92       	push	r10
    6e9e:	bf 92       	push	r11
    6ea0:	cf 92       	push	r12
    6ea2:	df 92       	push	r13
    6ea4:	ef 92       	push	r14
    6ea6:	ff 92       	push	r15
    6ea8:	0f 93       	push	r16
    6eaa:	1f 93       	push	r17
    6eac:	cf 93       	push	r28
    6eae:	df 93       	push	r29
    6eb0:	cd b7       	in	r28, 0x3d	; 61
    6eb2:	de b7       	in	r29, 0x3e	; 62
    6eb4:	ca 1b       	sub	r28, r26
    6eb6:	db 0b       	sbc	r29, r27
    6eb8:	0f b6       	in	r0, 0x3f	; 63
    6eba:	f8 94       	cli
    6ebc:	de bf       	out	0x3e, r29	; 62
    6ebe:	0f be       	out	0x3f, r0	; 63
    6ec0:	cd bf       	out	0x3d, r28	; 61
    6ec2:	09 94       	ijmp

00006ec4 <__epilogue_restores__>:
    6ec4:	2a 88       	ldd	r2, Y+18	; 0x12
    6ec6:	39 88       	ldd	r3, Y+17	; 0x11
    6ec8:	48 88       	ldd	r4, Y+16	; 0x10
    6eca:	5f 84       	ldd	r5, Y+15	; 0x0f
    6ecc:	6e 84       	ldd	r6, Y+14	; 0x0e
    6ece:	7d 84       	ldd	r7, Y+13	; 0x0d
    6ed0:	8c 84       	ldd	r8, Y+12	; 0x0c
    6ed2:	9b 84       	ldd	r9, Y+11	; 0x0b
    6ed4:	aa 84       	ldd	r10, Y+10	; 0x0a
    6ed6:	b9 84       	ldd	r11, Y+9	; 0x09
    6ed8:	c8 84       	ldd	r12, Y+8	; 0x08
    6eda:	df 80       	ldd	r13, Y+7	; 0x07
    6edc:	ee 80       	ldd	r14, Y+6	; 0x06
    6ede:	fd 80       	ldd	r15, Y+5	; 0x05
    6ee0:	0c 81       	ldd	r16, Y+4	; 0x04
    6ee2:	1b 81       	ldd	r17, Y+3	; 0x03
    6ee4:	aa 81       	ldd	r26, Y+2	; 0x02
    6ee6:	b9 81       	ldd	r27, Y+1	; 0x01
    6ee8:	ce 0f       	add	r28, r30
    6eea:	d1 1d       	adc	r29, r1
    6eec:	0f b6       	in	r0, 0x3f	; 63
    6eee:	f8 94       	cli
    6ef0:	de bf       	out	0x3e, r29	; 62
    6ef2:	0f be       	out	0x3f, r0	; 63
    6ef4:	cd bf       	out	0x3d, r28	; 61
    6ef6:	ed 01       	movw	r28, r26
    6ef8:	08 95       	ret

00006efa <malloc>:
    6efa:	cf 93       	push	r28
    6efc:	df 93       	push	r29
    6efe:	bc 01       	movw	r22, r24
    6f00:	82 30       	cpi	r24, 0x02	; 2
    6f02:	91 05       	cpc	r25, r1
    6f04:	10 f4       	brcc	.+4      	; 0x6f0a <malloc+0x10>
    6f06:	62 e0       	ldi	r22, 0x02	; 2
    6f08:	70 e0       	ldi	r23, 0x00	; 0
    6f0a:	a0 91 09 07 	lds	r26, 0x0709
    6f0e:	b0 91 0a 07 	lds	r27, 0x070A
    6f12:	ed 01       	movw	r28, r26
    6f14:	e0 e0       	ldi	r30, 0x00	; 0
    6f16:	f0 e0       	ldi	r31, 0x00	; 0
    6f18:	40 e0       	ldi	r20, 0x00	; 0
    6f1a:	50 e0       	ldi	r21, 0x00	; 0
    6f1c:	21 c0       	rjmp	.+66     	; 0x6f60 <malloc+0x66>
    6f1e:	88 81       	ld	r24, Y
    6f20:	99 81       	ldd	r25, Y+1	; 0x01
    6f22:	86 17       	cp	r24, r22
    6f24:	97 07       	cpc	r25, r23
    6f26:	69 f4       	brne	.+26     	; 0x6f42 <malloc+0x48>
    6f28:	8a 81       	ldd	r24, Y+2	; 0x02
    6f2a:	9b 81       	ldd	r25, Y+3	; 0x03
    6f2c:	30 97       	sbiw	r30, 0x00	; 0
    6f2e:	19 f0       	breq	.+6      	; 0x6f36 <malloc+0x3c>
    6f30:	93 83       	std	Z+3, r25	; 0x03
    6f32:	82 83       	std	Z+2, r24	; 0x02
    6f34:	04 c0       	rjmp	.+8      	; 0x6f3e <malloc+0x44>
    6f36:	90 93 0a 07 	sts	0x070A, r25
    6f3a:	80 93 09 07 	sts	0x0709, r24
    6f3e:	fe 01       	movw	r30, r28
    6f40:	34 c0       	rjmp	.+104    	; 0x6faa <malloc+0xb0>
    6f42:	68 17       	cp	r22, r24
    6f44:	79 07       	cpc	r23, r25
    6f46:	38 f4       	brcc	.+14     	; 0x6f56 <malloc+0x5c>
    6f48:	41 15       	cp	r20, r1
    6f4a:	51 05       	cpc	r21, r1
    6f4c:	19 f0       	breq	.+6      	; 0x6f54 <malloc+0x5a>
    6f4e:	84 17       	cp	r24, r20
    6f50:	95 07       	cpc	r25, r21
    6f52:	08 f4       	brcc	.+2      	; 0x6f56 <malloc+0x5c>
    6f54:	ac 01       	movw	r20, r24
    6f56:	fe 01       	movw	r30, r28
    6f58:	8a 81       	ldd	r24, Y+2	; 0x02
    6f5a:	9b 81       	ldd	r25, Y+3	; 0x03
    6f5c:	9c 01       	movw	r18, r24
    6f5e:	e9 01       	movw	r28, r18
    6f60:	20 97       	sbiw	r28, 0x00	; 0
    6f62:	e9 f6       	brne	.-70     	; 0x6f1e <malloc+0x24>
    6f64:	41 15       	cp	r20, r1
    6f66:	51 05       	cpc	r21, r1
    6f68:	a9 f1       	breq	.+106    	; 0x6fd4 <malloc+0xda>
    6f6a:	ca 01       	movw	r24, r20
    6f6c:	86 1b       	sub	r24, r22
    6f6e:	97 0b       	sbc	r25, r23
    6f70:	04 97       	sbiw	r24, 0x04	; 4
    6f72:	08 f4       	brcc	.+2      	; 0x6f76 <malloc+0x7c>
    6f74:	ba 01       	movw	r22, r20
    6f76:	e0 e0       	ldi	r30, 0x00	; 0
    6f78:	f0 e0       	ldi	r31, 0x00	; 0
    6f7a:	2a c0       	rjmp	.+84     	; 0x6fd0 <malloc+0xd6>
    6f7c:	8d 91       	ld	r24, X+
    6f7e:	9c 91       	ld	r25, X
    6f80:	11 97       	sbiw	r26, 0x01	; 1
    6f82:	84 17       	cp	r24, r20
    6f84:	95 07       	cpc	r25, r21
    6f86:	f9 f4       	brne	.+62     	; 0x6fc6 <malloc+0xcc>
    6f88:	64 17       	cp	r22, r20
    6f8a:	75 07       	cpc	r23, r21
    6f8c:	81 f4       	brne	.+32     	; 0x6fae <malloc+0xb4>
    6f8e:	12 96       	adiw	r26, 0x02	; 2
    6f90:	8d 91       	ld	r24, X+
    6f92:	9c 91       	ld	r25, X
    6f94:	13 97       	sbiw	r26, 0x03	; 3
    6f96:	30 97       	sbiw	r30, 0x00	; 0
    6f98:	19 f0       	breq	.+6      	; 0x6fa0 <malloc+0xa6>
    6f9a:	93 83       	std	Z+3, r25	; 0x03
    6f9c:	82 83       	std	Z+2, r24	; 0x02
    6f9e:	04 c0       	rjmp	.+8      	; 0x6fa8 <malloc+0xae>
    6fa0:	90 93 0a 07 	sts	0x070A, r25
    6fa4:	80 93 09 07 	sts	0x0709, r24
    6fa8:	fd 01       	movw	r30, r26
    6faa:	32 96       	adiw	r30, 0x02	; 2
    6fac:	4f c0       	rjmp	.+158    	; 0x704c <malloc+0x152>
    6fae:	ca 01       	movw	r24, r20
    6fb0:	86 1b       	sub	r24, r22
    6fb2:	97 0b       	sbc	r25, r23
    6fb4:	fd 01       	movw	r30, r26
    6fb6:	e8 0f       	add	r30, r24
    6fb8:	f9 1f       	adc	r31, r25
    6fba:	61 93       	st	Z+, r22
    6fbc:	71 93       	st	Z+, r23
    6fbe:	02 97       	sbiw	r24, 0x02	; 2
    6fc0:	8d 93       	st	X+, r24
    6fc2:	9c 93       	st	X, r25
    6fc4:	43 c0       	rjmp	.+134    	; 0x704c <malloc+0x152>
    6fc6:	fd 01       	movw	r30, r26
    6fc8:	82 81       	ldd	r24, Z+2	; 0x02
    6fca:	93 81       	ldd	r25, Z+3	; 0x03
    6fcc:	9c 01       	movw	r18, r24
    6fce:	d9 01       	movw	r26, r18
    6fd0:	10 97       	sbiw	r26, 0x00	; 0
    6fd2:	a1 f6       	brne	.-88     	; 0x6f7c <malloc+0x82>
    6fd4:	80 91 07 07 	lds	r24, 0x0707
    6fd8:	90 91 08 07 	lds	r25, 0x0708
    6fdc:	89 2b       	or	r24, r25
    6fde:	41 f4       	brne	.+16     	; 0x6ff0 <malloc+0xf6>
    6fe0:	80 91 30 02 	lds	r24, 0x0230
    6fe4:	90 91 31 02 	lds	r25, 0x0231
    6fe8:	90 93 08 07 	sts	0x0708, r25
    6fec:	80 93 07 07 	sts	0x0707, r24
    6ff0:	40 91 32 02 	lds	r20, 0x0232
    6ff4:	50 91 33 02 	lds	r21, 0x0233
    6ff8:	41 15       	cp	r20, r1
    6ffa:	51 05       	cpc	r21, r1
    6ffc:	41 f4       	brne	.+16     	; 0x700e <malloc+0x114>
    6ffe:	4d b7       	in	r20, 0x3d	; 61
    7000:	5e b7       	in	r21, 0x3e	; 62
    7002:	80 91 2e 02 	lds	r24, 0x022E
    7006:	90 91 2f 02 	lds	r25, 0x022F
    700a:	48 1b       	sub	r20, r24
    700c:	59 0b       	sbc	r21, r25
    700e:	20 91 07 07 	lds	r18, 0x0707
    7012:	30 91 08 07 	lds	r19, 0x0708
    7016:	24 17       	cp	r18, r20
    7018:	35 07       	cpc	r19, r21
    701a:	b0 f4       	brcc	.+44     	; 0x7048 <malloc+0x14e>
    701c:	ca 01       	movw	r24, r20
    701e:	82 1b       	sub	r24, r18
    7020:	93 0b       	sbc	r25, r19
    7022:	86 17       	cp	r24, r22
    7024:	97 07       	cpc	r25, r23
    7026:	80 f0       	brcs	.+32     	; 0x7048 <malloc+0x14e>
    7028:	ab 01       	movw	r20, r22
    702a:	4e 5f       	subi	r20, 0xFE	; 254
    702c:	5f 4f       	sbci	r21, 0xFF	; 255
    702e:	84 17       	cp	r24, r20
    7030:	95 07       	cpc	r25, r21
    7032:	50 f0       	brcs	.+20     	; 0x7048 <malloc+0x14e>
    7034:	42 0f       	add	r20, r18
    7036:	53 1f       	adc	r21, r19
    7038:	50 93 08 07 	sts	0x0708, r21
    703c:	40 93 07 07 	sts	0x0707, r20
    7040:	f9 01       	movw	r30, r18
    7042:	61 93       	st	Z+, r22
    7044:	71 93       	st	Z+, r23
    7046:	02 c0       	rjmp	.+4      	; 0x704c <malloc+0x152>
    7048:	e0 e0       	ldi	r30, 0x00	; 0
    704a:	f0 e0       	ldi	r31, 0x00	; 0
    704c:	cf 01       	movw	r24, r30
    704e:	df 91       	pop	r29
    7050:	cf 91       	pop	r28
    7052:	08 95       	ret

00007054 <free>:
    7054:	cf 93       	push	r28
    7056:	df 93       	push	r29
    7058:	00 97       	sbiw	r24, 0x00	; 0
    705a:	09 f4       	brne	.+2      	; 0x705e <free+0xa>
    705c:	50 c0       	rjmp	.+160    	; 0x70fe <free+0xaa>
    705e:	ec 01       	movw	r28, r24
    7060:	22 97       	sbiw	r28, 0x02	; 2
    7062:	1b 82       	std	Y+3, r1	; 0x03
    7064:	1a 82       	std	Y+2, r1	; 0x02
    7066:	a0 91 09 07 	lds	r26, 0x0709
    706a:	b0 91 0a 07 	lds	r27, 0x070A
    706e:	10 97       	sbiw	r26, 0x00	; 0
    7070:	09 f1       	breq	.+66     	; 0x70b4 <free+0x60>
    7072:	40 e0       	ldi	r20, 0x00	; 0
    7074:	50 e0       	ldi	r21, 0x00	; 0
    7076:	ac 17       	cp	r26, r28
    7078:	bd 07       	cpc	r27, r29
    707a:	08 f1       	brcs	.+66     	; 0x70be <free+0x6a>
    707c:	bb 83       	std	Y+3, r27	; 0x03
    707e:	aa 83       	std	Y+2, r26	; 0x02
    7080:	fe 01       	movw	r30, r28
    7082:	21 91       	ld	r18, Z+
    7084:	31 91       	ld	r19, Z+
    7086:	e2 0f       	add	r30, r18
    7088:	f3 1f       	adc	r31, r19
    708a:	ae 17       	cp	r26, r30
    708c:	bf 07       	cpc	r27, r31
    708e:	79 f4       	brne	.+30     	; 0x70ae <free+0x5a>
    7090:	8d 91       	ld	r24, X+
    7092:	9c 91       	ld	r25, X
    7094:	11 97       	sbiw	r26, 0x01	; 1
    7096:	28 0f       	add	r18, r24
    7098:	39 1f       	adc	r19, r25
    709a:	2e 5f       	subi	r18, 0xFE	; 254
    709c:	3f 4f       	sbci	r19, 0xFF	; 255
    709e:	39 83       	std	Y+1, r19	; 0x01
    70a0:	28 83       	st	Y, r18
    70a2:	12 96       	adiw	r26, 0x02	; 2
    70a4:	8d 91       	ld	r24, X+
    70a6:	9c 91       	ld	r25, X
    70a8:	13 97       	sbiw	r26, 0x03	; 3
    70aa:	9b 83       	std	Y+3, r25	; 0x03
    70ac:	8a 83       	std	Y+2, r24	; 0x02
    70ae:	41 15       	cp	r20, r1
    70b0:	51 05       	cpc	r21, r1
    70b2:	71 f4       	brne	.+28     	; 0x70d0 <free+0x7c>
    70b4:	d0 93 0a 07 	sts	0x070A, r29
    70b8:	c0 93 09 07 	sts	0x0709, r28
    70bc:	20 c0       	rjmp	.+64     	; 0x70fe <free+0xaa>
    70be:	12 96       	adiw	r26, 0x02	; 2
    70c0:	8d 91       	ld	r24, X+
    70c2:	9c 91       	ld	r25, X
    70c4:	13 97       	sbiw	r26, 0x03	; 3
    70c6:	ad 01       	movw	r20, r26
    70c8:	00 97       	sbiw	r24, 0x00	; 0
    70ca:	11 f0       	breq	.+4      	; 0x70d0 <free+0x7c>
    70cc:	dc 01       	movw	r26, r24
    70ce:	d3 cf       	rjmp	.-90     	; 0x7076 <free+0x22>
    70d0:	fa 01       	movw	r30, r20
    70d2:	d3 83       	std	Z+3, r29	; 0x03
    70d4:	c2 83       	std	Z+2, r28	; 0x02
    70d6:	21 91       	ld	r18, Z+
    70d8:	31 91       	ld	r19, Z+
    70da:	e2 0f       	add	r30, r18
    70dc:	f3 1f       	adc	r31, r19
    70de:	ce 17       	cp	r28, r30
    70e0:	df 07       	cpc	r29, r31
    70e2:	69 f4       	brne	.+26     	; 0x70fe <free+0xaa>
    70e4:	88 81       	ld	r24, Y
    70e6:	99 81       	ldd	r25, Y+1	; 0x01
    70e8:	28 0f       	add	r18, r24
    70ea:	39 1f       	adc	r19, r25
    70ec:	2e 5f       	subi	r18, 0xFE	; 254
    70ee:	3f 4f       	sbci	r19, 0xFF	; 255
    70f0:	fa 01       	movw	r30, r20
    70f2:	31 83       	std	Z+1, r19	; 0x01
    70f4:	20 83       	st	Z, r18
    70f6:	8a 81       	ldd	r24, Y+2	; 0x02
    70f8:	9b 81       	ldd	r25, Y+3	; 0x03
    70fa:	93 83       	std	Z+3, r25	; 0x03
    70fc:	82 83       	std	Z+2, r24	; 0x02
    70fe:	df 91       	pop	r29
    7100:	cf 91       	pop	r28
    7102:	08 95       	ret

00007104 <do_random>:
    7104:	a0 e0       	ldi	r26, 0x00	; 0
    7106:	b0 e0       	ldi	r27, 0x00	; 0
    7108:	e8 e8       	ldi	r30, 0x88	; 136
    710a:	f8 e3       	ldi	r31, 0x38	; 56
    710c:	0c 94 4e 37 	jmp	0x6e9c	; 0x6e9c <__prologue_saves__+0x10>
    7110:	ec 01       	movw	r28, r24
    7112:	a8 80       	ld	r10, Y
    7114:	b9 80       	ldd	r11, Y+1	; 0x01
    7116:	ca 80       	ldd	r12, Y+2	; 0x02
    7118:	db 80       	ldd	r13, Y+3	; 0x03
    711a:	a1 14       	cp	r10, r1
    711c:	b1 04       	cpc	r11, r1
    711e:	c1 04       	cpc	r12, r1
    7120:	d1 04       	cpc	r13, r1
    7122:	41 f4       	brne	.+16     	; 0x7134 <do_random+0x30>
    7124:	84 e2       	ldi	r24, 0x24	; 36
    7126:	a8 2e       	mov	r10, r24
    7128:	89 ed       	ldi	r24, 0xD9	; 217
    712a:	b8 2e       	mov	r11, r24
    712c:	8b e5       	ldi	r24, 0x5B	; 91
    712e:	c8 2e       	mov	r12, r24
    7130:	87 e0       	ldi	r24, 0x07	; 7
    7132:	d8 2e       	mov	r13, r24
    7134:	c6 01       	movw	r24, r12
    7136:	b5 01       	movw	r22, r10
    7138:	2d e1       	ldi	r18, 0x1D	; 29
    713a:	33 ef       	ldi	r19, 0xF3	; 243
    713c:	41 e0       	ldi	r20, 0x01	; 1
    713e:	50 e0       	ldi	r21, 0x00	; 0
    7140:	0e 94 73 3d 	call	0x7ae6	; 0x7ae6 <__divmodsi4>
    7144:	27 ea       	ldi	r18, 0xA7	; 167
    7146:	31 e4       	ldi	r19, 0x41	; 65
    7148:	40 e0       	ldi	r20, 0x00	; 0
    714a:	50 e0       	ldi	r21, 0x00	; 0
    714c:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    7150:	7b 01       	movw	r14, r22
    7152:	8c 01       	movw	r16, r24
    7154:	c6 01       	movw	r24, r12
    7156:	b5 01       	movw	r22, r10
    7158:	2d e1       	ldi	r18, 0x1D	; 29
    715a:	33 ef       	ldi	r19, 0xF3	; 243
    715c:	41 e0       	ldi	r20, 0x01	; 1
    715e:	50 e0       	ldi	r21, 0x00	; 0
    7160:	0e 94 73 3d 	call	0x7ae6	; 0x7ae6 <__divmodsi4>
    7164:	ca 01       	movw	r24, r20
    7166:	b9 01       	movw	r22, r18
    7168:	2c ee       	ldi	r18, 0xEC	; 236
    716a:	34 ef       	ldi	r19, 0xF4	; 244
    716c:	4f ef       	ldi	r20, 0xFF	; 255
    716e:	5f ef       	ldi	r21, 0xFF	; 255
    7170:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    7174:	6e 0d       	add	r22, r14
    7176:	7f 1d       	adc	r23, r15
    7178:	80 1f       	adc	r24, r16
    717a:	91 1f       	adc	r25, r17
    717c:	97 ff       	sbrs	r25, 7
    717e:	04 c0       	rjmp	.+8      	; 0x7188 <do_random+0x84>
    7180:	61 50       	subi	r22, 0x01	; 1
    7182:	70 40       	sbci	r23, 0x00	; 0
    7184:	80 40       	sbci	r24, 0x00	; 0
    7186:	90 48       	sbci	r25, 0x80	; 128
    7188:	68 83       	st	Y, r22
    718a:	79 83       	std	Y+1, r23	; 0x01
    718c:	8a 83       	std	Y+2, r24	; 0x02
    718e:	9b 83       	std	Y+3, r25	; 0x03
    7190:	9b 01       	movw	r18, r22
    7192:	ac 01       	movw	r20, r24
    7194:	5f 77       	andi	r21, 0x7F	; 127
    7196:	b9 01       	movw	r22, r18
    7198:	ca 01       	movw	r24, r20
    719a:	cd b7       	in	r28, 0x3d	; 61
    719c:	de b7       	in	r29, 0x3e	; 62
    719e:	ea e0       	ldi	r30, 0x0A	; 10
    71a0:	0c 94 6a 37 	jmp	0x6ed4	; 0x6ed4 <__epilogue_restores__+0x10>

000071a4 <random_r>:
    71a4:	0e 94 82 38 	call	0x7104	; 0x7104 <do_random>
    71a8:	08 95       	ret

000071aa <random>:
    71aa:	84 e3       	ldi	r24, 0x34	; 52
    71ac:	92 e0       	ldi	r25, 0x02	; 2
    71ae:	0e 94 82 38 	call	0x7104	; 0x7104 <do_random>
    71b2:	08 95       	ret

000071b4 <srandom>:
    71b4:	60 93 34 02 	sts	0x0234, r22
    71b8:	70 93 35 02 	sts	0x0235, r23
    71bc:	80 93 36 02 	sts	0x0236, r24
    71c0:	90 93 37 02 	sts	0x0237, r25
    71c4:	08 95       	ret

000071c6 <strtol>:
    71c6:	2f 92       	push	r2
    71c8:	3f 92       	push	r3
    71ca:	5f 92       	push	r5
    71cc:	6f 92       	push	r6
    71ce:	7f 92       	push	r7
    71d0:	8f 92       	push	r8
    71d2:	9f 92       	push	r9
    71d4:	af 92       	push	r10
    71d6:	bf 92       	push	r11
    71d8:	cf 92       	push	r12
    71da:	df 92       	push	r13
    71dc:	ef 92       	push	r14
    71de:	ff 92       	push	r15
    71e0:	0f 93       	push	r16
    71e2:	1f 93       	push	r17
    71e4:	cf 93       	push	r28
    71e6:	df 93       	push	r29
    71e8:	8c 01       	movw	r16, r24
    71ea:	1b 01       	movw	r2, r22
    71ec:	ea 01       	movw	r28, r20
    71ee:	61 15       	cp	r22, r1
    71f0:	71 05       	cpc	r23, r1
    71f2:	19 f0       	breq	.+6      	; 0x71fa <strtol+0x34>
    71f4:	fb 01       	movw	r30, r22
    71f6:	91 83       	std	Z+1, r25	; 0x01
    71f8:	80 83       	st	Z, r24
    71fa:	20 97       	sbiw	r28, 0x00	; 0
    71fc:	49 f0       	breq	.+18     	; 0x7210 <strtol+0x4a>
    71fe:	ce 01       	movw	r24, r28
    7200:	02 97       	sbiw	r24, 0x02	; 2
    7202:	83 97       	sbiw	r24, 0x23	; 35
    7204:	28 f0       	brcs	.+10     	; 0x7210 <strtol+0x4a>
    7206:	20 e0       	ldi	r18, 0x00	; 0
    7208:	30 e0       	ldi	r19, 0x00	; 0
    720a:	40 e0       	ldi	r20, 0x00	; 0
    720c:	50 e0       	ldi	r21, 0x00	; 0
    720e:	f6 c0       	rjmp	.+492    	; 0x73fc <strtol+0x236>
    7210:	f8 01       	movw	r30, r16
    7212:	a1 90       	ld	r10, Z+
    7214:	8f 01       	movw	r16, r30
    7216:	8a 2d       	mov	r24, r10
    7218:	90 e0       	ldi	r25, 0x00	; 0
    721a:	0e 94 30 3a 	call	0x7460	; 0x7460 <isspace>
    721e:	89 2b       	or	r24, r25
    7220:	b9 f7       	brne	.-18     	; 0x7210 <strtol+0x4a>
    7222:	fd e2       	ldi	r31, 0x2D	; 45
    7224:	af 16       	cp	r10, r31
    7226:	31 f4       	brne	.+12     	; 0x7234 <strtol+0x6e>
    7228:	f8 01       	movw	r30, r16
    722a:	a1 90       	ld	r10, Z+
    722c:	8f 01       	movw	r16, r30
    722e:	55 24       	eor	r5, r5
    7230:	53 94       	inc	r5
    7232:	07 c0       	rjmp	.+14     	; 0x7242 <strtol+0x7c>
    7234:	fb e2       	ldi	r31, 0x2B	; 43
    7236:	af 16       	cp	r10, r31
    7238:	19 f4       	brne	.+6      	; 0x7240 <strtol+0x7a>
    723a:	f8 01       	movw	r30, r16
    723c:	a1 90       	ld	r10, Z+
    723e:	8f 01       	movw	r16, r30
    7240:	55 24       	eor	r5, r5
    7242:	20 97       	sbiw	r28, 0x00	; 0
    7244:	19 f0       	breq	.+6      	; 0x724c <strtol+0x86>
    7246:	c0 31       	cpi	r28, 0x10	; 16
    7248:	d1 05       	cpc	r29, r1
    724a:	c1 f4       	brne	.+48     	; 0x727c <strtol+0xb6>
    724c:	f0 e3       	ldi	r31, 0x30	; 48
    724e:	af 16       	cp	r10, r31
    7250:	79 f4       	brne	.+30     	; 0x7270 <strtol+0xaa>
    7252:	f8 01       	movw	r30, r16
    7254:	80 81       	ld	r24, Z
    7256:	88 37       	cpi	r24, 0x78	; 120
    7258:	11 f0       	breq	.+4      	; 0x725e <strtol+0x98>
    725a:	88 35       	cpi	r24, 0x58	; 88
    725c:	49 f4       	brne	.+18     	; 0x7270 <strtol+0xaa>
    725e:	f8 01       	movw	r30, r16
    7260:	a1 80       	ldd	r10, Z+1	; 0x01
    7262:	0e 5f       	subi	r16, 0xFE	; 254
    7264:	1f 4f       	sbci	r17, 0xFF	; 255
    7266:	f2 e0       	ldi	r31, 0x02	; 2
    7268:	5f 2a       	or	r5, r31
    726a:	c0 e1       	ldi	r28, 0x10	; 16
    726c:	d0 e0       	ldi	r29, 0x00	; 0
    726e:	06 c0       	rjmp	.+12     	; 0x727c <strtol+0xb6>
    7270:	20 97       	sbiw	r28, 0x00	; 0
    7272:	21 f4       	brne	.+8      	; 0x727c <strtol+0xb6>
    7274:	80 e3       	ldi	r24, 0x30	; 48
    7276:	a8 16       	cp	r10, r24
    7278:	e9 f4       	brne	.+58     	; 0x72b4 <strtol+0xee>
    727a:	27 c0       	rjmp	.+78     	; 0x72ca <strtol+0x104>
    727c:	c8 30       	cpi	r28, 0x08	; 8
    727e:	d1 05       	cpc	r29, r1
    7280:	31 f1       	breq	.+76     	; 0x72ce <strtol+0x108>
    7282:	c9 30       	cpi	r28, 0x09	; 9
    7284:	d1 05       	cpc	r29, r1
    7286:	24 f4       	brge	.+8      	; 0x7290 <strtol+0xca>
    7288:	c2 30       	cpi	r28, 0x02	; 2
    728a:	d1 05       	cpc	r29, r1
    728c:	31 f5       	brne	.+76     	; 0x72da <strtol+0x114>
    728e:	0c c0       	rjmp	.+24     	; 0x72a8 <strtol+0xe2>
    7290:	ca 30       	cpi	r28, 0x0A	; 10
    7292:	d1 05       	cpc	r29, r1
    7294:	89 f0       	breq	.+34     	; 0x72b8 <strtol+0xf2>
    7296:	c0 31       	cpi	r28, 0x10	; 16
    7298:	d1 05       	cpc	r29, r1
    729a:	f9 f4       	brne	.+62     	; 0x72da <strtol+0x114>
    729c:	c1 2c       	mov	r12, r1
    729e:	d1 2c       	mov	r13, r1
    72a0:	e1 2c       	mov	r14, r1
    72a2:	b8 e0       	ldi	r27, 0x08	; 8
    72a4:	fb 2e       	mov	r15, r27
    72a6:	28 c0       	rjmp	.+80     	; 0x72f8 <strtol+0x132>
    72a8:	c1 2c       	mov	r12, r1
    72aa:	d1 2c       	mov	r13, r1
    72ac:	e1 2c       	mov	r14, r1
    72ae:	a0 e4       	ldi	r26, 0x40	; 64
    72b0:	fa 2e       	mov	r15, r26
    72b2:	22 c0       	rjmp	.+68     	; 0x72f8 <strtol+0x132>
    72b4:	ca e0       	ldi	r28, 0x0A	; 10
    72b6:	d0 e0       	ldi	r29, 0x00	; 0
    72b8:	fc ec       	ldi	r31, 0xCC	; 204
    72ba:	cf 2e       	mov	r12, r31
    72bc:	fc ec       	ldi	r31, 0xCC	; 204
    72be:	df 2e       	mov	r13, r31
    72c0:	fc ec       	ldi	r31, 0xCC	; 204
    72c2:	ef 2e       	mov	r14, r31
    72c4:	fc e0       	ldi	r31, 0x0C	; 12
    72c6:	ff 2e       	mov	r15, r31
    72c8:	17 c0       	rjmp	.+46     	; 0x72f8 <strtol+0x132>
    72ca:	c8 e0       	ldi	r28, 0x08	; 8
    72cc:	d0 e0       	ldi	r29, 0x00	; 0
    72ce:	c1 2c       	mov	r12, r1
    72d0:	d1 2c       	mov	r13, r1
    72d2:	e1 2c       	mov	r14, r1
    72d4:	e0 e1       	ldi	r30, 0x10	; 16
    72d6:	fe 2e       	mov	r15, r30
    72d8:	0f c0       	rjmp	.+30     	; 0x72f8 <strtol+0x132>
    72da:	9e 01       	movw	r18, r28
    72dc:	44 27       	eor	r20, r20
    72de:	37 fd       	sbrc	r19, 7
    72e0:	40 95       	com	r20
    72e2:	54 2f       	mov	r21, r20
    72e4:	60 e0       	ldi	r22, 0x00	; 0
    72e6:	70 e0       	ldi	r23, 0x00	; 0
    72e8:	80 e0       	ldi	r24, 0x00	; 0
    72ea:	90 e8       	ldi	r25, 0x80	; 128
    72ec:	0e 94 24 37 	call	0x6e48	; 0x6e48 <__udivmodsi4>
    72f0:	c9 01       	movw	r24, r18
    72f2:	da 01       	movw	r26, r20
    72f4:	6c 01       	movw	r12, r24
    72f6:	7d 01       	movw	r14, r26
    72f8:	20 e0       	ldi	r18, 0x00	; 0
    72fa:	30 e0       	ldi	r19, 0x00	; 0
    72fc:	40 e0       	ldi	r20, 0x00	; 0
    72fe:	50 e0       	ldi	r21, 0x00	; 0
    7300:	60 e0       	ldi	r22, 0x00	; 0
    7302:	3e 01       	movw	r6, r28
    7304:	88 24       	eor	r8, r8
    7306:	77 fc       	sbrc	r7, 7
    7308:	80 94       	com	r8
    730a:	98 2c       	mov	r9, r8
    730c:	70 ed       	ldi	r23, 0xD0	; 208
    730e:	b7 2e       	mov	r11, r23
    7310:	ba 0c       	add	r11, r10
    7312:	e9 e0       	ldi	r30, 0x09	; 9
    7314:	eb 15       	cp	r30, r11
    7316:	70 f4       	brcc	.+28     	; 0x7334 <strtol+0x16e>
    7318:	8a 2d       	mov	r24, r10
    731a:	81 54       	subi	r24, 0x41	; 65
    731c:	8a 31       	cpi	r24, 0x1A	; 26
    731e:	18 f4       	brcc	.+6      	; 0x7326 <strtol+0x160>
    7320:	99 ec       	ldi	r25, 0xC9	; 201
    7322:	b9 2e       	mov	r11, r25
    7324:	06 c0       	rjmp	.+12     	; 0x7332 <strtol+0x16c>
    7326:	8a 2d       	mov	r24, r10
    7328:	81 56       	subi	r24, 0x61	; 97
    732a:	8a 31       	cpi	r24, 0x1A	; 26
    732c:	50 f5       	brcc	.+84     	; 0x7382 <strtol+0x1bc>
    732e:	89 ea       	ldi	r24, 0xA9	; 169
    7330:	b8 2e       	mov	r11, r24
    7332:	ba 0c       	add	r11, r10
    7334:	8b 2d       	mov	r24, r11
    7336:	90 e0       	ldi	r25, 0x00	; 0
    7338:	8c 17       	cp	r24, r28
    733a:	9d 07       	cpc	r25, r29
    733c:	14 f5       	brge	.+68     	; 0x7382 <strtol+0x1bc>
    733e:	6f 3f       	cpi	r22, 0xFF	; 255
    7340:	e1 f0       	breq	.+56     	; 0x737a <strtol+0x1b4>
    7342:	c2 16       	cp	r12, r18
    7344:	d3 06       	cpc	r13, r19
    7346:	e4 06       	cpc	r14, r20
    7348:	f5 06       	cpc	r15, r21
    734a:	b0 f0       	brcs	.+44     	; 0x7378 <strtol+0x1b2>
    734c:	ca 01       	movw	r24, r20
    734e:	b9 01       	movw	r22, r18
    7350:	a4 01       	movw	r20, r8
    7352:	93 01       	movw	r18, r6
    7354:	0e 94 e5 36 	call	0x6dca	; 0x6dca <__mulsi3>
    7358:	9b 01       	movw	r18, r22
    735a:	ac 01       	movw	r20, r24
    735c:	2b 0d       	add	r18, r11
    735e:	31 1d       	adc	r19, r1
    7360:	41 1d       	adc	r20, r1
    7362:	51 1d       	adc	r21, r1
    7364:	21 30       	cpi	r18, 0x01	; 1
    7366:	f0 e0       	ldi	r31, 0x00	; 0
    7368:	3f 07       	cpc	r19, r31
    736a:	f0 e0       	ldi	r31, 0x00	; 0
    736c:	4f 07       	cpc	r20, r31
    736e:	f0 e8       	ldi	r31, 0x80	; 128
    7370:	5f 07       	cpc	r21, r31
    7372:	10 f4       	brcc	.+4      	; 0x7378 <strtol+0x1b2>
    7374:	61 e0       	ldi	r22, 0x01	; 1
    7376:	01 c0       	rjmp	.+2      	; 0x737a <strtol+0x1b4>
    7378:	6f ef       	ldi	r22, 0xFF	; 255
    737a:	f8 01       	movw	r30, r16
    737c:	a1 90       	ld	r10, Z+
    737e:	8f 01       	movw	r16, r30
    7380:	c5 cf       	rjmp	.-118    	; 0x730c <strtol+0x146>
    7382:	21 14       	cp	r2, r1
    7384:	31 04       	cpc	r3, r1
    7386:	81 f0       	breq	.+32     	; 0x73a8 <strtol+0x1e2>
    7388:	66 23       	and	r22, r22
    738a:	31 f0       	breq	.+12     	; 0x7398 <strtol+0x1d2>
    738c:	01 50       	subi	r16, 0x01	; 1
    738e:	10 40       	sbci	r17, 0x00	; 0
    7390:	f1 01       	movw	r30, r2
    7392:	11 83       	std	Z+1, r17	; 0x01
    7394:	00 83       	st	Z, r16
    7396:	08 c0       	rjmp	.+16     	; 0x73a8 <strtol+0x1e2>
    7398:	51 fe       	sbrs	r5, 1
    739a:	1a c0       	rjmp	.+52     	; 0x73d0 <strtol+0x20a>
    739c:	02 50       	subi	r16, 0x02	; 2
    739e:	10 40       	sbci	r17, 0x00	; 0
    73a0:	f1 01       	movw	r30, r2
    73a2:	11 83       	std	Z+1, r17	; 0x01
    73a4:	00 83       	st	Z, r16
    73a6:	14 c0       	rjmp	.+40     	; 0x73d0 <strtol+0x20a>
    73a8:	67 ff       	sbrs	r22, 7
    73aa:	12 c0       	rjmp	.+36     	; 0x73d0 <strtol+0x20a>
    73ac:	50 fc       	sbrc	r5, 0
    73ae:	05 c0       	rjmp	.+10     	; 0x73ba <strtol+0x1f4>
    73b0:	2f ef       	ldi	r18, 0xFF	; 255
    73b2:	3f ef       	ldi	r19, 0xFF	; 255
    73b4:	4f ef       	ldi	r20, 0xFF	; 255
    73b6:	5f e7       	ldi	r21, 0x7F	; 127
    73b8:	04 c0       	rjmp	.+8      	; 0x73c2 <strtol+0x1fc>
    73ba:	20 e0       	ldi	r18, 0x00	; 0
    73bc:	30 e0       	ldi	r19, 0x00	; 0
    73be:	40 e0       	ldi	r20, 0x00	; 0
    73c0:	50 e8       	ldi	r21, 0x80	; 128
    73c2:	82 e2       	ldi	r24, 0x22	; 34
    73c4:	90 e0       	ldi	r25, 0x00	; 0
    73c6:	90 93 0c 07 	sts	0x070C, r25
    73ca:	80 93 0b 07 	sts	0x070B, r24
    73ce:	16 c0       	rjmp	.+44     	; 0x73fc <strtol+0x236>
    73d0:	50 fe       	sbrs	r5, 0
    73d2:	08 c0       	rjmp	.+16     	; 0x73e4 <strtol+0x21e>
    73d4:	50 95       	com	r21
    73d6:	40 95       	com	r20
    73d8:	30 95       	com	r19
    73da:	21 95       	neg	r18
    73dc:	3f 4f       	sbci	r19, 0xFF	; 255
    73de:	4f 4f       	sbci	r20, 0xFF	; 255
    73e0:	5f 4f       	sbci	r21, 0xFF	; 255
    73e2:	0c c0       	rjmp	.+24     	; 0x73fc <strtol+0x236>
    73e4:	57 ff       	sbrs	r21, 7
    73e6:	0a c0       	rjmp	.+20     	; 0x73fc <strtol+0x236>
    73e8:	82 e2       	ldi	r24, 0x22	; 34
    73ea:	90 e0       	ldi	r25, 0x00	; 0
    73ec:	90 93 0c 07 	sts	0x070C, r25
    73f0:	80 93 0b 07 	sts	0x070B, r24
    73f4:	2f ef       	ldi	r18, 0xFF	; 255
    73f6:	3f ef       	ldi	r19, 0xFF	; 255
    73f8:	4f ef       	ldi	r20, 0xFF	; 255
    73fa:	5f e7       	ldi	r21, 0x7F	; 127
    73fc:	b9 01       	movw	r22, r18
    73fe:	ca 01       	movw	r24, r20
    7400:	df 91       	pop	r29
    7402:	cf 91       	pop	r28
    7404:	1f 91       	pop	r17
    7406:	0f 91       	pop	r16
    7408:	ff 90       	pop	r15
    740a:	ef 90       	pop	r14
    740c:	df 90       	pop	r13
    740e:	cf 90       	pop	r12
    7410:	bf 90       	pop	r11
    7412:	af 90       	pop	r10
    7414:	9f 90       	pop	r9
    7416:	8f 90       	pop	r8
    7418:	7f 90       	pop	r7
    741a:	6f 90       	pop	r6
    741c:	5f 90       	pop	r5
    741e:	3f 90       	pop	r3
    7420:	2f 90       	pop	r2
    7422:	08 95       	ret

00007424 <atoi>:
    7424:	fc 01       	movw	r30, r24
    7426:	88 27       	eor	r24, r24
    7428:	99 27       	eor	r25, r25
    742a:	e8 94       	clt
    742c:	21 91       	ld	r18, Z+
    742e:	20 32       	cpi	r18, 0x20	; 32
    7430:	e9 f3       	breq	.-6      	; 0x742c <atoi+0x8>
    7432:	29 30       	cpi	r18, 0x09	; 9
    7434:	10 f0       	brcs	.+4      	; 0x743a <atoi+0x16>
    7436:	2e 30       	cpi	r18, 0x0E	; 14
    7438:	c8 f3       	brcs	.-14     	; 0x742c <atoi+0x8>
    743a:	2b 32       	cpi	r18, 0x2B	; 43
    743c:	41 f0       	breq	.+16     	; 0x744e <atoi+0x2a>
    743e:	2d 32       	cpi	r18, 0x2D	; 45
    7440:	39 f4       	brne	.+14     	; 0x7450 <atoi+0x2c>
    7442:	68 94       	set
    7444:	04 c0       	rjmp	.+8      	; 0x744e <atoi+0x2a>
    7446:	0e 94 a3 3a 	call	0x7546	; 0x7546 <__mulhi_const_10>
    744a:	82 0f       	add	r24, r18
    744c:	91 1d       	adc	r25, r1
    744e:	21 91       	ld	r18, Z+
    7450:	20 53       	subi	r18, 0x30	; 48
    7452:	2a 30       	cpi	r18, 0x0A	; 10
    7454:	c0 f3       	brcs	.-16     	; 0x7446 <atoi+0x22>
    7456:	1e f4       	brtc	.+6      	; 0x745e <atoi+0x3a>
    7458:	90 95       	com	r25
    745a:	81 95       	neg	r24
    745c:	9f 4f       	sbci	r25, 0xFF	; 255
    745e:	08 95       	ret

00007460 <isspace>:
    7460:	91 11       	cpse	r25, r1
    7462:	9e c2       	rjmp	.+1340   	; 0x79a0 <__ctype_isfalse>
    7464:	80 32       	cpi	r24, 0x20	; 32
    7466:	19 f0       	breq	.+6      	; 0x746e <isspace+0xe>
    7468:	89 50       	subi	r24, 0x09	; 9
    746a:	85 50       	subi	r24, 0x05	; 5
    746c:	d0 f7       	brcc	.-12     	; 0x7462 <isspace+0x2>
    746e:	08 95       	ret

00007470 <strcat_P>:
    7470:	fb 01       	movw	r30, r22
    7472:	dc 01       	movw	r26, r24
    7474:	0d 90       	ld	r0, X+
    7476:	00 20       	and	r0, r0
    7478:	e9 f7       	brne	.-6      	; 0x7474 <strcat_P+0x4>
    747a:	11 97       	sbiw	r26, 0x01	; 1
    747c:	05 90       	lpm	r0, Z+
    747e:	0d 92       	st	X+, r0
    7480:	00 20       	and	r0, r0
    7482:	e1 f7       	brne	.-8      	; 0x747c <strcat_P+0xc>
    7484:	08 95       	ret

00007486 <strcpy_P>:
    7486:	fb 01       	movw	r30, r22
    7488:	dc 01       	movw	r26, r24
    748a:	05 90       	lpm	r0, Z+
    748c:	0d 92       	st	X+, r0
    748e:	00 20       	and	r0, r0
    7490:	e1 f7       	brne	.-8      	; 0x748a <strcpy_P+0x4>
    7492:	08 95       	ret

00007494 <strlen_P>:
    7494:	fc 01       	movw	r30, r24
    7496:	05 90       	lpm	r0, Z+
    7498:	00 20       	and	r0, r0
    749a:	e9 f7       	brne	.-6      	; 0x7496 <strlen_P+0x2>
    749c:	80 95       	com	r24
    749e:	90 95       	com	r25
    74a0:	8e 0f       	add	r24, r30
    74a2:	9f 1f       	adc	r25, r31
    74a4:	08 95       	ret

000074a6 <strstr_P>:
    74a6:	fb 01       	movw	r30, r22
    74a8:	55 91       	lpm	r21, Z+
    74aa:	55 23       	and	r21, r21
    74ac:	a9 f0       	breq	.+42     	; 0x74d8 <strstr_P+0x32>
    74ae:	bf 01       	movw	r22, r30
    74b0:	dc 01       	movw	r26, r24
    74b2:	4d 91       	ld	r20, X+
    74b4:	45 17       	cp	r20, r21
    74b6:	41 11       	cpse	r20, r1
    74b8:	e1 f7       	brne	.-8      	; 0x74b2 <strstr_P+0xc>
    74ba:	59 f4       	brne	.+22     	; 0x74d2 <strstr_P+0x2c>
    74bc:	cd 01       	movw	r24, r26
    74be:	05 90       	lpm	r0, Z+
    74c0:	00 20       	and	r0, r0
    74c2:	49 f0       	breq	.+18     	; 0x74d6 <strstr_P+0x30>
    74c4:	4d 91       	ld	r20, X+
    74c6:	40 15       	cp	r20, r0
    74c8:	41 11       	cpse	r20, r1
    74ca:	c9 f3       	breq	.-14     	; 0x74be <strstr_P+0x18>
    74cc:	fb 01       	movw	r30, r22
    74ce:	41 11       	cpse	r20, r1
    74d0:	ef cf       	rjmp	.-34     	; 0x74b0 <strstr_P+0xa>
    74d2:	81 e0       	ldi	r24, 0x01	; 1
    74d4:	90 e0       	ldi	r25, 0x00	; 0
    74d6:	01 97       	sbiw	r24, 0x01	; 1
    74d8:	08 95       	ret

000074da <memset>:
    74da:	dc 01       	movw	r26, r24
    74dc:	01 c0       	rjmp	.+2      	; 0x74e0 <memset+0x6>
    74de:	6d 93       	st	X+, r22
    74e0:	41 50       	subi	r20, 0x01	; 1
    74e2:	50 40       	sbci	r21, 0x00	; 0
    74e4:	e0 f7       	brcc	.-8      	; 0x74de <memset+0x4>
    74e6:	08 95       	ret

000074e8 <strcpy>:
    74e8:	fb 01       	movw	r30, r22
    74ea:	dc 01       	movw	r26, r24
    74ec:	01 90       	ld	r0, Z+
    74ee:	0d 92       	st	X+, r0
    74f0:	00 20       	and	r0, r0
    74f2:	e1 f7       	brne	.-8      	; 0x74ec <strcpy+0x4>
    74f4:	08 95       	ret

000074f6 <strncmp>:
    74f6:	fb 01       	movw	r30, r22
    74f8:	dc 01       	movw	r26, r24
    74fa:	41 50       	subi	r20, 0x01	; 1
    74fc:	50 40       	sbci	r21, 0x00	; 0
    74fe:	30 f0       	brcs	.+12     	; 0x750c <strncmp+0x16>
    7500:	8d 91       	ld	r24, X+
    7502:	01 90       	ld	r0, Z+
    7504:	80 19       	sub	r24, r0
    7506:	19 f4       	brne	.+6      	; 0x750e <strncmp+0x18>
    7508:	00 20       	and	r0, r0
    750a:	b9 f7       	brne	.-18     	; 0x74fa <strncmp+0x4>
    750c:	88 1b       	sub	r24, r24
    750e:	99 0b       	sbc	r25, r25
    7510:	08 95       	ret

00007512 <strstr>:
    7512:	fb 01       	movw	r30, r22
    7514:	51 91       	ld	r21, Z+
    7516:	55 23       	and	r21, r21
    7518:	a9 f0       	breq	.+42     	; 0x7544 <strstr+0x32>
    751a:	bf 01       	movw	r22, r30
    751c:	dc 01       	movw	r26, r24
    751e:	4d 91       	ld	r20, X+
    7520:	45 17       	cp	r20, r21
    7522:	41 11       	cpse	r20, r1
    7524:	e1 f7       	brne	.-8      	; 0x751e <strstr+0xc>
    7526:	59 f4       	brne	.+22     	; 0x753e <strstr+0x2c>
    7528:	cd 01       	movw	r24, r26
    752a:	01 90       	ld	r0, Z+
    752c:	00 20       	and	r0, r0
    752e:	49 f0       	breq	.+18     	; 0x7542 <strstr+0x30>
    7530:	4d 91       	ld	r20, X+
    7532:	40 15       	cp	r20, r0
    7534:	41 11       	cpse	r20, r1
    7536:	c9 f3       	breq	.-14     	; 0x752a <strstr+0x18>
    7538:	fb 01       	movw	r30, r22
    753a:	41 11       	cpse	r20, r1
    753c:	ef cf       	rjmp	.-34     	; 0x751c <strstr+0xa>
    753e:	81 e0       	ldi	r24, 0x01	; 1
    7540:	90 e0       	ldi	r25, 0x00	; 0
    7542:	01 97       	sbiw	r24, 0x01	; 1
    7544:	08 95       	ret

00007546 <__mulhi_const_10>:
    7546:	7a e0       	ldi	r23, 0x0A	; 10
    7548:	97 9f       	mul	r25, r23
    754a:	90 2d       	mov	r25, r0
    754c:	87 9f       	mul	r24, r23
    754e:	80 2d       	mov	r24, r0
    7550:	91 0d       	add	r25, r1
    7552:	11 24       	eor	r1, r1
    7554:	08 95       	ret

00007556 <sprintf>:
    7556:	ae e0       	ldi	r26, 0x0E	; 14
    7558:	b0 e0       	ldi	r27, 0x00	; 0
    755a:	e1 eb       	ldi	r30, 0xB1	; 177
    755c:	fa e3       	ldi	r31, 0x3A	; 58
    755e:	0c 94 54 37 	jmp	0x6ea8	; 0x6ea8 <__prologue_saves__+0x1c>
    7562:	0d 89       	ldd	r16, Y+21	; 0x15
    7564:	1e 89       	ldd	r17, Y+22	; 0x16
    7566:	86 e0       	ldi	r24, 0x06	; 6
    7568:	8c 83       	std	Y+4, r24	; 0x04
    756a:	1a 83       	std	Y+2, r17	; 0x02
    756c:	09 83       	std	Y+1, r16	; 0x01
    756e:	8f ef       	ldi	r24, 0xFF	; 255
    7570:	9f e7       	ldi	r25, 0x7F	; 127
    7572:	9e 83       	std	Y+6, r25	; 0x06
    7574:	8d 83       	std	Y+5, r24	; 0x05
    7576:	9e 01       	movw	r18, r28
    7578:	27 5e       	subi	r18, 0xE7	; 231
    757a:	3f 4f       	sbci	r19, 0xFF	; 255
    757c:	ce 01       	movw	r24, r28
    757e:	01 96       	adiw	r24, 0x01	; 1
    7580:	6f 89       	ldd	r22, Y+23	; 0x17
    7582:	78 8d       	ldd	r23, Y+24	; 0x18
    7584:	a9 01       	movw	r20, r18
    7586:	0e 94 f3 3a 	call	0x75e6	; 0x75e6 <vfprintf>
    758a:	2f 81       	ldd	r18, Y+7	; 0x07
    758c:	38 85       	ldd	r19, Y+8	; 0x08
    758e:	02 0f       	add	r16, r18
    7590:	13 1f       	adc	r17, r19
    7592:	f8 01       	movw	r30, r16
    7594:	10 82       	st	Z, r1
    7596:	2e 96       	adiw	r28, 0x0e	; 14
    7598:	e4 e0       	ldi	r30, 0x04	; 4
    759a:	0c 94 70 37 	jmp	0x6ee0	; 0x6ee0 <__epilogue_restores__+0x1c>

0000759e <sprintf_P>:
    759e:	ae e0       	ldi	r26, 0x0E	; 14
    75a0:	b0 e0       	ldi	r27, 0x00	; 0
    75a2:	e5 ed       	ldi	r30, 0xD5	; 213
    75a4:	fa e3       	ldi	r31, 0x3A	; 58
    75a6:	0c 94 54 37 	jmp	0x6ea8	; 0x6ea8 <__prologue_saves__+0x1c>
    75aa:	0d 89       	ldd	r16, Y+21	; 0x15
    75ac:	1e 89       	ldd	r17, Y+22	; 0x16
    75ae:	8e e0       	ldi	r24, 0x0E	; 14
    75b0:	8c 83       	std	Y+4, r24	; 0x04
    75b2:	1a 83       	std	Y+2, r17	; 0x02
    75b4:	09 83       	std	Y+1, r16	; 0x01
    75b6:	8f ef       	ldi	r24, 0xFF	; 255
    75b8:	9f e7       	ldi	r25, 0x7F	; 127
    75ba:	9e 83       	std	Y+6, r25	; 0x06
    75bc:	8d 83       	std	Y+5, r24	; 0x05
    75be:	9e 01       	movw	r18, r28
    75c0:	27 5e       	subi	r18, 0xE7	; 231
    75c2:	3f 4f       	sbci	r19, 0xFF	; 255
    75c4:	ce 01       	movw	r24, r28
    75c6:	01 96       	adiw	r24, 0x01	; 1
    75c8:	6f 89       	ldd	r22, Y+23	; 0x17
    75ca:	78 8d       	ldd	r23, Y+24	; 0x18
    75cc:	a9 01       	movw	r20, r18
    75ce:	0e 94 f3 3a 	call	0x75e6	; 0x75e6 <vfprintf>
    75d2:	2f 81       	ldd	r18, Y+7	; 0x07
    75d4:	38 85       	ldd	r19, Y+8	; 0x08
    75d6:	02 0f       	add	r16, r18
    75d8:	13 1f       	adc	r17, r19
    75da:	f8 01       	movw	r30, r16
    75dc:	10 82       	st	Z, r1
    75de:	2e 96       	adiw	r28, 0x0e	; 14
    75e0:	e4 e0       	ldi	r30, 0x04	; 4
    75e2:	0c 94 70 37 	jmp	0x6ee0	; 0x6ee0 <__epilogue_restores__+0x1c>

000075e6 <vfprintf>:
    75e6:	ab e0       	ldi	r26, 0x0B	; 11
    75e8:	b0 e0       	ldi	r27, 0x00	; 0
    75ea:	e9 ef       	ldi	r30, 0xF9	; 249
    75ec:	fa e3       	ldi	r31, 0x3A	; 58
    75ee:	0c 94 46 37 	jmp	0x6e8c	; 0x6e8c <__prologue_saves__>
    75f2:	3c 01       	movw	r6, r24
    75f4:	2b 01       	movw	r4, r22
    75f6:	5a 01       	movw	r10, r20
    75f8:	fc 01       	movw	r30, r24
    75fa:	17 82       	std	Z+7, r1	; 0x07
    75fc:	16 82       	std	Z+6, r1	; 0x06
    75fe:	83 81       	ldd	r24, Z+3	; 0x03
    7600:	81 fd       	sbrc	r24, 1
    7602:	03 c0       	rjmp	.+6      	; 0x760a <vfprintf+0x24>
    7604:	6f ef       	ldi	r22, 0xFF	; 255
    7606:	7f ef       	ldi	r23, 0xFF	; 255
    7608:	c6 c1       	rjmp	.+908    	; 0x7996 <vfprintf+0x3b0>
    760a:	9a e0       	ldi	r25, 0x0A	; 10
    760c:	89 2e       	mov	r8, r25
    760e:	1e 01       	movw	r2, r28
    7610:	08 94       	sec
    7612:	21 1c       	adc	r2, r1
    7614:	31 1c       	adc	r3, r1
    7616:	f3 01       	movw	r30, r6
    7618:	23 81       	ldd	r18, Z+3	; 0x03
    761a:	f2 01       	movw	r30, r4
    761c:	23 fd       	sbrc	r18, 3
    761e:	85 91       	lpm	r24, Z+
    7620:	23 ff       	sbrs	r18, 3
    7622:	81 91       	ld	r24, Z+
    7624:	2f 01       	movw	r4, r30
    7626:	88 23       	and	r24, r24
    7628:	09 f4       	brne	.+2      	; 0x762c <vfprintf+0x46>
    762a:	b2 c1       	rjmp	.+868    	; 0x7990 <vfprintf+0x3aa>
    762c:	85 32       	cpi	r24, 0x25	; 37
    762e:	39 f4       	brne	.+14     	; 0x763e <vfprintf+0x58>
    7630:	23 fd       	sbrc	r18, 3
    7632:	85 91       	lpm	r24, Z+
    7634:	23 ff       	sbrs	r18, 3
    7636:	81 91       	ld	r24, Z+
    7638:	2f 01       	movw	r4, r30
    763a:	85 32       	cpi	r24, 0x25	; 37
    763c:	29 f4       	brne	.+10     	; 0x7648 <vfprintf+0x62>
    763e:	90 e0       	ldi	r25, 0x00	; 0
    7640:	b3 01       	movw	r22, r6
    7642:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    7646:	e7 cf       	rjmp	.-50     	; 0x7616 <vfprintf+0x30>
    7648:	98 2f       	mov	r25, r24
    764a:	ff 24       	eor	r15, r15
    764c:	ee 24       	eor	r14, r14
    764e:	99 24       	eor	r9, r9
    7650:	ff e1       	ldi	r31, 0x1F	; 31
    7652:	ff 15       	cp	r31, r15
    7654:	d0 f0       	brcs	.+52     	; 0x768a <vfprintf+0xa4>
    7656:	9b 32       	cpi	r25, 0x2B	; 43
    7658:	69 f0       	breq	.+26     	; 0x7674 <vfprintf+0x8e>
    765a:	9c 32       	cpi	r25, 0x2C	; 44
    765c:	28 f4       	brcc	.+10     	; 0x7668 <vfprintf+0x82>
    765e:	90 32       	cpi	r25, 0x20	; 32
    7660:	59 f0       	breq	.+22     	; 0x7678 <vfprintf+0x92>
    7662:	93 32       	cpi	r25, 0x23	; 35
    7664:	91 f4       	brne	.+36     	; 0x768a <vfprintf+0xa4>
    7666:	0e c0       	rjmp	.+28     	; 0x7684 <vfprintf+0x9e>
    7668:	9d 32       	cpi	r25, 0x2D	; 45
    766a:	49 f0       	breq	.+18     	; 0x767e <vfprintf+0x98>
    766c:	90 33       	cpi	r25, 0x30	; 48
    766e:	69 f4       	brne	.+26     	; 0x768a <vfprintf+0xa4>
    7670:	41 e0       	ldi	r20, 0x01	; 1
    7672:	24 c0       	rjmp	.+72     	; 0x76bc <vfprintf+0xd6>
    7674:	52 e0       	ldi	r21, 0x02	; 2
    7676:	f5 2a       	or	r15, r21
    7678:	84 e0       	ldi	r24, 0x04	; 4
    767a:	f8 2a       	or	r15, r24
    767c:	28 c0       	rjmp	.+80     	; 0x76ce <vfprintf+0xe8>
    767e:	98 e0       	ldi	r25, 0x08	; 8
    7680:	f9 2a       	or	r15, r25
    7682:	25 c0       	rjmp	.+74     	; 0x76ce <vfprintf+0xe8>
    7684:	e0 e1       	ldi	r30, 0x10	; 16
    7686:	fe 2a       	or	r15, r30
    7688:	22 c0       	rjmp	.+68     	; 0x76ce <vfprintf+0xe8>
    768a:	f7 fc       	sbrc	r15, 7
    768c:	29 c0       	rjmp	.+82     	; 0x76e0 <vfprintf+0xfa>
    768e:	89 2f       	mov	r24, r25
    7690:	80 53       	subi	r24, 0x30	; 48
    7692:	8a 30       	cpi	r24, 0x0A	; 10
    7694:	70 f4       	brcc	.+28     	; 0x76b2 <vfprintf+0xcc>
    7696:	f6 fe       	sbrs	r15, 6
    7698:	05 c0       	rjmp	.+10     	; 0x76a4 <vfprintf+0xbe>
    769a:	98 9c       	mul	r9, r8
    769c:	90 2c       	mov	r9, r0
    769e:	11 24       	eor	r1, r1
    76a0:	98 0e       	add	r9, r24
    76a2:	15 c0       	rjmp	.+42     	; 0x76ce <vfprintf+0xe8>
    76a4:	e8 9c       	mul	r14, r8
    76a6:	e0 2c       	mov	r14, r0
    76a8:	11 24       	eor	r1, r1
    76aa:	e8 0e       	add	r14, r24
    76ac:	f0 e2       	ldi	r31, 0x20	; 32
    76ae:	ff 2a       	or	r15, r31
    76b0:	0e c0       	rjmp	.+28     	; 0x76ce <vfprintf+0xe8>
    76b2:	9e 32       	cpi	r25, 0x2E	; 46
    76b4:	29 f4       	brne	.+10     	; 0x76c0 <vfprintf+0xda>
    76b6:	f6 fc       	sbrc	r15, 6
    76b8:	6b c1       	rjmp	.+726    	; 0x7990 <vfprintf+0x3aa>
    76ba:	40 e4       	ldi	r20, 0x40	; 64
    76bc:	f4 2a       	or	r15, r20
    76be:	07 c0       	rjmp	.+14     	; 0x76ce <vfprintf+0xe8>
    76c0:	9c 36       	cpi	r25, 0x6C	; 108
    76c2:	19 f4       	brne	.+6      	; 0x76ca <vfprintf+0xe4>
    76c4:	50 e8       	ldi	r21, 0x80	; 128
    76c6:	f5 2a       	or	r15, r21
    76c8:	02 c0       	rjmp	.+4      	; 0x76ce <vfprintf+0xe8>
    76ca:	98 36       	cpi	r25, 0x68	; 104
    76cc:	49 f4       	brne	.+18     	; 0x76e0 <vfprintf+0xfa>
    76ce:	f2 01       	movw	r30, r4
    76d0:	23 fd       	sbrc	r18, 3
    76d2:	95 91       	lpm	r25, Z+
    76d4:	23 ff       	sbrs	r18, 3
    76d6:	91 91       	ld	r25, Z+
    76d8:	2f 01       	movw	r4, r30
    76da:	99 23       	and	r25, r25
    76dc:	09 f0       	breq	.+2      	; 0x76e0 <vfprintf+0xfa>
    76de:	b8 cf       	rjmp	.-144    	; 0x7650 <vfprintf+0x6a>
    76e0:	89 2f       	mov	r24, r25
    76e2:	85 54       	subi	r24, 0x45	; 69
    76e4:	83 30       	cpi	r24, 0x03	; 3
    76e6:	18 f0       	brcs	.+6      	; 0x76ee <vfprintf+0x108>
    76e8:	80 52       	subi	r24, 0x20	; 32
    76ea:	83 30       	cpi	r24, 0x03	; 3
    76ec:	38 f4       	brcc	.+14     	; 0x76fc <vfprintf+0x116>
    76ee:	44 e0       	ldi	r20, 0x04	; 4
    76f0:	50 e0       	ldi	r21, 0x00	; 0
    76f2:	a4 0e       	add	r10, r20
    76f4:	b5 1e       	adc	r11, r21
    76f6:	5f e3       	ldi	r21, 0x3F	; 63
    76f8:	59 83       	std	Y+1, r21	; 0x01
    76fa:	0f c0       	rjmp	.+30     	; 0x771a <vfprintf+0x134>
    76fc:	93 36       	cpi	r25, 0x63	; 99
    76fe:	31 f0       	breq	.+12     	; 0x770c <vfprintf+0x126>
    7700:	93 37       	cpi	r25, 0x73	; 115
    7702:	79 f0       	breq	.+30     	; 0x7722 <vfprintf+0x13c>
    7704:	93 35       	cpi	r25, 0x53	; 83
    7706:	09 f0       	breq	.+2      	; 0x770a <vfprintf+0x124>
    7708:	56 c0       	rjmp	.+172    	; 0x77b6 <vfprintf+0x1d0>
    770a:	20 c0       	rjmp	.+64     	; 0x774c <vfprintf+0x166>
    770c:	f5 01       	movw	r30, r10
    770e:	80 81       	ld	r24, Z
    7710:	89 83       	std	Y+1, r24	; 0x01
    7712:	42 e0       	ldi	r20, 0x02	; 2
    7714:	50 e0       	ldi	r21, 0x00	; 0
    7716:	a4 0e       	add	r10, r20
    7718:	b5 1e       	adc	r11, r21
    771a:	61 01       	movw	r12, r2
    771c:	01 e0       	ldi	r16, 0x01	; 1
    771e:	10 e0       	ldi	r17, 0x00	; 0
    7720:	12 c0       	rjmp	.+36     	; 0x7746 <vfprintf+0x160>
    7722:	f5 01       	movw	r30, r10
    7724:	c0 80       	ld	r12, Z
    7726:	d1 80       	ldd	r13, Z+1	; 0x01
    7728:	f6 fc       	sbrc	r15, 6
    772a:	03 c0       	rjmp	.+6      	; 0x7732 <vfprintf+0x14c>
    772c:	6f ef       	ldi	r22, 0xFF	; 255
    772e:	7f ef       	ldi	r23, 0xFF	; 255
    7730:	02 c0       	rjmp	.+4      	; 0x7736 <vfprintf+0x150>
    7732:	69 2d       	mov	r22, r9
    7734:	70 e0       	ldi	r23, 0x00	; 0
    7736:	42 e0       	ldi	r20, 0x02	; 2
    7738:	50 e0       	ldi	r21, 0x00	; 0
    773a:	a4 0e       	add	r10, r20
    773c:	b5 1e       	adc	r11, r21
    773e:	c6 01       	movw	r24, r12
    7740:	0e 94 de 3c 	call	0x79bc	; 0x79bc <strnlen>
    7744:	8c 01       	movw	r16, r24
    7746:	5f e7       	ldi	r21, 0x7F	; 127
    7748:	f5 22       	and	r15, r21
    774a:	14 c0       	rjmp	.+40     	; 0x7774 <vfprintf+0x18e>
    774c:	f5 01       	movw	r30, r10
    774e:	c0 80       	ld	r12, Z
    7750:	d1 80       	ldd	r13, Z+1	; 0x01
    7752:	f6 fc       	sbrc	r15, 6
    7754:	03 c0       	rjmp	.+6      	; 0x775c <vfprintf+0x176>
    7756:	6f ef       	ldi	r22, 0xFF	; 255
    7758:	7f ef       	ldi	r23, 0xFF	; 255
    775a:	02 c0       	rjmp	.+4      	; 0x7760 <vfprintf+0x17a>
    775c:	69 2d       	mov	r22, r9
    775e:	70 e0       	ldi	r23, 0x00	; 0
    7760:	42 e0       	ldi	r20, 0x02	; 2
    7762:	50 e0       	ldi	r21, 0x00	; 0
    7764:	a4 0e       	add	r10, r20
    7766:	b5 1e       	adc	r11, r21
    7768:	c6 01       	movw	r24, r12
    776a:	0e 94 d3 3c 	call	0x79a6	; 0x79a6 <strnlen_P>
    776e:	8c 01       	movw	r16, r24
    7770:	50 e8       	ldi	r21, 0x80	; 128
    7772:	f5 2a       	or	r15, r21
    7774:	f3 fe       	sbrs	r15, 3
    7776:	07 c0       	rjmp	.+14     	; 0x7786 <vfprintf+0x1a0>
    7778:	1a c0       	rjmp	.+52     	; 0x77ae <vfprintf+0x1c8>
    777a:	80 e2       	ldi	r24, 0x20	; 32
    777c:	90 e0       	ldi	r25, 0x00	; 0
    777e:	b3 01       	movw	r22, r6
    7780:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    7784:	ea 94       	dec	r14
    7786:	8e 2d       	mov	r24, r14
    7788:	90 e0       	ldi	r25, 0x00	; 0
    778a:	08 17       	cp	r16, r24
    778c:	19 07       	cpc	r17, r25
    778e:	a8 f3       	brcs	.-22     	; 0x777a <vfprintf+0x194>
    7790:	0e c0       	rjmp	.+28     	; 0x77ae <vfprintf+0x1c8>
    7792:	f6 01       	movw	r30, r12
    7794:	f7 fc       	sbrc	r15, 7
    7796:	85 91       	lpm	r24, Z+
    7798:	f7 fe       	sbrs	r15, 7
    779a:	81 91       	ld	r24, Z+
    779c:	6f 01       	movw	r12, r30
    779e:	90 e0       	ldi	r25, 0x00	; 0
    77a0:	b3 01       	movw	r22, r6
    77a2:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    77a6:	e1 10       	cpse	r14, r1
    77a8:	ea 94       	dec	r14
    77aa:	01 50       	subi	r16, 0x01	; 1
    77ac:	10 40       	sbci	r17, 0x00	; 0
    77ae:	01 15       	cp	r16, r1
    77b0:	11 05       	cpc	r17, r1
    77b2:	79 f7       	brne	.-34     	; 0x7792 <vfprintf+0x1ac>
    77b4:	ea c0       	rjmp	.+468    	; 0x798a <vfprintf+0x3a4>
    77b6:	94 36       	cpi	r25, 0x64	; 100
    77b8:	11 f0       	breq	.+4      	; 0x77be <vfprintf+0x1d8>
    77ba:	99 36       	cpi	r25, 0x69	; 105
    77bc:	69 f5       	brne	.+90     	; 0x7818 <vfprintf+0x232>
    77be:	f7 fe       	sbrs	r15, 7
    77c0:	08 c0       	rjmp	.+16     	; 0x77d2 <vfprintf+0x1ec>
    77c2:	f5 01       	movw	r30, r10
    77c4:	20 81       	ld	r18, Z
    77c6:	31 81       	ldd	r19, Z+1	; 0x01
    77c8:	42 81       	ldd	r20, Z+2	; 0x02
    77ca:	53 81       	ldd	r21, Z+3	; 0x03
    77cc:	84 e0       	ldi	r24, 0x04	; 4
    77ce:	90 e0       	ldi	r25, 0x00	; 0
    77d0:	0a c0       	rjmp	.+20     	; 0x77e6 <vfprintf+0x200>
    77d2:	f5 01       	movw	r30, r10
    77d4:	80 81       	ld	r24, Z
    77d6:	91 81       	ldd	r25, Z+1	; 0x01
    77d8:	9c 01       	movw	r18, r24
    77da:	44 27       	eor	r20, r20
    77dc:	37 fd       	sbrc	r19, 7
    77de:	40 95       	com	r20
    77e0:	54 2f       	mov	r21, r20
    77e2:	82 e0       	ldi	r24, 0x02	; 2
    77e4:	90 e0       	ldi	r25, 0x00	; 0
    77e6:	a8 0e       	add	r10, r24
    77e8:	b9 1e       	adc	r11, r25
    77ea:	9f e6       	ldi	r25, 0x6F	; 111
    77ec:	f9 22       	and	r15, r25
    77ee:	57 ff       	sbrs	r21, 7
    77f0:	09 c0       	rjmp	.+18     	; 0x7804 <vfprintf+0x21e>
    77f2:	50 95       	com	r21
    77f4:	40 95       	com	r20
    77f6:	30 95       	com	r19
    77f8:	21 95       	neg	r18
    77fa:	3f 4f       	sbci	r19, 0xFF	; 255
    77fc:	4f 4f       	sbci	r20, 0xFF	; 255
    77fe:	5f 4f       	sbci	r21, 0xFF	; 255
    7800:	e0 e8       	ldi	r30, 0x80	; 128
    7802:	fe 2a       	or	r15, r30
    7804:	ca 01       	movw	r24, r20
    7806:	b9 01       	movw	r22, r18
    7808:	a1 01       	movw	r20, r2
    780a:	2a e0       	ldi	r18, 0x0A	; 10
    780c:	30 e0       	ldi	r19, 0x00	; 0
    780e:	0e 94 15 3d 	call	0x7a2a	; 0x7a2a <__ultoa_invert>
    7812:	d8 2e       	mov	r13, r24
    7814:	d2 18       	sub	r13, r2
    7816:	40 c0       	rjmp	.+128    	; 0x7898 <vfprintf+0x2b2>
    7818:	95 37       	cpi	r25, 0x75	; 117
    781a:	29 f4       	brne	.+10     	; 0x7826 <vfprintf+0x240>
    781c:	1f 2d       	mov	r17, r15
    781e:	1f 7e       	andi	r17, 0xEF	; 239
    7820:	2a e0       	ldi	r18, 0x0A	; 10
    7822:	30 e0       	ldi	r19, 0x00	; 0
    7824:	1d c0       	rjmp	.+58     	; 0x7860 <vfprintf+0x27a>
    7826:	1f 2d       	mov	r17, r15
    7828:	19 7f       	andi	r17, 0xF9	; 249
    782a:	9f 36       	cpi	r25, 0x6F	; 111
    782c:	61 f0       	breq	.+24     	; 0x7846 <vfprintf+0x260>
    782e:	90 37       	cpi	r25, 0x70	; 112
    7830:	20 f4       	brcc	.+8      	; 0x783a <vfprintf+0x254>
    7832:	98 35       	cpi	r25, 0x58	; 88
    7834:	09 f0       	breq	.+2      	; 0x7838 <vfprintf+0x252>
    7836:	ac c0       	rjmp	.+344    	; 0x7990 <vfprintf+0x3aa>
    7838:	0f c0       	rjmp	.+30     	; 0x7858 <vfprintf+0x272>
    783a:	90 37       	cpi	r25, 0x70	; 112
    783c:	39 f0       	breq	.+14     	; 0x784c <vfprintf+0x266>
    783e:	98 37       	cpi	r25, 0x78	; 120
    7840:	09 f0       	breq	.+2      	; 0x7844 <vfprintf+0x25e>
    7842:	a6 c0       	rjmp	.+332    	; 0x7990 <vfprintf+0x3aa>
    7844:	04 c0       	rjmp	.+8      	; 0x784e <vfprintf+0x268>
    7846:	28 e0       	ldi	r18, 0x08	; 8
    7848:	30 e0       	ldi	r19, 0x00	; 0
    784a:	0a c0       	rjmp	.+20     	; 0x7860 <vfprintf+0x27a>
    784c:	10 61       	ori	r17, 0x10	; 16
    784e:	14 fd       	sbrc	r17, 4
    7850:	14 60       	ori	r17, 0x04	; 4
    7852:	20 e1       	ldi	r18, 0x10	; 16
    7854:	30 e0       	ldi	r19, 0x00	; 0
    7856:	04 c0       	rjmp	.+8      	; 0x7860 <vfprintf+0x27a>
    7858:	14 fd       	sbrc	r17, 4
    785a:	16 60       	ori	r17, 0x06	; 6
    785c:	20 e1       	ldi	r18, 0x10	; 16
    785e:	32 e0       	ldi	r19, 0x02	; 2
    7860:	17 ff       	sbrs	r17, 7
    7862:	08 c0       	rjmp	.+16     	; 0x7874 <vfprintf+0x28e>
    7864:	f5 01       	movw	r30, r10
    7866:	60 81       	ld	r22, Z
    7868:	71 81       	ldd	r23, Z+1	; 0x01
    786a:	82 81       	ldd	r24, Z+2	; 0x02
    786c:	93 81       	ldd	r25, Z+3	; 0x03
    786e:	44 e0       	ldi	r20, 0x04	; 4
    7870:	50 e0       	ldi	r21, 0x00	; 0
    7872:	08 c0       	rjmp	.+16     	; 0x7884 <vfprintf+0x29e>
    7874:	f5 01       	movw	r30, r10
    7876:	80 81       	ld	r24, Z
    7878:	91 81       	ldd	r25, Z+1	; 0x01
    787a:	bc 01       	movw	r22, r24
    787c:	80 e0       	ldi	r24, 0x00	; 0
    787e:	90 e0       	ldi	r25, 0x00	; 0
    7880:	42 e0       	ldi	r20, 0x02	; 2
    7882:	50 e0       	ldi	r21, 0x00	; 0
    7884:	a4 0e       	add	r10, r20
    7886:	b5 1e       	adc	r11, r21
    7888:	a1 01       	movw	r20, r2
    788a:	0e 94 15 3d 	call	0x7a2a	; 0x7a2a <__ultoa_invert>
    788e:	d8 2e       	mov	r13, r24
    7890:	d2 18       	sub	r13, r2
    7892:	8f e7       	ldi	r24, 0x7F	; 127
    7894:	f8 2e       	mov	r15, r24
    7896:	f1 22       	and	r15, r17
    7898:	f6 fe       	sbrs	r15, 6
    789a:	0b c0       	rjmp	.+22     	; 0x78b2 <vfprintf+0x2cc>
    789c:	5e ef       	ldi	r21, 0xFE	; 254
    789e:	f5 22       	and	r15, r21
    78a0:	d9 14       	cp	r13, r9
    78a2:	38 f4       	brcc	.+14     	; 0x78b2 <vfprintf+0x2cc>
    78a4:	f4 fe       	sbrs	r15, 4
    78a6:	07 c0       	rjmp	.+14     	; 0x78b6 <vfprintf+0x2d0>
    78a8:	f2 fc       	sbrc	r15, 2
    78aa:	05 c0       	rjmp	.+10     	; 0x78b6 <vfprintf+0x2d0>
    78ac:	8f ee       	ldi	r24, 0xEF	; 239
    78ae:	f8 22       	and	r15, r24
    78b0:	02 c0       	rjmp	.+4      	; 0x78b6 <vfprintf+0x2d0>
    78b2:	1d 2d       	mov	r17, r13
    78b4:	01 c0       	rjmp	.+2      	; 0x78b8 <vfprintf+0x2d2>
    78b6:	19 2d       	mov	r17, r9
    78b8:	f4 fe       	sbrs	r15, 4
    78ba:	0d c0       	rjmp	.+26     	; 0x78d6 <vfprintf+0x2f0>
    78bc:	fe 01       	movw	r30, r28
    78be:	ed 0d       	add	r30, r13
    78c0:	f1 1d       	adc	r31, r1
    78c2:	80 81       	ld	r24, Z
    78c4:	80 33       	cpi	r24, 0x30	; 48
    78c6:	19 f4       	brne	.+6      	; 0x78ce <vfprintf+0x2e8>
    78c8:	99 ee       	ldi	r25, 0xE9	; 233
    78ca:	f9 22       	and	r15, r25
    78cc:	08 c0       	rjmp	.+16     	; 0x78de <vfprintf+0x2f8>
    78ce:	1f 5f       	subi	r17, 0xFF	; 255
    78d0:	f2 fe       	sbrs	r15, 2
    78d2:	05 c0       	rjmp	.+10     	; 0x78de <vfprintf+0x2f8>
    78d4:	03 c0       	rjmp	.+6      	; 0x78dc <vfprintf+0x2f6>
    78d6:	8f 2d       	mov	r24, r15
    78d8:	86 78       	andi	r24, 0x86	; 134
    78da:	09 f0       	breq	.+2      	; 0x78de <vfprintf+0x2f8>
    78dc:	1f 5f       	subi	r17, 0xFF	; 255
    78de:	0f 2d       	mov	r16, r15
    78e0:	f3 fc       	sbrc	r15, 3
    78e2:	14 c0       	rjmp	.+40     	; 0x790c <vfprintf+0x326>
    78e4:	f0 fe       	sbrs	r15, 0
    78e6:	0f c0       	rjmp	.+30     	; 0x7906 <vfprintf+0x320>
    78e8:	1e 15       	cp	r17, r14
    78ea:	10 f0       	brcs	.+4      	; 0x78f0 <vfprintf+0x30a>
    78ec:	9d 2c       	mov	r9, r13
    78ee:	0b c0       	rjmp	.+22     	; 0x7906 <vfprintf+0x320>
    78f0:	9d 2c       	mov	r9, r13
    78f2:	9e 0c       	add	r9, r14
    78f4:	91 1a       	sub	r9, r17
    78f6:	1e 2d       	mov	r17, r14
    78f8:	06 c0       	rjmp	.+12     	; 0x7906 <vfprintf+0x320>
    78fa:	80 e2       	ldi	r24, 0x20	; 32
    78fc:	90 e0       	ldi	r25, 0x00	; 0
    78fe:	b3 01       	movw	r22, r6
    7900:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    7904:	1f 5f       	subi	r17, 0xFF	; 255
    7906:	1e 15       	cp	r17, r14
    7908:	c0 f3       	brcs	.-16     	; 0x78fa <vfprintf+0x314>
    790a:	04 c0       	rjmp	.+8      	; 0x7914 <vfprintf+0x32e>
    790c:	1e 15       	cp	r17, r14
    790e:	10 f4       	brcc	.+4      	; 0x7914 <vfprintf+0x32e>
    7910:	e1 1a       	sub	r14, r17
    7912:	01 c0       	rjmp	.+2      	; 0x7916 <vfprintf+0x330>
    7914:	ee 24       	eor	r14, r14
    7916:	04 ff       	sbrs	r16, 4
    7918:	0f c0       	rjmp	.+30     	; 0x7938 <vfprintf+0x352>
    791a:	80 e3       	ldi	r24, 0x30	; 48
    791c:	90 e0       	ldi	r25, 0x00	; 0
    791e:	b3 01       	movw	r22, r6
    7920:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    7924:	02 ff       	sbrs	r16, 2
    7926:	1d c0       	rjmp	.+58     	; 0x7962 <vfprintf+0x37c>
    7928:	01 fd       	sbrc	r16, 1
    792a:	03 c0       	rjmp	.+6      	; 0x7932 <vfprintf+0x34c>
    792c:	88 e7       	ldi	r24, 0x78	; 120
    792e:	90 e0       	ldi	r25, 0x00	; 0
    7930:	0e c0       	rjmp	.+28     	; 0x794e <vfprintf+0x368>
    7932:	88 e5       	ldi	r24, 0x58	; 88
    7934:	90 e0       	ldi	r25, 0x00	; 0
    7936:	0b c0       	rjmp	.+22     	; 0x794e <vfprintf+0x368>
    7938:	80 2f       	mov	r24, r16
    793a:	86 78       	andi	r24, 0x86	; 134
    793c:	91 f0       	breq	.+36     	; 0x7962 <vfprintf+0x37c>
    793e:	01 ff       	sbrs	r16, 1
    7940:	02 c0       	rjmp	.+4      	; 0x7946 <vfprintf+0x360>
    7942:	8b e2       	ldi	r24, 0x2B	; 43
    7944:	01 c0       	rjmp	.+2      	; 0x7948 <vfprintf+0x362>
    7946:	80 e2       	ldi	r24, 0x20	; 32
    7948:	f7 fc       	sbrc	r15, 7
    794a:	8d e2       	ldi	r24, 0x2D	; 45
    794c:	90 e0       	ldi	r25, 0x00	; 0
    794e:	b3 01       	movw	r22, r6
    7950:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    7954:	06 c0       	rjmp	.+12     	; 0x7962 <vfprintf+0x37c>
    7956:	80 e3       	ldi	r24, 0x30	; 48
    7958:	90 e0       	ldi	r25, 0x00	; 0
    795a:	b3 01       	movw	r22, r6
    795c:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    7960:	9a 94       	dec	r9
    7962:	d9 14       	cp	r13, r9
    7964:	c0 f3       	brcs	.-16     	; 0x7956 <vfprintf+0x370>
    7966:	da 94       	dec	r13
    7968:	f1 01       	movw	r30, r2
    796a:	ed 0d       	add	r30, r13
    796c:	f1 1d       	adc	r31, r1
    796e:	80 81       	ld	r24, Z
    7970:	90 e0       	ldi	r25, 0x00	; 0
    7972:	b3 01       	movw	r22, r6
    7974:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    7978:	dd 20       	and	r13, r13
    797a:	a9 f7       	brne	.-22     	; 0x7966 <vfprintf+0x380>
    797c:	06 c0       	rjmp	.+12     	; 0x798a <vfprintf+0x3a4>
    797e:	80 e2       	ldi	r24, 0x20	; 32
    7980:	90 e0       	ldi	r25, 0x00	; 0
    7982:	b3 01       	movw	r22, r6
    7984:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <fputc>
    7988:	ea 94       	dec	r14
    798a:	ee 20       	and	r14, r14
    798c:	c1 f7       	brne	.-16     	; 0x797e <vfprintf+0x398>
    798e:	43 ce       	rjmp	.-890    	; 0x7616 <vfprintf+0x30>
    7990:	f3 01       	movw	r30, r6
    7992:	66 81       	ldd	r22, Z+6	; 0x06
    7994:	77 81       	ldd	r23, Z+7	; 0x07
    7996:	cb 01       	movw	r24, r22
    7998:	2b 96       	adiw	r28, 0x0b	; 11
    799a:	e2 e1       	ldi	r30, 0x12	; 18
    799c:	0c 94 62 37 	jmp	0x6ec4	; 0x6ec4 <__epilogue_restores__>

000079a0 <__ctype_isfalse>:
    79a0:	99 27       	eor	r25, r25
    79a2:	88 27       	eor	r24, r24

000079a4 <__ctype_istrue>:
    79a4:	08 95       	ret

000079a6 <strnlen_P>:
    79a6:	fc 01       	movw	r30, r24
    79a8:	05 90       	lpm	r0, Z+
    79aa:	61 50       	subi	r22, 0x01	; 1
    79ac:	70 40       	sbci	r23, 0x00	; 0
    79ae:	01 10       	cpse	r0, r1
    79b0:	d8 f7       	brcc	.-10     	; 0x79a8 <strnlen_P+0x2>
    79b2:	80 95       	com	r24
    79b4:	90 95       	com	r25
    79b6:	8e 0f       	add	r24, r30
    79b8:	9f 1f       	adc	r25, r31
    79ba:	08 95       	ret

000079bc <strnlen>:
    79bc:	fc 01       	movw	r30, r24
    79be:	61 50       	subi	r22, 0x01	; 1
    79c0:	70 40       	sbci	r23, 0x00	; 0
    79c2:	01 90       	ld	r0, Z+
    79c4:	01 10       	cpse	r0, r1
    79c6:	d8 f7       	brcc	.-10     	; 0x79be <strnlen+0x2>
    79c8:	80 95       	com	r24
    79ca:	90 95       	com	r25
    79cc:	8e 0f       	add	r24, r30
    79ce:	9f 1f       	adc	r25, r31
    79d0:	08 95       	ret

000079d2 <fputc>:
    79d2:	0f 93       	push	r16
    79d4:	1f 93       	push	r17
    79d6:	cf 93       	push	r28
    79d8:	df 93       	push	r29
    79da:	8c 01       	movw	r16, r24
    79dc:	eb 01       	movw	r28, r22
    79de:	8b 81       	ldd	r24, Y+3	; 0x03
    79e0:	81 ff       	sbrs	r24, 1
    79e2:	1b c0       	rjmp	.+54     	; 0x7a1a <fputc+0x48>
    79e4:	82 ff       	sbrs	r24, 2
    79e6:	0d c0       	rjmp	.+26     	; 0x7a02 <fputc+0x30>
    79e8:	2e 81       	ldd	r18, Y+6	; 0x06
    79ea:	3f 81       	ldd	r19, Y+7	; 0x07
    79ec:	8c 81       	ldd	r24, Y+4	; 0x04
    79ee:	9d 81       	ldd	r25, Y+5	; 0x05
    79f0:	28 17       	cp	r18, r24
    79f2:	39 07       	cpc	r19, r25
    79f4:	64 f4       	brge	.+24     	; 0x7a0e <fputc+0x3c>
    79f6:	e8 81       	ld	r30, Y
    79f8:	f9 81       	ldd	r31, Y+1	; 0x01
    79fa:	01 93       	st	Z+, r16
    79fc:	f9 83       	std	Y+1, r31	; 0x01
    79fe:	e8 83       	st	Y, r30
    7a00:	06 c0       	rjmp	.+12     	; 0x7a0e <fputc+0x3c>
    7a02:	e8 85       	ldd	r30, Y+8	; 0x08
    7a04:	f9 85       	ldd	r31, Y+9	; 0x09
    7a06:	80 2f       	mov	r24, r16
    7a08:	09 95       	icall
    7a0a:	89 2b       	or	r24, r25
    7a0c:	31 f4       	brne	.+12     	; 0x7a1a <fputc+0x48>
    7a0e:	8e 81       	ldd	r24, Y+6	; 0x06
    7a10:	9f 81       	ldd	r25, Y+7	; 0x07
    7a12:	01 96       	adiw	r24, 0x01	; 1
    7a14:	9f 83       	std	Y+7, r25	; 0x07
    7a16:	8e 83       	std	Y+6, r24	; 0x06
    7a18:	02 c0       	rjmp	.+4      	; 0x7a1e <fputc+0x4c>
    7a1a:	0f ef       	ldi	r16, 0xFF	; 255
    7a1c:	1f ef       	ldi	r17, 0xFF	; 255
    7a1e:	c8 01       	movw	r24, r16
    7a20:	df 91       	pop	r29
    7a22:	cf 91       	pop	r28
    7a24:	1f 91       	pop	r17
    7a26:	0f 91       	pop	r16
    7a28:	08 95       	ret

00007a2a <__ultoa_invert>:
    7a2a:	fa 01       	movw	r30, r20
    7a2c:	aa 27       	eor	r26, r26
    7a2e:	28 30       	cpi	r18, 0x08	; 8
    7a30:	51 f1       	breq	.+84     	; 0x7a86 <__ultoa_invert+0x5c>
    7a32:	20 31       	cpi	r18, 0x10	; 16
    7a34:	81 f1       	breq	.+96     	; 0x7a96 <__ultoa_invert+0x6c>
    7a36:	e8 94       	clt
    7a38:	6f 93       	push	r22
    7a3a:	6e 7f       	andi	r22, 0xFE	; 254
    7a3c:	6e 5f       	subi	r22, 0xFE	; 254
    7a3e:	7f 4f       	sbci	r23, 0xFF	; 255
    7a40:	8f 4f       	sbci	r24, 0xFF	; 255
    7a42:	9f 4f       	sbci	r25, 0xFF	; 255
    7a44:	af 4f       	sbci	r26, 0xFF	; 255
    7a46:	b1 e0       	ldi	r27, 0x01	; 1
    7a48:	3e d0       	rcall	.+124    	; 0x7ac6 <__ultoa_invert+0x9c>
    7a4a:	b4 e0       	ldi	r27, 0x04	; 4
    7a4c:	3c d0       	rcall	.+120    	; 0x7ac6 <__ultoa_invert+0x9c>
    7a4e:	67 0f       	add	r22, r23
    7a50:	78 1f       	adc	r23, r24
    7a52:	89 1f       	adc	r24, r25
    7a54:	9a 1f       	adc	r25, r26
    7a56:	a1 1d       	adc	r26, r1
    7a58:	68 0f       	add	r22, r24
    7a5a:	79 1f       	adc	r23, r25
    7a5c:	8a 1f       	adc	r24, r26
    7a5e:	91 1d       	adc	r25, r1
    7a60:	a1 1d       	adc	r26, r1
    7a62:	6a 0f       	add	r22, r26
    7a64:	71 1d       	adc	r23, r1
    7a66:	81 1d       	adc	r24, r1
    7a68:	91 1d       	adc	r25, r1
    7a6a:	a1 1d       	adc	r26, r1
    7a6c:	20 d0       	rcall	.+64     	; 0x7aae <__ultoa_invert+0x84>
    7a6e:	09 f4       	brne	.+2      	; 0x7a72 <__ultoa_invert+0x48>
    7a70:	68 94       	set
    7a72:	3f 91       	pop	r19
    7a74:	2a e0       	ldi	r18, 0x0A	; 10
    7a76:	26 9f       	mul	r18, r22
    7a78:	11 24       	eor	r1, r1
    7a7a:	30 19       	sub	r19, r0
    7a7c:	30 5d       	subi	r19, 0xD0	; 208
    7a7e:	31 93       	st	Z+, r19
    7a80:	de f6       	brtc	.-74     	; 0x7a38 <__ultoa_invert+0xe>
    7a82:	cf 01       	movw	r24, r30
    7a84:	08 95       	ret
    7a86:	46 2f       	mov	r20, r22
    7a88:	47 70       	andi	r20, 0x07	; 7
    7a8a:	40 5d       	subi	r20, 0xD0	; 208
    7a8c:	41 93       	st	Z+, r20
    7a8e:	b3 e0       	ldi	r27, 0x03	; 3
    7a90:	0f d0       	rcall	.+30     	; 0x7ab0 <__ultoa_invert+0x86>
    7a92:	c9 f7       	brne	.-14     	; 0x7a86 <__ultoa_invert+0x5c>
    7a94:	f6 cf       	rjmp	.-20     	; 0x7a82 <__ultoa_invert+0x58>
    7a96:	46 2f       	mov	r20, r22
    7a98:	4f 70       	andi	r20, 0x0F	; 15
    7a9a:	40 5d       	subi	r20, 0xD0	; 208
    7a9c:	4a 33       	cpi	r20, 0x3A	; 58
    7a9e:	18 f0       	brcs	.+6      	; 0x7aa6 <__ultoa_invert+0x7c>
    7aa0:	49 5d       	subi	r20, 0xD9	; 217
    7aa2:	31 fd       	sbrc	r19, 1
    7aa4:	40 52       	subi	r20, 0x20	; 32
    7aa6:	41 93       	st	Z+, r20
    7aa8:	02 d0       	rcall	.+4      	; 0x7aae <__ultoa_invert+0x84>
    7aaa:	a9 f7       	brne	.-22     	; 0x7a96 <__ultoa_invert+0x6c>
    7aac:	ea cf       	rjmp	.-44     	; 0x7a82 <__ultoa_invert+0x58>
    7aae:	b4 e0       	ldi	r27, 0x04	; 4
    7ab0:	a6 95       	lsr	r26
    7ab2:	97 95       	ror	r25
    7ab4:	87 95       	ror	r24
    7ab6:	77 95       	ror	r23
    7ab8:	67 95       	ror	r22
    7aba:	ba 95       	dec	r27
    7abc:	c9 f7       	brne	.-14     	; 0x7ab0 <__ultoa_invert+0x86>
    7abe:	00 97       	sbiw	r24, 0x00	; 0
    7ac0:	61 05       	cpc	r22, r1
    7ac2:	71 05       	cpc	r23, r1
    7ac4:	08 95       	ret
    7ac6:	9b 01       	movw	r18, r22
    7ac8:	ac 01       	movw	r20, r24
    7aca:	0a 2e       	mov	r0, r26
    7acc:	06 94       	lsr	r0
    7ace:	57 95       	ror	r21
    7ad0:	47 95       	ror	r20
    7ad2:	37 95       	ror	r19
    7ad4:	27 95       	ror	r18
    7ad6:	ba 95       	dec	r27
    7ad8:	c9 f7       	brne	.-14     	; 0x7acc <__ultoa_invert+0xa2>
    7ada:	62 0f       	add	r22, r18
    7adc:	73 1f       	adc	r23, r19
    7ade:	84 1f       	adc	r24, r20
    7ae0:	95 1f       	adc	r25, r21
    7ae2:	a0 1d       	adc	r26, r0
    7ae4:	08 95       	ret

00007ae6 <__divmodsi4>:
    7ae6:	97 fb       	bst	r25, 7
    7ae8:	09 2e       	mov	r0, r25
    7aea:	05 26       	eor	r0, r21
    7aec:	0e d0       	rcall	.+28     	; 0x7b0a <__divmodsi4_neg1>
    7aee:	57 fd       	sbrc	r21, 7
    7af0:	04 d0       	rcall	.+8      	; 0x7afa <__divmodsi4_neg2>
    7af2:	aa d9       	rcall	.-3244   	; 0x6e48 <__udivmodsi4>
    7af4:	0a d0       	rcall	.+20     	; 0x7b0a <__divmodsi4_neg1>
    7af6:	00 1c       	adc	r0, r0
    7af8:	38 f4       	brcc	.+14     	; 0x7b08 <__divmodsi4_exit>

00007afa <__divmodsi4_neg2>:
    7afa:	50 95       	com	r21
    7afc:	40 95       	com	r20
    7afe:	30 95       	com	r19
    7b00:	21 95       	neg	r18
    7b02:	3f 4f       	sbci	r19, 0xFF	; 255
    7b04:	4f 4f       	sbci	r20, 0xFF	; 255
    7b06:	5f 4f       	sbci	r21, 0xFF	; 255

00007b08 <__divmodsi4_exit>:
    7b08:	08 95       	ret

00007b0a <__divmodsi4_neg1>:
    7b0a:	f6 f7       	brtc	.-4      	; 0x7b08 <__divmodsi4_exit>
    7b0c:	90 95       	com	r25
    7b0e:	80 95       	com	r24
    7b10:	70 95       	com	r23
    7b12:	61 95       	neg	r22
    7b14:	7f 4f       	sbci	r23, 0xFF	; 255
    7b16:	8f 4f       	sbci	r24, 0xFF	; 255
    7b18:	9f 4f       	sbci	r25, 0xFF	; 255
    7b1a:	08 95       	ret

00007b1c <_exit>:
    7b1c:	f8 94       	cli

00007b1e <__stop_program>:
    7b1e:	ff cf       	rjmp	.-2      	; 0x7b1e <__stop_program>
