# Single-Cycle-RISCV-CPU

### Supported Operation
ADD
SUB
SLTI
SLLI
SRLI
SRAI
OR
AND
XOR
MUL