{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702761872541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702761872557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 21:24:32 2023 " "Processing started: Sat Dec 16 21:24:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702761872557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702761872557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_top -c DE10_Lite_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_top -c DE10_Lite_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702761872557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702761873253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702761873254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_top " "Found entity 1: DE10_Lite_top" {  } { { "DE10_LITE_top.v" "" { Text "C:/Users/avikd/OneDrive - Sheffield Hallam University/Desktop/. System on Chips/Lab_SoC/Lab3/Lab_3_3/DE10_LITE_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702761880670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702761880670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevSeg " "Found entity 1: SevSeg" {  } { { "SevSeg.v" "" { Text "C:/Users/avikd/OneDrive - Sheffield Hallam University/Desktop/. System on Chips/Lab_SoC/Lab3/Lab_3_3/SevSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702761880670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702761880670 ""}
{ "Error" "EVRFX_VERI_CANT_DECLARE_IMPLICIT_NET" "rDig1 DE10_LITE_top.v(27) " "Verilog HDL Object Declaration error at DE10_LITE_top.v(27): can't declare implicit net \"rDig1\" because the current value of 'default_nettype is \"none\"" {  } { { "DE10_LITE_top.v" "" { Text "C:/Users/avikd/OneDrive - Sheffield Hallam University/Desktop/. System on Chips/Lab_SoC/Lab3/Lab_3_3/DE10_LITE_top.v" 27 0 0 } }  } 0 10162 "Verilog HDL Object Declaration error at %2!s!: can't declare implicit net \"%1!s!\" because the current value of 'default_nettype is \"none\"" 0 0 "Analysis & Synthesis" 0 -1 1702761880670 ""}
{ "Error" "EVRFX_VERI_CANT_DECLARE_IMPLICIT_NET" "rDig2 DE10_LITE_top.v(28) " "Verilog HDL Object Declaration error at DE10_LITE_top.v(28): can't declare implicit net \"rDig2\" because the current value of 'default_nettype is \"none\"" {  } { { "DE10_LITE_top.v" "" { Text "C:/Users/avikd/OneDrive - Sheffield Hallam University/Desktop/. System on Chips/Lab_SoC/Lab3/Lab_3_3/DE10_LITE_top.v" 28 0 0 } }  } 0 10162 "Verilog HDL Object Declaration error at %2!s!: can't declare implicit net \"%1!s!\" because the current value of 'default_nettype is \"none\"" 0 0 "Analysis & Synthesis" 0 -1 1702761880670 ""}
{ "Error" "EVRFX_VERI_CANT_DECLARE_IMPLICIT_NET" "rDig3 DE10_LITE_top.v(29) " "Verilog HDL Object Declaration error at DE10_LITE_top.v(29): can't declare implicit net \"rDig3\" because the current value of 'default_nettype is \"none\"" {  } { { "DE10_LITE_top.v" "" { Text "C:/Users/avikd/OneDrive - Sheffield Hallam University/Desktop/. System on Chips/Lab_SoC/Lab3/Lab_3_3/DE10_LITE_top.v" 29 0 0 } }  } 0 10162 "Verilog HDL Object Declaration error at %2!s!: can't declare implicit net \"%1!s!\" because the current value of 'default_nettype is \"none\"" 0 0 "Analysis & Synthesis" 0 -1 1702761880670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702761880715 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 16 21:24:40 2023 " "Processing ended: Sat Dec 16 21:24:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702761880715 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702761880715 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702761880715 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702761880715 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702761881321 ""}
