Core: system_bd_altera_emif_arch_nf_181_s254kwy - Instance: i_system_bd|fpga_ddr4_cntrl
Path, Setup Margin, Hold Margin
"Address/Command (Slow 900mV 100C Model)",0.198,0.198
"Core (Slow 900mV 100C Model)",0.28,0.085
"Core Recovery/Removal (Slow 900mV 100C Model)",1.314,1.349
"DQS Gating (Slow 900mV 100C Model)",0.619,0.619
"Read Capture (Slow 900mV 100C Model)",0.017,0.017
"Write (Slow 900mV 100C Model)",0.042,0.042
"Write Levelling (Slow 900mV 100C Model)",0.157,0.157
"Address/Command (Slow 900mV 0C Model)",0.198,0.198
"Core (Slow 900mV 0C Model)",0.332,0.078
"Core Recovery/Removal (Slow 900mV 0C Model)",1.507,1.169
"DQS Gating (Slow 900mV 0C Model)",0.619,0.619
"Read Capture (Slow 900mV 0C Model)",0.017,0.017
"Write (Slow 900mV 0C Model)",0.042,0.042
"Write Levelling (Slow 900mV 0C Model)",0.157,0.157
"Address/Command (Fast 900mV 100C Model)",0.198,0.198
"Core (Fast 900mV 100C Model)",1.373,0.028
"Core Recovery/Removal (Fast 900mV 100C Model)",2.192,0.879
"DQS Gating (Fast 900mV 100C Model)",0.619,0.619
"Read Capture (Fast 900mV 100C Model)",0.017,0.017
"Write (Fast 900mV 100C Model)",0.042,0.042
"Write Levelling (Fast 900mV 100C Model)",0.157,0.157
"Address/Command (Fast 900mV 0C Model)",0.198,0.198
"Core (Fast 900mV 0C Model)",1.666,0.026
"Core Recovery/Removal (Fast 900mV 0C Model)",2.49,0.681
"DQS Gating (Fast 900mV 0C Model)",0.619,0.619
"Read Capture (Fast 900mV 0C Model)",0.017,0.017
"Write (Fast 900mV 0C Model)",0.042,0.042
"Write Levelling (Fast 900mV 0C Model)",0.157,0.157
