{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476192984367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476192984368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 10:36:24 2016 " "Processing started: Tue Oct 11 10:36:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476192984368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476192984368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regn -c regn " "Command: quartus_map --read_settings_files=on --write_settings_files=off regn -c regn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476192984368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476192984619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-Behavior " "Found design unit 1: uc-Behavior" {  } { { "uc.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/uc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001883 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/uc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476193001883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Found design unit 1: cpu-Behavior" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/cpu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001884 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476193001884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavior " "Found design unit 1: alu-Behavior" {  } { { "alu.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001885 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476193001885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/regn.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001886 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/regn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476193001886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/trin.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001887 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/trin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476193001887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476193001887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476193001887 ""}
{ "Error" "EVRFX_VHDL_NOT_A_COMPONENT" "ALU cpu.vhd(25) " "VHDL Component Configuration or Component Instantiation Statement error at cpu.vhd(25): component \"ALU\" is used but not declared" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documentos/Pessoais/Puc-campinas/Arquitetura de Computador/Arquitetura-PUC-Campinas-2016-master/Arquitetura-PUC-Campinas-2016-master/Project 2/cpu.vhd" 25 0 0 } }  } 0 10467 "VHDL Component Configuration or Component Instantiation Statement error at %2!s!: component \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1476193001888 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476193001988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 11 10:36:41 2016 " "Processing ended: Tue Oct 11 10:36:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476193001988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476193001988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476193001988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476193001988 ""}
