# system info cinnabon_qsys on 2020.02.17.23:15:00
system_info:
name,value
DEVICE,EP4CGX150DF31C7
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1581999261
#
#
# Files generated for cinnabon_qsys on 2020.02.17.23:15:00
files:
filepath,kind,attributes,module,is_top
simulation/cinnabon_qsys.v,VERILOG,,cinnabon_qsys,true
simulation/submodules/mentor/asj_nco_madx_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_nco_madx_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_nco_mady_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_nco_mady_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_nco_isdr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_nco_isdr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_nco_mob_w.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_nco_mob_w.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_dxx_g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_dxx_g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_nco_as_m_dp_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_nco_as_m_dp_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_altqmcpipe.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_altqmcpipe.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_gam_dp.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_gam_dp.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/mentor/asj_nco_derot.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/aldec/asj_nco_derot.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cinnabon_qsys_nco_ii_0,false
simulation/submodules/cinnabon_qsys_nco_ii_0_sin_c.hex,HEX,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/cinnabon_qsys_nco_ii_0_cos_c.hex,HEX,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/cinnabon_qsys_nco_ii_0_sin_f.hex,HEX,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/cinnabon_qsys_nco_ii_0_cos_f.hex,HEX,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/cinnabon_qsys_nco_ii_0.v,VERILOG,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/cinnabon_qsys_nco_ii_0_tb.vhd,OTHER,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/c_model/model_wrapper.cpp,OTHER,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/c_model/nco_model.cpp,OTHER,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/c_model/nco_model.h,OTHER,,cinnabon_qsys_nco_ii_0,false
simulation/submodules/cinnabon_qsys_onchip_memory.hex,HEX,,cinnabon_qsys_onchip_memory,false
simulation/submodules/cinnabon_qsys_onchip_memory.v,VERILOG,,cinnabon_qsys_onchip_memory,false
simulation/submodules/cinnabon_qsys_pcie_ip.v,VERILOG,,cinnabon_qsys_pcie_ip,false
simulation/submodules/cinnabon_qsys_pio_0.v,VERILOG,,cinnabon_qsys_pio_0,false
simulation/submodules/cinnabon_qsys_sgdma.v,VERILOG,,cinnabon_qsys_sgdma,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0.v,VERILOG,,cinnabon_qsys_mm_interconnect_0,false
simulation/submodules/cinnabon_qsys_mm_interconnect_1.v,VERILOG,,cinnabon_qsys_mm_interconnect_1,false
simulation/submodules/cinnabon_qsys_irq_mapper.sv,SYSTEM_VERILOG,,cinnabon_qsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/altpciexpav_stif_app.v,VERILOG,,altpcie_hip_pipen1b_qsys,false
simulation/submodules/altpcie_hip_pipen1b_qsys.v,VERILOG,,altpcie_hip_pipen1b_qsys,false
simulation/submodules/cinnabon_qsys_pcie_ip_altgx_internal.vo,VERILOG,,cinnabon_qsys_pcie_ip_altgx_internal,false
simulation/submodules/altera_pcie_hard_ip_reset_controller.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_rs_serdes.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pll_100_250.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pll_125_250.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pipe_interface.v,VERILOG,,altpcie_pipe_interface,false
simulation/submodules/altpcie_pcie_reconfig_bridge.v,VERILOG,,altpcie_pipe_interface,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_router,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_router_001,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_router_002,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_router_003,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_router_005,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_router_006,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_router_007,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_demux_003,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/cinnabon_qsys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_1_router,false
simulation/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_1_router_001,false
simulation/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_1_cmd_demux,false
simulation/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_1_cmd_mux,false
simulation/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_1_rsp_demux,false
simulation/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_1_rsp_mux,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
cinnabon_qsys.nco_ii_0,cinnabon_qsys_nco_ii_0
cinnabon_qsys.onchip_memory,cinnabon_qsys_onchip_memory
cinnabon_qsys.pcie_ip,cinnabon_qsys_pcie_ip
cinnabon_qsys.pcie_ip.pcie_internal_hip,altpcie_hip_pipen1b_qsys
cinnabon_qsys.pcie_ip.altgx_internal,cinnabon_qsys_pcie_ip_altgx_internal
cinnabon_qsys.pcie_ip.reset_controller_internal,altera_pcie_hard_ip_reset_controller
cinnabon_qsys.pcie_ip.pipe_interface_internal,altpcie_pipe_interface
cinnabon_qsys.pcie_ip.rst_controller,altera_reset_controller
cinnabon_qsys.pio_0,cinnabon_qsys_pio_0
cinnabon_qsys.sgdma,cinnabon_qsys_sgdma
cinnabon_qsys.mm_interconnect_0,cinnabon_qsys_mm_interconnect_0
cinnabon_qsys.mm_interconnect_0.pcie_ip_bar1_0_translator,altera_merlin_master_translator
cinnabon_qsys.mm_interconnect_0.sgdma_m_read_translator,altera_merlin_master_translator
cinnabon_qsys.mm_interconnect_0.sgdma_m_write_translator,altera_merlin_master_translator
cinnabon_qsys.mm_interconnect_0.sgdma_descriptor_read_translator,altera_merlin_master_translator
cinnabon_qsys.mm_interconnect_0.sgdma_descriptor_write_translator,altera_merlin_master_translator
cinnabon_qsys.mm_interconnect_0.onchip_memory_s1_translator,altera_merlin_slave_translator
cinnabon_qsys.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
cinnabon_qsys.mm_interconnect_0.pcie_ip_txs_translator,altera_merlin_slave_translator
cinnabon_qsys.mm_interconnect_0.pcie_ip_bar1_0_agent,altera_merlin_master_agent
cinnabon_qsys.mm_interconnect_0.sgdma_m_read_agent,altera_merlin_master_agent
cinnabon_qsys.mm_interconnect_0.sgdma_m_write_agent,altera_merlin_master_agent
cinnabon_qsys.mm_interconnect_0.sgdma_descriptor_read_agent,altera_merlin_master_agent
cinnabon_qsys.mm_interconnect_0.sgdma_descriptor_write_agent,altera_merlin_master_agent
cinnabon_qsys.mm_interconnect_0.onchip_memory_s1_agent,altera_merlin_slave_agent
cinnabon_qsys.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
cinnabon_qsys.mm_interconnect_0.pcie_ip_txs_agent,altera_merlin_slave_agent
cinnabon_qsys.mm_interconnect_0.onchip_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cinnabon_qsys.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cinnabon_qsys.mm_interconnect_0.pcie_ip_txs_agent_rsp_fifo,altera_avalon_sc_fifo
cinnabon_qsys.mm_interconnect_0.router,cinnabon_qsys_mm_interconnect_0_router
cinnabon_qsys.mm_interconnect_0.router_001,cinnabon_qsys_mm_interconnect_0_router_001
cinnabon_qsys.mm_interconnect_0.router_002,cinnabon_qsys_mm_interconnect_0_router_002
cinnabon_qsys.mm_interconnect_0.router_003,cinnabon_qsys_mm_interconnect_0_router_003
cinnabon_qsys.mm_interconnect_0.router_004,cinnabon_qsys_mm_interconnect_0_router_003
cinnabon_qsys.mm_interconnect_0.router_005,cinnabon_qsys_mm_interconnect_0_router_005
cinnabon_qsys.mm_interconnect_0.router_006,cinnabon_qsys_mm_interconnect_0_router_006
cinnabon_qsys.mm_interconnect_0.router_007,cinnabon_qsys_mm_interconnect_0_router_007
cinnabon_qsys.mm_interconnect_0.pcie_ip_bar1_0_limiter,altera_merlin_traffic_limiter
cinnabon_qsys.mm_interconnect_0.sgdma_m_read_limiter,altera_merlin_traffic_limiter
cinnabon_qsys.mm_interconnect_0.onchip_memory_s1_burst_adapter,altera_merlin_burst_adapter
cinnabon_qsys.mm_interconnect_0.pio_0_s1_burst_adapter,altera_merlin_burst_adapter
cinnabon_qsys.mm_interconnect_0.cmd_demux,cinnabon_qsys_mm_interconnect_0_cmd_demux
cinnabon_qsys.mm_interconnect_0.cmd_demux_001,cinnabon_qsys_mm_interconnect_0_cmd_demux
cinnabon_qsys.mm_interconnect_0.cmd_demux_002,cinnabon_qsys_mm_interconnect_0_cmd_demux_002
cinnabon_qsys.mm_interconnect_0.rsp_demux,cinnabon_qsys_mm_interconnect_0_cmd_demux_002
cinnabon_qsys.mm_interconnect_0.cmd_demux_003,cinnabon_qsys_mm_interconnect_0_cmd_demux_003
cinnabon_qsys.mm_interconnect_0.cmd_demux_004,cinnabon_qsys_mm_interconnect_0_cmd_demux_003
cinnabon_qsys.mm_interconnect_0.cmd_mux,cinnabon_qsys_mm_interconnect_0_cmd_mux
cinnabon_qsys.mm_interconnect_0.cmd_mux_001,cinnabon_qsys_mm_interconnect_0_cmd_mux_001
cinnabon_qsys.mm_interconnect_0.cmd_mux_002,cinnabon_qsys_mm_interconnect_0_cmd_mux_002
cinnabon_qsys.mm_interconnect_0.rsp_demux_001,cinnabon_qsys_mm_interconnect_0_rsp_demux_001
cinnabon_qsys.mm_interconnect_0.rsp_demux_002,cinnabon_qsys_mm_interconnect_0_rsp_demux_002
cinnabon_qsys.mm_interconnect_0.rsp_mux,cinnabon_qsys_mm_interconnect_0_rsp_mux
cinnabon_qsys.mm_interconnect_0.rsp_mux_001,cinnabon_qsys_mm_interconnect_0_rsp_mux
cinnabon_qsys.mm_interconnect_0.rsp_mux_002,cinnabon_qsys_mm_interconnect_0_rsp_mux_002
cinnabon_qsys.mm_interconnect_0.rsp_mux_003,cinnabon_qsys_mm_interconnect_0_rsp_mux_003
cinnabon_qsys.mm_interconnect_0.rsp_mux_004,cinnabon_qsys_mm_interconnect_0_rsp_mux_003
cinnabon_qsys.mm_interconnect_0.pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_0.sgdma_m_write_to_pio_0_s1_cmd_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_0.sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_0.sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_0.pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_0.pio_0_s1_to_sgdma_m_write_rsp_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_0.pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_0.pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_0.avalon_st_adapter,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter
cinnabon_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cinnabon_qsys.mm_interconnect_0.avalon_st_adapter_002,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter
cinnabon_qsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cinnabon_qsys.mm_interconnect_0.avalon_st_adapter_001,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001
cinnabon_qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
cinnabon_qsys.mm_interconnect_1,cinnabon_qsys_mm_interconnect_1
cinnabon_qsys.mm_interconnect_1.pcie_ip_bar2_translator,altera_merlin_master_translator
cinnabon_qsys.mm_interconnect_1.pcie_ip_cra_translator,altera_merlin_slave_translator
cinnabon_qsys.mm_interconnect_1.sgdma_csr_translator,altera_merlin_slave_translator
cinnabon_qsys.mm_interconnect_1.pcie_ip_bar2_agent,altera_merlin_master_agent
cinnabon_qsys.mm_interconnect_1.pcie_ip_cra_agent,altera_merlin_slave_agent
cinnabon_qsys.mm_interconnect_1.sgdma_csr_agent,altera_merlin_slave_agent
cinnabon_qsys.mm_interconnect_1.pcie_ip_cra_agent_rsp_fifo,altera_avalon_sc_fifo
cinnabon_qsys.mm_interconnect_1.sgdma_csr_agent_rsp_fifo,altera_avalon_sc_fifo
cinnabon_qsys.mm_interconnect_1.router,cinnabon_qsys_mm_interconnect_1_router
cinnabon_qsys.mm_interconnect_1.router_001,cinnabon_qsys_mm_interconnect_1_router_001
cinnabon_qsys.mm_interconnect_1.router_002,cinnabon_qsys_mm_interconnect_1_router_001
cinnabon_qsys.mm_interconnect_1.pcie_ip_bar2_limiter,altera_merlin_traffic_limiter
cinnabon_qsys.mm_interconnect_1.pcie_ip_cra_burst_adapter,altera_merlin_burst_adapter
cinnabon_qsys.mm_interconnect_1.sgdma_csr_burst_adapter,altera_merlin_burst_adapter
cinnabon_qsys.mm_interconnect_1.cmd_demux,cinnabon_qsys_mm_interconnect_1_cmd_demux
cinnabon_qsys.mm_interconnect_1.cmd_mux,cinnabon_qsys_mm_interconnect_1_cmd_mux
cinnabon_qsys.mm_interconnect_1.cmd_mux_001,cinnabon_qsys_mm_interconnect_1_cmd_mux
cinnabon_qsys.mm_interconnect_1.rsp_demux,cinnabon_qsys_mm_interconnect_1_rsp_demux
cinnabon_qsys.mm_interconnect_1.rsp_demux_001,cinnabon_qsys_mm_interconnect_1_rsp_demux
cinnabon_qsys.mm_interconnect_1.rsp_mux,cinnabon_qsys_mm_interconnect_1_rsp_mux
cinnabon_qsys.mm_interconnect_1.pcie_ip_cra_rsp_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_1.sgdma_csr_rsp_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_1.pcie_ip_cra_cmd_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_1.sgdma_csr_cmd_width_adapter,altera_merlin_width_adapter
cinnabon_qsys.mm_interconnect_1.avalon_st_adapter,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001
cinnabon_qsys.mm_interconnect_1.avalon_st_adapter.error_adapter_0,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
cinnabon_qsys.mm_interconnect_1.avalon_st_adapter_001,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001
cinnabon_qsys.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
cinnabon_qsys.irq_mapper,cinnabon_qsys_irq_mapper
cinnabon_qsys.rst_controller,altera_reset_controller
cinnabon_qsys.rst_controller_001,altera_reset_controller
cinnabon_qsys.rst_controller_002,altera_reset_controller
