Setup Margin (ns),Hold Margin (ns),Rmin Etch Delay (ns),Rmax Etch Delay (ns),Fmin Etch Delay (ns),Fmax Etch Delay (ns),Transfer Net,Driver,Receiver,Corner,Column,Ac Noise,Ac Noise Source,$T1:DELAY,$T2:DELAY,$T4:DELAY,PATTERN,Simulation
8.135,3.524,0.724,0.812,0.799,0.865,sheet1,Controller,IO0,SSSE,,0.00V,tnet,3in,0.75in,0.75in,default_clock,controller_ssse_3_0o75_0o75\controller_ssse_3_0o75_0o75.csd
7.913,3.726,0.926,1.035,1.008,1.087,sheet1,Controller,IO1,SSSE,,0.00V,tnet,3in,0.75in,0.75in,default_clock,controller_ssse_3_0o75_0o75\controller_ssse_3_0o75_0o75.csd
8.110,3.527,0.727,0.815,0.815,0.890,sheet1,IO0,Controller,SSSE,,0.00V,tnet,3in,0.75in,0.75in,default_clock,io0_ssse_3_0o75_0o75\io0_ssse_3_0o75_0o75.csd
7.910,3.717,0.917,1.023,1.004,1.090,sheet1,IO1,Controller,SSSE,,0.00V,tnet,3in,0.75in,0.75in,default_clock,io1_ssse_3_0o75_0o75\io1_ssse_3_0o75_0o75.csd
7.073,3.511,0.711,0.804,0.796,1.927,sheet1,Controller,IO0,SSSE,,0.00V,tnet,3in,0.75in,1.5in,default_clock,controller_ssse_3_0o75_1o5\controller_ssse_3_0o75_1o5.csd
7.760,3.875,1.075,1.176,1.156,1.240,sheet1,Controller,IO1,SSSE,,0.00V,tnet,3in,0.75in,1.5in,default_clock,controller_ssse_3_0o75_1o5\controller_ssse_3_0o75_1o5.csd
8.117,3.523,0.723,0.819,0.806,0.883,sheet1,IO0,Controller,SSSE,,0.00V,tnet,3in,0.75in,1.5in,default_clock,io0_ssse_3_0o75_1o5\io0_ssse_3_0o75_1o5.csd
7.763,3.870,1.070,1.175,1.153,1.237,sheet1,IO1,Controller,SSSE,,0.00V,tnet,3in,0.75in,1.5in,default_clock,io1_ssse_3_0o75_1o5\io1_ssse_3_0o75_1o5.csd
7.990,3.664,0.864,0.961,0.938,1.010,sheet1,Controller,IO0,SSSE,,0.00V,tnet,3in,1.5in,0.75in,default_clock,controller_ssse_3_1o5_0o75\controller_ssse_3_1o5_0o75.csd
7.905,3.727,0.927,1.025,1.016,1.095,sheet1,Controller,IO1,SSSE,,0.00V,tnet,3in,1.5in,0.75in,default_clock,controller_ssse_3_1o5_0o75\controller_ssse_3_1o5_0o75.csd
7.958,3.667,0.867,0.964,0.960,1.042,sheet1,IO0,Controller,SSSE,,0.00V,tnet,3in,1.5in,0.75in,default_clock,io0_ssse_3_1o5_0o75\io0_ssse_3_1o5_0o75.csd
7.902,3.704,0.904,1.011,1.021,1.098,sheet1,IO1,Controller,SSSE,,0.00V,tnet,3in,1.5in,0.75in,default_clock,io1_ssse_3_1o5_0o75\io1_ssse_3_1o5_0o75.csd
7.986,3.673,0.873,0.969,0.941,1.014,sheet1,Controller,IO0,SSSE,,0.00V,tnet,3in,1.5in,1.5in,default_clock,controller_ssse_3_1o5_1o5\controller_ssse_3_1o5_1o5.csd
7.764,3.881,1.081,1.170,1.164,1.236,sheet1,Controller,IO1,SSSE,,0.00V,tnet,3in,1.5in,1.5in,default_clock,controller_ssse_3_1o5_1o5\controller_ssse_3_1o5_1o5.csd
7.958,3.660,0.860,0.959,0.962,1.042,sheet1,IO0,Controller,SSSE,,0.00V,tnet,3in,1.5in,1.5in,default_clock,io0_ssse_3_1o5_1o5\io0_ssse_3_1o5_1o5.csd
7.755,3.876,1.076,1.170,1.168,1.245,sheet1,IO1,Controller,SSSE,,0.00V,tnet,3in,1.5in,1.5in,default_clock,io1_ssse_3_1o5_1o5\io1_ssse_3_1o5_1o5.csd
7.920,3.724,0.924,1.022,1.009,1.080,sheet1,Controller,IO0,SSSE,,0.00V,tnet,4in,0.75in,0.75in,default_clock,controller_ssse_4_0o75_0o75\controller_ssse_4_0o75_0o75.csd
7.719,3.923,1.123,1.226,1.203,1.281,sheet1,Controller,IO1,SSSE,,0.00V,tnet,4in,0.75in,0.75in,default_clock,controller_ssse_4_0o75_0o75\controller_ssse_4_0o75_0o75.csd
7.940,3.708,0.908,1.005,0.986,1.060,sheet1,IO0,Controller,SSSE,,0.00V,tnet,4in,0.75in,0.75in,default_clock,io0_ssse_4_0o75_0o75\io0_ssse_4_0o75_0o75.csd
7.713,3.910,1.110,1.222,1.201,1.287,sheet1,IO1,Controller,SSSE,,0.00V,tnet,4in,0.75in,0.75in,default_clock,io1_ssse_4_0o75_0o75\io1_ssse_4_0o75_0o75.csd
6.866,3.732,0.932,1.019,1.005,2.134,sheet1,Controller,IO0,SSSE,,0.00V,tnet,4in,0.75in,1.5in,default_clock,controller_ssse_4_0o75_1o5\controller_ssse_4_0o75_1o5.csd
7.570,4.072,1.272,1.373,1.352,1.430,sheet1,Controller,IO1,SSSE,,0.00V,tnet,4in,0.75in,1.5in,default_clock,controller_ssse_4_0o75_1o5\controller_ssse_4_0o75_1o5.csd
7.917,3.740,0.940,1.030,1.008,1.083,sheet1,IO0,Controller,SSSE,,0.00V,tnet,4in,0.75in,1.5in,default_clock,io0_ssse_4_0o75_1o5\io0_ssse_4_0o75_1o5.csd
7.561,4.063,1.263,1.365,1.350,1.439,sheet1,IO1,Controller,SSSE,,0.00V,tnet,4in,0.75in,1.5in,default_clock,io1_ssse_4_0o75_1o5\io1_ssse_4_0o75_1o5.csd
7.781,3.863,1.063,1.166,1.146,1.219,sheet1,Controller,IO0,SSSE,,0.00V,tnet,4in,1.5in,0.75in,default_clock,controller_ssse_4_1o5_0o75\controller_ssse_4_1o5_0o75.csd
7.712,3.931,1.131,1.221,1.208,1.288,sheet1,Controller,IO1,SSSE,,0.00V,tnet,4in,1.5in,0.75in,default_clock,controller_ssse_4_1o5_0o75\controller_ssse_4_1o5_0o75.csd
7.784,3.879,1.079,1.164,1.147,1.216,sheet1,IO0,Controller,SSSE,,0.00V,tnet,4in,1.5in,0.75in,default_clock,io0_ssse_4_1o5_0o75\io0_ssse_4_1o5_0o75.csd
7.748,3.918,1.118,1.214,1.174,1.252,sheet1,IO1,Controller,SSSE,,0.00V,tnet,4in,1.5in,0.75in,default_clock,io1_ssse_4_1o5_0o75\io1_ssse_4_1o5_0o75.csd
7.788,3.881,1.081,1.173,1.137,1.212,sheet1,Controller,IO0,SSSE,,0.00V,tnet,4in,1.5in,1.5in,default_clock,controller_ssse_4_1o5_1o5\controller_ssse_4_1o5_1o5.csd
7.570,4.075,1.275,1.369,1.358,1.430,sheet1,Controller,IO1,SSSE,,0.00V,tnet,4in,1.5in,1.5in,default_clock,controller_ssse_4_1o5_1o5\controller_ssse_4_1o5_1o5.csd
7.770,3.878,1.078,1.170,1.148,1.230,sheet1,IO0,Controller,SSSE,,0.00V,tnet,4in,1.5in,1.5in,default_clock,io0_ssse_4_1o5_1o5\io0_ssse_4_1o5_1o5.csd
7.586,4.094,1.294,1.379,1.346,1.414,sheet1,IO1,Controller,SSSE,,0.00V,tnet,4in,1.5in,1.5in,default_clock,io1_ssse_4_1o5_1o5\io1_ssse_4_1o5_1o5.csd
7.726,3.927,1.127,1.218,1.203,1.274,sheet1,Controller,IO0,SSSE,,0.00V,tnet,5in,0.75in,0.75in,default_clock,controller_ssse_5_0o75_0o75\controller_ssse_5_0o75_0o75.csd
7.519,4.135,1.335,1.435,1.400,1.481,sheet1,Controller,IO1,SSSE,,0.00V,tnet,5in,0.75in,0.75in,default_clock,controller_ssse_5_0o75_0o75\controller_ssse_5_0o75_0o75.csd
7.726,3.915,1.115,1.202,1.200,1.274,sheet1,IO0,Controller,SSSE,,0.00V,tnet,5in,0.75in,0.75in,default_clock,io0_ssse_5_0o75_0o75\io0_ssse_5_0o75_0o75.csd
7.513,4.144,1.344,1.448,1.402,1.487,sheet1,IO1,Controller,SSSE,,0.00V,tnet,5in,0.75in,0.75in,default_clock,io1_ssse_5_0o75_0o75\io1_ssse_5_0o75_0o75.csd
6.653,3.934,1.134,1.225,1.204,2.347,sheet1,Controller,IO0,SSSE,,0.00V,tnet,5in,0.75in,1.5in,default_clock,controller_ssse_5_0o75_1o5\controller_ssse_5_0o75_1o5.csd
7.373,4.271,1.471,1.567,1.553,1.627,sheet1,Controller,IO1,SSSE,,0.00V,tnet,5in,0.75in,1.5in,default_clock,controller_ssse_5_0o75_1o5\controller_ssse_5_0o75_1o5.csd
7.737,3.928,1.128,1.229,1.189,1.263,sheet1,IO0,Controller,SSSE,,0.00V,tnet,5in,0.75in,1.5in,default_clock,io0_ssse_5_0o75_1o5\io0_ssse_5_0o75_1o5.csd
7.373,4.280,1.480,1.594,1.553,1.627,sheet1,IO1,Controller,SSSE,,0.00V,tnet,5in,0.75in,1.5in,default_clock,io1_ssse_5_0o75_1o5\io1_ssse_5_0o75_1o5.csd
7.574,4.075,1.275,1.370,1.354,1.426,sheet1,Controller,IO0,SSSE,,0.00V,tnet,5in,1.5in,0.75in,default_clock,controller_ssse_5_1o5_0o75\controller_ssse_5_1o5_0o75.csd
7.522,4.143,1.343,1.437,1.399,1.478,sheet1,Controller,IO1,SSSE,,0.00V,tnet,5in,1.5in,0.75in,default_clock,controller_ssse_5_1o5_0o75\controller_ssse_5_1o5_0o75.csd
7.565,4.100,1.300,1.389,1.362,1.435,sheet1,IO0,Controller,SSSE,,0.00V,tnet,5in,1.5in,0.75in,default_clock,io0_ssse_5_1o5_0o75\io0_ssse_5_1o5_0o75.csd
7.527,4.122,1.322,1.413,1.402,1.473,sheet1,IO1,Controller,SSSE,,0.00V,tnet,5in,1.5in,0.75in,default_clock,io1_ssse_5_1o5_0o75\io1_ssse_5_1o5_0o75.csd
7.588,4.077,1.277,1.366,1.339,1.412,sheet1,Controller,IO0,SSSE,,0.00V,tnet,5in,1.5in,1.5in,default_clock,controller_ssse_5_1o5_1o5\controller_ssse_5_1o5_1o5.csd
7.369,4.275,1.475,1.570,1.557,1.631,sheet1,Controller,IO1,SSSE,,0.00V,tnet,5in,1.5in,1.5in,default_clock,controller_ssse_5_1o5_1o5\controller_ssse_5_1o5_1o5.csd
7.612,4.079,1.279,1.368,1.315,1.388,sheet1,IO0,Controller,SSSE,,0.00V,tnet,5in,1.5in,1.5in,default_clock,io0_ssse_5_1o5_1o5\io0_ssse_5_1o5_1o5.csd
7.370,4.281,1.481,1.575,1.558,1.630,sheet1,IO1,Controller,SSSE,,0.00V,tnet,5in,1.5in,1.5in,default_clock,io1_ssse_5_1o5_1o5\io1_ssse_5_1o5_1o5.csd
7.525,4.139,1.339,1.430,1.404,1.475,sheet1,Controller,IO0,SSSE,,0.00V,tnet,6in,0.75in,0.75in,default_clock,controller_ssse_6_0o75_0o75\controller_ssse_6_0o75_0o75.csd
7.321,4.318,1.518,1.617,1.602,1.679,sheet1,Controller,IO1,SSSE,,0.00V,tnet,6in,0.75in,0.75in,default_clock,controller_ssse_6_0o75_0o75\controller_ssse_6_0o75_0o75.csd
7.534,4.129,1.329,1.418,1.395,1.466,sheet1,IO0,Controller,SSSE,,0.00V,tnet,6in,0.75in,0.75in,default_clock,io0_ssse_6_0o75_0o75\io0_ssse_6_0o75_0o75.csd
7.320,4.331,1.531,1.631,1.599,1.680,sheet1,IO1,Controller,SSSE,,0.00V,tnet,6in,0.75in,0.75in,default_clock,io1_ssse_6_0o75_0o75\io1_ssse_6_0o75_0o75.csd
6.459,4.115,1.315,1.404,1.399,2.541,sheet1,Controller,IO0,SSSE,,0.00V,tnet,6in,0.75in,1.5in,default_clock,controller_ssse_6_0o75_1o5\controller_ssse_6_0o75_1o5.csd
7.173,4.480,1.680,1.792,1.747,1.827,sheet1,Controller,IO1,SSSE,,0.00V,tnet,6in,0.75in,1.5in,default_clock,controller_ssse_6_0o75_1o5\controller_ssse_6_0o75_1o5.csd
7.529,4.126,1.326,1.420,1.401,1.471,sheet1,IO0,Controller,SSSE,,0.00V,tnet,6in,0.75in,1.5in,default_clock,io0_ssse_6_0o75_1o5\io0_ssse_6_0o75_1o5.csd
7.169,4.488,1.688,1.800,1.753,1.831,sheet1,IO1,Controller,SSSE,,0.00V,tnet,6in,0.75in,1.5in,default_clock,io1_ssse_6_0o75_1o5\io1_ssse_6_0o75_1o5.csd
7.373,4.276,1.476,1.565,1.550,1.627,sheet1,Controller,IO0,SSSE,,0.00V,tnet,6in,1.5in,0.75in,default_clock,controller_ssse_6_1o5_0o75\controller_ssse_6_1o5_0o75.csd
7.322,4.321,1.521,1.624,1.601,1.678,sheet1,Controller,IO1,SSSE,,0.00V,tnet,6in,1.5in,0.75in,default_clock,controller_ssse_6_1o5_0o75\controller_ssse_6_1o5_0o75.csd
7.387,4.283,1.483,1.569,1.538,1.613,sheet1,IO0,Controller,SSSE,,0.00V,tnet,6in,1.5in,0.75in,default_clock,io0_ssse_6_1o5_0o75\io0_ssse_6_1o5_0o75.csd
7.341,4.321,1.521,1.607,1.580,1.659,sheet1,IO1,Controller,SSSE,,0.00V,tnet,6in,1.5in,0.75in,default_clock,io1_ssse_6_1o5_0o75\io1_ssse_6_1o5_0o75.csd
7.375,4.260,1.460,1.557,1.548,1.625,sheet1,Controller,IO0,SSSE,,0.00V,tnet,6in,1.5in,1.5in,default_clock,controller_ssse_6_1o5_1o5\controller_ssse_6_1o5_1o5.csd
7.169,4.478,1.678,1.775,1.749,1.831,sheet1,Controller,IO1,SSSE,,0.00V,tnet,6in,1.5in,1.5in,default_clock,controller_ssse_6_1o5_1o5\controller_ssse_6_1o5_1o5.csd
7.372,4.265,1.465,1.564,1.557,1.628,sheet1,IO0,Controller,SSSE,,0.00V,tnet,6in,1.5in,1.5in,default_clock,io0_ssse_6_1o5_1o5\io0_ssse_6_1o5_1o5.csd
7.208,4.475,1.675,1.764,1.716,1.792,sheet1,IO1,Controller,SSSE,,0.00V,tnet,6in,1.5in,1.5in,default_clock,io1_ssse_6_1o5_1o5\io1_ssse_6_1o5_1o5.csd
11.470,0.237,0.537,0.601,0.568,0.630,sheet1,Controller,IO0,FFFE,,0.00V,tnet,3in,0.75in,0.75in,default_clock,controller_fffe_3_0o75_0o75\controller_fffe_3_0o75_0o75.csd
11.296,0.407,0.707,0.775,0.729,0.804,sheet1,Controller,IO1,FFFE,,0.00V,tnet,3in,0.75in,0.75in,default_clock,controller_fffe_3_0o75_0o75\controller_fffe_3_0o75_0o75.csd
11.446,0.264,0.564,0.641,0.579,0.654,sheet1,IO0,Controller,FFFE,,0.00V,tnet,3in,0.75in,0.75in,default_clock,io0_fffe_3_0o75_0o75\io0_fffe_3_0o75_0o75.csd
11.259,0.419,0.719,0.786,0.743,0.841,sheet1,IO1,Controller,FFFE,,0.00V,tnet,3in,0.75in,0.75in,default_clock,io1_fffe_3_0o75_0o75\io1_fffe_3_0o75_0o75.csd
11.467,0.248,0.548,0.612,0.571,0.633,sheet1,Controller,IO0,FFFE,,0.00V,tnet,3in,0.75in,1.5in,default_clock,controller_fffe_3_0o75_1o5\controller_fffe_3_0o75_1o5.csd
11.181,0.524,0.824,0.890,0.849,0.919,sheet1,Controller,IO1,FFFE,,0.00V,tnet,3in,0.75in,1.5in,default_clock,controller_fffe_3_0o75_1o5\controller_fffe_3_0o75_1o5.csd
11.425,0.280,0.580,0.649,0.589,0.675,sheet1,IO0,Controller,FFFE,,0.00V,tnet,3in,0.75in,1.5in,default_clock,io0_fffe_3_0o75_1o5\io0_fffe_3_0o75_1o5.csd
11.171,0.527,0.827,0.892,0.850,0.929,sheet1,IO1,Controller,FFFE,,0.00V,tnet,3in,0.75in,1.5in,default_clock,io1_fffe_3_0o75_1o5\io1_fffe_3_0o75_1o5.csd
11.352,0.362,0.662,0.726,0.685,0.748,sheet1,Controller,IO0,FFFE,,0.00V,tnet,3in,1.5in,0.75in,default_clock,controller_fffe_3_1o5_0o75\controller_fffe_3_1o5_0o75.csd
11.303,0.401,0.701,0.770,0.730,0.797,sheet1,Controller,IO1,FFFE,,0.00V,tnet,3in,1.5in,0.75in,default_clock,controller_fffe_3_1o5_0o75\controller_fffe_3_1o5_0o75.csd
11.350,0.362,0.662,0.724,0.681,0.750,sheet1,IO0,Controller,FFFE,,0.00V,tnet,3in,1.5in,0.75in,default_clock,io0_fffe_3_1o5_0o75\io0_fffe_3_1o5_0o75.csd
11.277,0.405,0.705,0.774,0.747,0.823,sheet1,IO1,Controller,FFFE,,0.00V,tnet,3in,1.5in,0.75in,default_clock,io1_fffe_3_1o5_0o75\io1_fffe_3_1o5_0o75.csd
11.348,0.368,0.668,0.734,0.689,0.752,sheet1,Controller,IO0,FFFE,,0.00V,tnet,3in,1.5in,1.5in,default_clock,controller_fffe_3_1o5_1o5\controller_fffe_3_1o5_1o5.csd
11.172,0.535,0.835,0.900,0.859,0.928,sheet1,Controller,IO1,FFFE,,0.00V,tnet,3in,1.5in,1.5in,default_clock,controller_fffe_3_1o5_1o5\controller_fffe_3_1o5_1o5.csd
11.333,0.359,0.659,0.723,0.696,0.767,sheet1,IO0,Controller,FFFE,,0.00V,tnet,3in,1.5in,1.5in,default_clock,io0_fffe_3_1o5_1o5\io0_fffe_3_1o5_1o5.csd
11.169,0.532,0.832,0.903,0.857,0.931,sheet1,IO1,Controller,FFFE,,0.00V,tnet,3in,1.5in,1.5in,default_clock,io1_fffe_3_1o5_1o5\io1_fffe_3_1o5_1o5.csd
11.310,0.408,0.708,0.772,0.728,0.790,sheet1,Controller,IO0,FFFE,,0.00V,tnet,4in,0.75in,0.75in,default_clock,controller_fffe_4_0o75_0o75\controller_fffe_4_0o75_0o75.csd
11.127,0.582,0.882,0.948,0.898,0.973,sheet1,Controller,IO1,FFFE,,0.00V,tnet,4in,0.75in,0.75in,default_clock,controller_fffe_4_0o75_0o75\controller_fffe_4_0o75_0o75.csd
11.288,0.406,0.706,0.766,0.740,0.812,sheet1,IO0,Controller,FFFE,,0.00V,tnet,4in,0.75in,0.75in,default_clock,io0_fffe_4_0o75_0o75\io0_fffe_4_0o75_0o75.csd
11.143,0.567,0.867,0.935,0.889,0.957,sheet1,IO1,Controller,FFFE,,0.00V,tnet,4in,0.75in,0.75in,default_clock,io1_fffe_4_0o75_0o75\io1_fffe_4_0o75_0o75.csd
11.313,0.408,0.708,0.773,0.725,0.787,sheet1,Controller,IO0,FFFE,,0.00V,tnet,4in,0.75in,1.5in,default_clock,controller_fffe_4_0o75_1o5\controller_fffe_4_0o75_1o5.csd
10.995,0.702,1.002,1.074,1.025,1.105,sheet1,Controller,IO1,FFFE,,0.00V,tnet,4in,0.75in,1.5in,default_clock,controller_fffe_4_0o75_1o5\controller_fffe_4_0o75_1o5.csd
11.309,0.399,0.699,0.767,0.721,0.791,sheet1,IO0,Controller,FFFE,,0.00V,tnet,4in,0.75in,1.5in,default_clock,io0_fffe_4_0o75_1o5\io0_fffe_4_0o75_1o5.csd
11.001,0.702,1.002,1.077,1.018,1.099,sheet1,IO1,Controller,FFFE,,0.00V,tnet,4in,0.75in,1.5in,default_clock,io1_fffe_4_0o75_1o5\io1_fffe_4_0o75_1o5.csd
11.184,0.536,0.836,0.902,0.851,0.916,sheet1,Controller,IO0,FFFE,,0.00V,tnet,4in,1.5in,0.75in,default_clock,controller_fffe_4_1o5_0o75\controller_fffe_4_1o5_0o75.csd
11.140,0.564,0.864,0.932,0.894,0.960,sheet1,Controller,IO1,FFFE,,0.00V,tnet,4in,1.5in,0.75in,default_clock,controller_fffe_4_1o5_0o75\controller_fffe_4_1o5_0o75.csd
11.183,0.519,0.819,0.884,0.851,0.917,sheet1,IO0,Controller,FFFE,,0.00V,tnet,4in,1.5in,0.75in,default_clock,io0_fffe_4_1o5_0o75\io0_fffe_4_1o5_0o75.csd
11.128,0.574,0.874,0.955,0.897,0.972,sheet1,IO1,Controller,FFFE,,0.00V,tnet,4in,1.5in,0.75in,default_clock,io1_fffe_4_1o5_0o75\io1_fffe_4_1o5_0o75.csd
11.181,0.532,0.832,0.903,0.850,0.919,sheet1,Controller,IO0,FFFE,,0.00V,tnet,4in,1.5in,1.5in,default_clock,controller_fffe_4_1o5_1o5\controller_fffe_4_1o5_1o5.csd
11.012,0.689,0.989,1.053,1.019,1.088,sheet1,Controller,IO1,FFFE,,0.00V,tnet,4in,1.5in,1.5in,default_clock,controller_fffe_4_1o5_1o5\controller_fffe_4_1o5_1o5.csd
11.202,0.505,0.805,0.875,0.835,0.898,sheet1,IO0,Controller,FFFE,,0.00V,tnet,4in,1.5in,1.5in,default_clock,io0_fffe_4_1o5_1o5\io0_fffe_4_1o5_1o5.csd
11.018,0.698,0.998,1.067,1.008,1.082,sheet1,IO1,Controller,FFFE,,0.00V,tnet,4in,1.5in,1.5in,default_clock,io1_fffe_4_1o5_1o5\io1_fffe_4_1o5_1o5.csd
11.144,0.564,0.864,0.931,0.892,0.956,sheet1,Controller,IO0,FFFE,,0.00V,tnet,5in,0.75in,0.75in,default_clock,controller_fffe_5_0o75_0o75\controller_fffe_5_0o75_0o75.csd
10.964,0.741,1.041,1.104,1.061,1.136,sheet1,Controller,IO1,FFFE,,0.00V,tnet,5in,0.75in,0.75in,default_clock,controller_fffe_5_0o75_0o75\controller_fffe_5_0o75_0o75.csd
11.149,0.560,0.860,0.930,0.887,0.951,sheet1,IO0,Controller,FFFE,,0.00V,tnet,5in,0.75in,0.75in,default_clock,io0_fffe_5_0o75_0o75\io0_fffe_5_0o75_0o75.csd
10.972,0.730,1.030,1.101,1.051,1.128,sheet1,IO1,Controller,FFFE,,0.00V,tnet,5in,0.75in,0.75in,default_clock,io1_fffe_5_0o75_0o75\io1_fffe_5_0o75_0o75.csd
11.150,0.555,0.855,0.919,0.887,0.950,sheet1,Controller,IO0,FFFE,,0.00V,tnet,5in,0.75in,1.5in,default_clock,controller_fffe_5_0o75_1o5\controller_fffe_5_0o75_1o5.csd
10.853,0.841,1.141,1.208,1.173,1.247,sheet1,Controller,IO1,FFFE,,0.00V,tnet,5in,0.75in,1.5in,default_clock,controller_fffe_5_0o75_1o5\controller_fffe_5_0o75_1o5.csd
11.121,0.586,0.886,0.956,0.909,0.979,sheet1,IO0,Controller,FFFE,,0.00V,tnet,5in,0.75in,1.5in,default_clock,io0_fffe_5_0o75_1o5\io0_fffe_5_0o75_1o5.csd
10.843,0.854,1.154,1.216,1.177,1.257,sheet1,IO1,Controller,FFFE,,0.00V,tnet,5in,0.75in,1.5in,default_clock,io1_fffe_5_0o75_1o5\io1_fffe_5_0o75_1o5.csd
11.024,0.677,0.977,1.041,1.012,1.076,sheet1,Controller,IO0,FFFE,,0.00V,tnet,5in,1.5in,0.75in,default_clock,controller_fffe_5_1o5_0o75\controller_fffe_5_1o5_0o75.csd
10.970,0.739,1.039,1.106,1.060,1.130,sheet1,Controller,IO1,FFFE,,0.00V,tnet,5in,1.5in,0.75in,default_clock,controller_fffe_5_1o5_0o75\controller_fffe_5_1o5_0o75.csd
10.983,0.703,1.003,1.079,1.030,1.117,sheet1,IO0,Controller,FFFE,,0.00V,tnet,5in,1.5in,0.75in,default_clock,io0_fffe_5_1o5_0o75\io0_fffe_5_1o5_0o75.csd
10.961,0.745,1.045,1.106,1.066,1.139,sheet1,IO1,Controller,FFFE,,0.00V,tnet,5in,1.5in,0.75in,default_clock,io1_fffe_5_1o5_0o75\io1_fffe_5_1o5_0o75.csd
11.028,0.684,0.984,1.047,1.009,1.072,sheet1,Controller,IO0,FFFE,,0.00V,tnet,5in,1.5in,1.5in,default_clock,controller_fffe_5_1o5_1o5\controller_fffe_5_1o5_1o5.csd
10.852,0.852,1.152,1.219,1.178,1.248,sheet1,Controller,IO1,FFFE,,0.00V,tnet,5in,1.5in,1.5in,default_clock,controller_fffe_5_1o5_1o5\controller_fffe_5_1o5_1o5.csd
11.009,0.687,0.987,1.051,1.027,1.091,sheet1,IO0,Controller,FFFE,,0.00V,tnet,5in,1.5in,1.5in,default_clock,io0_fffe_5_1o5_1o5\io0_fffe_5_1o5_1o5.csd
10.828,0.857,1.157,1.218,1.193,1.272,sheet1,IO1,Controller,FFFE,,0.00V,tnet,5in,1.5in,1.5in,default_clock,io1_fffe_5_1o5_1o5\io1_fffe_5_1o5_1o5.csd
10.984,0.727,1.027,1.092,1.054,1.116,sheet1,Controller,IO0,FFFE,,0.00V,tnet,6in,0.75in,0.75in,default_clock,controller_fffe_6_0o75_0o75\controller_fffe_6_0o75_0o75.csd
10.824,0.882,1.182,1.247,1.207,1.276,sheet1,Controller,IO1,FFFE,,0.00V,tnet,6in,0.75in,0.75in,default_clock,controller_fffe_6_0o75_0o75\controller_fffe_6_0o75_0o75.csd
10.951,0.761,1.061,1.133,1.074,1.149,sheet1,IO0,Controller,FFFE,,0.00V,tnet,6in,0.75in,0.75in,default_clock,io0_fffe_6_0o75_0o75\io0_fffe_6_0o75_0o75.csd
10.757,0.892,1.192,1.265,1.228,1.343,sheet1,IO1,Controller,FFFE,,0.00V,tnet,6in,0.75in,0.75in,default_clock,io1_fffe_6_0o75_0o75\io1_fffe_6_0o75_0o75.csd
10.992,0.727,1.027,1.092,1.047,1.108,sheet1,Controller,IO0,FFFE,,0.00V,tnet,6in,0.75in,1.5in,default_clock,controller_fffe_6_0o75_1o5\controller_fffe_6_0o75_1o5.csd
10.685,1.019,1.319,1.384,1.338,1.415,sheet1,Controller,IO1,FFFE,,0.00V,tnet,6in,0.75in,1.5in,default_clock,controller_fffe_6_0o75_1o5\controller_fffe_6_0o75_1o5.csd
10.976,0.744,1.044,1.113,1.052,1.124,sheet1,IO0,Controller,FFFE,,0.00V,tnet,6in,0.75in,1.5in,default_clock,io0_fffe_6_0o75_1o5\io0_fffe_6_0o75_1o5.csd
10.675,1.002,1.302,1.366,1.343,1.425,sheet1,IO1,Controller,FFFE,,0.00V,tnet,6in,0.75in,1.5in,default_clock,io1_fffe_6_0o75_1o5\io1_fffe_6_0o75_1o5.csd
10.867,0.844,1.144,1.210,1.171,1.233,sheet1,Controller,IO0,FFFE,,0.00V,tnet,6in,1.5in,0.75in,default_clock,controller_fffe_6_1o5_0o75\controller_fffe_6_1o5_0o75.csd
10.823,0.892,1.192,1.259,1.215,1.277,sheet1,Controller,IO1,FFFE,,0.00V,tnet,6in,1.5in,0.75in,default_clock,controller_fffe_6_1o5_0o75\controller_fffe_6_1o5_0o75.csd
10.827,0.863,1.163,1.242,1.185,1.273,sheet1,IO0,Controller,FFFE,,0.00V,tnet,6in,1.5in,0.75in,default_clock,io0_fffe_6_1o5_0o75\io0_fffe_6_1o5_0o75.csd
10.779,0.908,1.208,1.279,1.241,1.321,sheet1,IO1,Controller,FFFE,,0.00V,tnet,6in,1.5in,0.75in,default_clock,io1_fffe_6_1o5_0o75\io1_fffe_6_1o5_0o75.csd
10.854,0.864,1.164,1.225,1.180,1.246,sheet1,Controller,IO0,FFFE,,0.00V,tnet,6in,1.5in,1.5in,default_clock,controller_fffe_6_1o5_1o5\controller_fffe_6_1o5_1o5.csd
10.693,1.022,1.322,1.392,1.339,1.407,sheet1,Controller,IO1,FFFE,,0.00V,tnet,6in,1.5in,1.5in,default_clock,controller_fffe_6_1o5_1o5\controller_fffe_6_1o5_1o5.csd
10.878,0.830,1.130,1.197,1.158,1.222,sheet1,IO0,Controller,FFFE,,0.00V,tnet,6in,1.5in,1.5in,default_clock,io0_fffe_6_1o5_1o5\io0_fffe_6_1o5_1o5.csd
10.671,1.029,1.329,1.395,1.349,1.429,sheet1,IO1,Controller,FFFE,,0.00V,tnet,6in,1.5in,1.5in,default_clock,io1_fffe_6_1o5_1o5\io1_fffe_6_1o5_1o5.csd
