[connectivity]
sp=three_channel_32_opt_accel_1.in0_update_0_read:DDR[0]
sp=three_channel_32_opt_accel_1.in1_update_0_read:DDR[1]
sp=three_channel_32_opt_accel_1.three_channel_32_update_0_write:DDR[2]
