Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 28 22:30:06 2019
| Host         : DESKTOP-MBF5BR3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            2 |
|     11 |            1 |
|     14 |            1 |
|    16+ |           39 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             213 |           95 |
| No           | No                    | Yes                    |              22 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              61 |           26 |
| Yes          | No                    | Yes                    |            1046 |          535 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------------------------------------------------------------+---------------------+------------------+----------------+
|          Clock Signal          |                                       Enable Signal                                       |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------------------------------------------------------------------------------+---------------------+------------------+----------------+
|  nolabel_line49/inst/clk_out1  |                                                                                           | DDUrst_IBUF         |                1 |              4 |
|  nolabel_line49/inst/clk_out1  | MCPU/output_control/ALUSrcA_i_1_n_1                                                       |                     |                3 |              6 |
|  nolabel_line49/inst/clk_out1  | MCPU/output_control/IRWrite_i_1_n_1                                                       |                     |                1 |              6 |
|  nolabel_line49/inst/clk_out1  | vga/v_count                                                                               |                     |                7 |             11 |
|  nolabel_line49/inst/clk_out1  | ddu/addr[7]_i_1_n_1                                                                       | DDUrst_IBUF         |                3 |             14 |
|  nolabel_line49/inst/clk_out1  |                                                                                           | OutputsCtrlrst_IBUF |                3 |             18 |
|  MCPU/output_control/nextstate |                                                                                           |                     |                5 |             18 |
|  n_0_1358_BUFG                 |                                                                                           |                     |               30 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_8[0]                                                     | RFrst_IBUF          |               18 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_15[0]                                                    | RFrst_IBUF          |               17 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_21[0]                                                    | RFrst_IBUF          |               12 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_25[0]                                                    | RFrst_IBUF          |               17 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_28[0]                                                    | RFrst_IBUF          |               20 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_13[0]                                                    | RFrst_IBUF          |               14 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg[0]                                                       | RFrst_IBUF          |               18 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_0[0]                                                     | RFrst_IBUF          |               13 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_18[0]                                                    | RFrst_IBUF          |                9 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_12[0]                                                    | RFrst_IBUF          |               12 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_19[0]                                                    | RFrst_IBUF          |               16 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_2[0]                                                     | RFrst_IBUF          |               21 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_20[0]                                                    | RFrst_IBUF          |               16 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_23[0]                                                    | RFrst_IBUF          |               13 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_24[0]                                                    | RFrst_IBUF          |               16 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_26[0]                                                    | RFrst_IBUF          |               15 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_17[0]                                                    | RFrst_IBUF          |               22 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/E[0]                                                                  | RFrst_IBUF          |               25 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_1[0]                                                     | RFrst_IBUF          |               15 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_10[0]                                                    | RFrst_IBUF          |               23 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_14[0]                                                    | RFrst_IBUF          |               16 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_16[0]                                                    | RFrst_IBUF          |               20 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_22[0]                                                    | RFrst_IBUF          |               13 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_27[0]                                                    | RFrst_IBUF          |               14 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_11[0]                                                    | RFrst_IBUF          |               19 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_6[0]                                                     | RFrst_IBUF          |               21 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_3[0]                                                     | RFrst_IBUF          |               12 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_7[0]                                                     | RFrst_IBUF          |               17 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_9[0]                                                     | RFrst_IBUF          |               26 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_4[0]                                                     | RFrst_IBUF          |               12 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/instructionreg/RegWrite_reg_5[0]                                                     | RFrst_IBUF          |               12 |             32 |
|  nolabel_line49/inst/clk_out1  | MCPU/output_control/IRWrite                                                               |                     |               15 |             38 |
|  nolabel_line49/inst/clk_out1  | MCPU/output_control/E[0]                                                                  | PCrst_IBUF          |               18 |             40 |
|  nolabel_line49/inst/clk_out1  | MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                     |               32 |            128 |
|  nolabel_line49/inst/clk_out1  | MCPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                     |               32 |            128 |
|  nolabel_line49/inst/clk_out1  |                                                                                           |                     |               60 |            163 |
+--------------------------------+-------------------------------------------------------------------------------------------+---------------------+------------------+----------------+


