#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  9 14:56:42 2023
# Process ID: 4113
# Current directory: /home/matheus/group11_8051/8051_project_RAM_test
# Command line: vivado
# Log file: /home/matheus/group11_8051/8051_project_RAM_test/vivado.log
# Journal file: /home/matheus/group11_8051/8051_project_RAM_test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6615.062 ; gain = 174.242 ; free physical = 11233 ; free virtual = 17429
update_compile_order -fileset sources_1
file mkdir /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new
close [ open /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new/SFR.v w ]
add_files /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new/SFR.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new/SFR.v] -no_script -reset -force -quiet
remove_files  /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/new/SFR.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim/xsim.dir/tb_tob_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim/xsim.dir/tb_tob_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan  9 15:10:23 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jan  9 15:10:23 2023...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6853.633 ; gain = 0.000 ; free physical = 7477 ; free virtual = 15435
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 144
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7017.871 ; gain = 164.238 ; free physical = 7428 ; free virtual = 15394
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 144
remove_bps -file {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} -line 144
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 7017.871 ; gain = 0.000 ; free physical = 7098 ; free virtual = 15405
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7082.422 ; gain = 0.000 ; free physical = 7286 ; free virtual = 15405
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 7082.422 ; gain = 0.000 ; free physical = 7371 ; free virtual = 15399
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7089.422 ; gain = 7.000 ; free physical = 7413 ; free virtual = 15393
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7105.430 ; gain = 16.008 ; free physical = 7437 ; free virtual = 15403
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7118.434 ; gain = 13.004 ; free physical = 7418 ; free virtual = 15381
add_bp {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} 145
remove_bps -file {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} -line 145
add_bp {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} 146
run all
Stopped at time : 1005 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 146
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7163.457 ; gain = 45.023 ; free physical = 7330 ; free virtual = 15299
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 146
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 146
remove_bps -file {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} -line 146
add_bp {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} 164
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 141
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 164
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7171.461 ; gain = 8.004 ; free physical = 7315 ; free virtual = 15308
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 164
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7171.461 ; gain = 0.000 ; free physical = 7367 ; free virtual = 15331
step
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 165
step
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 166
step
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 169
step
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7187.469 ; gain = 16.008 ; free physical = 7326 ; free virtual = 15294
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 164
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7205.477 ; gain = 18.008 ; free physical = 7318 ; free virtual = 15281
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 164
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" Line 164
remove_bps -file {/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v} -line 164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9c82ab4ae69f416980a0485263837ee3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_RAM_test/8051_project_RAM_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
