Loading plugins phase: Elapsed time ==> 0s.300ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\DrumInterface.cyprj -d CY8C5888LTI-LP097 -s C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.342ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.122ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DrumInterface.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\DrumInterface.cyprj -dcpsoc3 DrumInterface.v -verilog
======================================================================

======================================================================
Compiling:  DrumInterface.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\DrumInterface.cyprj -dcpsoc3 DrumInterface.v -verilog
======================================================================

======================================================================
Compiling:  DrumInterface.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\DrumInterface.cyprj -dcpsoc3 -verilog DrumInterface.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jun 20 13:45:25 2017


======================================================================
Compiling:  DrumInterface.v
Program  :   vpp
Options  :    -yv2 -q10 DrumInterface.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jun 20 13:45:25 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DrumInterface.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
DrumInterface.v (line 1161, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DrumInterface.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\DrumInterface.cyprj -dcpsoc3 -verilog DrumInterface.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jun 20 13:45:25 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\codegentemp\DrumInterface.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\codegentemp\DrumInterface.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  DrumInterface.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\DrumInterface.cyprj -dcpsoc3 -verilog DrumInterface.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jun 20 13:45:26 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\codegentemp\DrumInterface.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\codegentemp\DrumInterface.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_214
	\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_6:lt\
	\UART_1:BUART:sRX:MODULE_6:eq\
	\UART_1:BUART:sRX:MODULE_6:gt\
	\UART_1:BUART:sRX:MODULE_6:gte\
	\UART_1:BUART:sRX:MODULE_6:lte\
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\ADC:SAR:Net_221\
	\ADC:SAR:Net_381\
	\ADC:Net_3905\
	\ADC:Net_3867\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC:MODULE_1:g1:a0:xneq\
	\ADC:MODULE_1:g1:a0:xlt\
	\ADC:MODULE_1:g1:a0:xlte\
	\ADC:MODULE_1:g1:a0:xgt\
	\ADC:MODULE_1:g1:a0:xgte\
	\ADC:MODULE_1:lt\
	\ADC:MODULE_1:gt\
	\ADC:MODULE_1:gte\
	\ADC:MODULE_1:lte\
	\ADC:MODULE_1:neq\
	\SPI:BSPIM:mosi_after_ld\
	\SPI:BSPIM:so_send\
	\SPI:BSPIM:mosi_fin\
	\SPI:BSPIM:mosi_cpha_0\
	\SPI:BSPIM:mosi_cpha_1\
	\SPI:BSPIM:pre_mosi\
	\SPI:BSPIM:dpcounter_zero\
	\SPI:BSPIM:control_7\
	\SPI:BSPIM:control_6\
	\SPI:BSPIM:control_5\
	\SPI:BSPIM:control_4\
	\SPI:BSPIM:control_3\
	\SPI:BSPIM:control_2\
	\SPI:BSPIM:control_1\
	\SPI:BSPIM:control_0\
	\SPI:Net_294\
	\Quad:Net_1123\
	\Quad:Cnt8:Net_82\
	\Quad:Cnt8:Net_95\
	\Quad:Cnt8:Net_91\
	\Quad:Cnt8:Net_102\
	\Quad:Cnt8:CounterUDB:ctrl_cmod_2\
	\Quad:Cnt8:CounterUDB:ctrl_cmod_1\
	\Quad:Cnt8:CounterUDB:ctrl_cmod_0\
	Net_582


Deleted 86 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:tx_hd_send_break\ to Net_170
Aliasing \UART_1:BUART:HalfDuplexSend\ to Net_170
Aliasing \UART_1:BUART:FinalParityType_1\ to Net_170
Aliasing \UART_1:BUART:FinalParityType_0\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_2\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_1\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_0\ to Net_170
Aliasing \UART_1:BUART:tx_ctrl_mark\ to Net_170
Aliasing zero to Net_170
Aliasing \UART_1:BUART:tx_status_6\ to Net_170
Aliasing \UART_1:BUART:tx_status_5\ to Net_170
Aliasing \UART_1:BUART:tx_status_4\ to Net_170
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to Net_170
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to Net_170
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to Net_170
Aliasing \UART_1:BUART:rx_status_1\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Pin_LED_0_net_0 to one
Aliasing \USB:tmpOE__Dm_net_0\ to one
Aliasing \USB:tmpOE__Dp_net_0\ to one
Aliasing tmpOE__QUAD_PU_net_0 to one
Aliasing \ADC:AMuxHw_2_Decoder_enable\ to one
Aliasing \ADC:SAR:vp_ctl_0\ to Net_170
Aliasing \ADC:SAR:vp_ctl_2\ to Net_170
Aliasing \ADC:SAR:vn_ctl_1\ to Net_170
Aliasing \ADC:SAR:vn_ctl_3\ to Net_170
Aliasing \ADC:SAR:vp_ctl_1\ to Net_170
Aliasing \ADC:SAR:vp_ctl_3\ to Net_170
Aliasing \ADC:SAR:vn_ctl_0\ to Net_170
Aliasing \ADC:SAR:vn_ctl_2\ to Net_170
Aliasing \ADC:bSAR_SEQ:status_7\ to Net_170
Aliasing \ADC:bSAR_SEQ:status_6\ to Net_170
Aliasing \ADC:bSAR_SEQ:status_5\ to Net_170
Aliasing \ADC:bSAR_SEQ:status_4\ to Net_170
Aliasing \ADC:bSAR_SEQ:status_3\ to Net_170
Aliasing \ADC:bSAR_SEQ:status_2\ to Net_170
Aliasing \ADC:bSAR_SEQ:status_1\ to Net_170
Aliasing Net_375 to \ADC:bSAR_SEQ:status_0\
Aliasing \ADC:bSAR_SEQ:soc_edge_detect\ to Net_170
Aliasing \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__TRIGGER_net_15 to one
Aliasing tmpOE__TRIGGER_net_14 to one
Aliasing tmpOE__TRIGGER_net_13 to one
Aliasing tmpOE__TRIGGER_net_12 to one
Aliasing tmpOE__TRIGGER_net_11 to one
Aliasing tmpOE__TRIGGER_net_10 to one
Aliasing tmpOE__TRIGGER_net_9 to one
Aliasing tmpOE__TRIGGER_net_8 to one
Aliasing tmpOE__TRIGGER_net_7 to one
Aliasing tmpOE__TRIGGER_net_6 to one
Aliasing tmpOE__TRIGGER_net_5 to one
Aliasing tmpOE__TRIGGER_net_4 to one
Aliasing tmpOE__TRIGGER_net_3 to one
Aliasing tmpOE__TRIGGER_net_2 to one
Aliasing tmpOE__TRIGGER_net_1 to one
Aliasing tmpOE__TRIGGER_net_0 to one
Aliasing tmpOE__SPI_MISO_net_0 to one
Aliasing tmpOE__SPI_CS_net_0 to one
Aliasing \SPI:BSPIM:pol_supprt\ to Net_170
Aliasing \SPI:BSPIM:tx_status_3\ to \SPI:BSPIM:load_rx_data\
Aliasing \SPI:BSPIM:tx_status_6\ to Net_170
Aliasing \SPI:BSPIM:tx_status_5\ to Net_170
Aliasing \SPI:BSPIM:rx_status_3\ to Net_170
Aliasing \SPI:BSPIM:rx_status_2\ to Net_170
Aliasing \SPI:BSPIM:rx_status_1\ to Net_170
Aliasing \SPI:BSPIM:rx_status_0\ to Net_170
Aliasing \SPI:Net_289\ to Net_170
Aliasing tmpOE__SPI_MOSI_net_0 to one
Aliasing tmpOE__SPI_SCLK_net_0 to one
Aliasing tmpOE__DISP_RESET_net_0 to one
Aliasing tmpOE__SPI_CLK2_net_0 to one
Aliasing tmpOE__SPI_CLK3_net_0 to one
Aliasing \Quad:Cnt8:CounterUDB:ctrl_capmode_1\ to Net_170
Aliasing \Quad:Cnt8:CounterUDB:ctrl_capmode_0\ to Net_170
Aliasing \Quad:Cnt8:CounterUDB:capt_rising\ to Net_170
Aliasing \Quad:Cnt8:CounterUDB:underflow\ to \Quad:Cnt8:CounterUDB:status_1\
Aliasing \Quad:Cnt8:CounterUDB:tc_i\ to \Quad:Cnt8:CounterUDB:reload_tc\
Aliasing \Quad:bQuadDec:status_4\ to Net_170
Aliasing \Quad:bQuadDec:status_5\ to Net_170
Aliasing \Quad:bQuadDec:status_6\ to Net_170
Aliasing \Quad:Net_1229\ to one
Aliasing tmpOE__QUAD_A_net_0 to one
Aliasing tmpOE__QUAD_B_net_0 to one
Aliasing tmpOE__QUAD_SW_net_0 to one
Aliasing \UART_1:BUART:rx_break_status\\D\ to Net_170
Aliasing \ADC:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC:MODIN1_5\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC:MODIN1_4\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC:MODIN1_3\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC:MODIN1_2\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC:MODIN1_1\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC:MODIN1_0\
Aliasing \ADC:bSAR_SEQ:soc_reg\\D\ to Net_170
Aliasing \ADC:bSAR_SEQ:state_2\\D\ to Net_170
Aliasing \SPI:BSPIM:so_send_reg\\D\ to Net_170
Aliasing \SPI:BSPIM:mosi_pre_reg\\D\ to Net_170
Aliasing \SPI:BSPIM:dpcounter_one_reg\\D\ to \SPI:BSPIM:load_rx_data\
Aliasing \Quad:Cnt8:CounterUDB:prevCapture\\D\ to Net_170
Aliasing \Quad:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \Quad:Cnt8:CounterUDB:prevCompare\\D\
Aliasing Net_583D to Net_170
Aliasing Net_584D to Net_170
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[8] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[9] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[10] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[11] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[12] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[13] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[14] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[15] = Net_170[7]
Removing Rhs of wire Net_29[20] = \UART_1:BUART:tx_interrupt_out\[21]
Removing Rhs of wire Net_30[22] = \UART_1:BUART:rx_interrupt_out\[23]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[27] = \UART_1:BUART:tx_bitclk_dp\[64]
Removing Lhs of wire zero[28] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[74] = \UART_1:BUART:tx_counter_dp\[65]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[75] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[76] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[77] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[79] = \UART_1:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[81] = \UART_1:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[141] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[149] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[161]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[153] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[191]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[154] = \UART_1:BUART:sRX:s23Poll:MODIN3_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[155] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[156] = \UART_1:BUART:sRX:s23Poll:MODIN3_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[157] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[165] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[166] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[167] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[168] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[169] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[170] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[171] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[172] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[173] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[174] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[179] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[180] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[181] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[182] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[183] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[184] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[185] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[186] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[187] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[188] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[195] = Net_170[7]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[196] = \UART_1:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[198] = \UART_1:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[209] = \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\[258]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[213] = \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\[280]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\[214] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\[215] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\[216] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\[217] = \UART_1:BUART:sRX:MODIN6_6\[218]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_6\[218] = \UART_1:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\[219] = \UART_1:BUART:sRX:MODIN6_5\[220]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_5\[220] = \UART_1:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\[221] = \UART_1:BUART:sRX:MODIN6_4\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_4\[222] = \UART_1:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\[223] = \UART_1:BUART:sRX:MODIN6_3\[224]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_3\[224] = \UART_1:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\[225] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\[226] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\[227] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\[228] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\[230] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\[231] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\[232] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\[233] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\[234] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\[235] = \UART_1:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\[236] = \UART_1:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\[237] = \UART_1:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\[238] = \UART_1:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\[239] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\[240] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\[241] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\[242] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\[244] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\[245] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\[260] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\[261] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\[262] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\[263] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[264] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[265] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[267] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[268] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[269] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__Rx_1_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[296] = one[4]
Removing Lhs of wire tmpOE__Pin_LED_0_net_0[302] = one[4]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[312] = one[4]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[319] = one[4]
Removing Lhs of wire tmpOE__QUAD_PU_net_0[373] = one[4]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_enable\[378] = one[4]
Removing Lhs of wire \ADC:cmp_vv_vv_MODGEN_1\[380] = \ADC:MODULE_1:g1:a0:xeq\[721]
Removing Rhs of wire \ADC:clock\[381] = \ADC:Net_3874\[621]
Removing Rhs of wire \ADC:ch_addr_5\[383] = \ADC:bSAR_SEQ:count_5\[582]
Removing Rhs of wire \ADC:ch_addr_4\[385] = \ADC:bSAR_SEQ:count_4\[583]
Removing Rhs of wire \ADC:ch_addr_3\[387] = \ADC:bSAR_SEQ:count_3\[584]
Removing Rhs of wire \ADC:ch_addr_2\[389] = \ADC:bSAR_SEQ:count_2\[585]
Removing Rhs of wire \ADC:ch_addr_1\[391] = \ADC:bSAR_SEQ:count_1\[586]
Removing Rhs of wire \ADC:ch_addr_0\[393] = \ADC:bSAR_SEQ:count_0\[587]
Removing Lhs of wire \ADC:SAR:vp_ctl_0\[527] = Net_170[7]
Removing Lhs of wire \ADC:SAR:vp_ctl_2\[528] = Net_170[7]
Removing Lhs of wire \ADC:SAR:vn_ctl_1\[529] = Net_170[7]
Removing Lhs of wire \ADC:SAR:vn_ctl_3\[530] = Net_170[7]
Removing Lhs of wire \ADC:SAR:vp_ctl_1\[531] = Net_170[7]
Removing Lhs of wire \ADC:SAR:vp_ctl_3\[532] = Net_170[7]
Removing Lhs of wire \ADC:SAR:vn_ctl_0\[533] = Net_170[7]
Removing Lhs of wire \ADC:SAR:vn_ctl_2\[534] = Net_170[7]
Removing Lhs of wire \ADC:SAR:Net_188\[535] = \ADC:clock\[381]
Removing Rhs of wire \ADC:soc_out\[541] = \ADC:bSAR_SEQ:state_0\[605]
Removing Rhs of wire \ADC:bSAR_SEQ:enable\[572] = \ADC:bSAR_SEQ:control_0\[573]
Removing Rhs of wire \ADC:bSAR_SEQ:load_period\[574] = \ADC:bSAR_SEQ:control_1\[575]
Removing Rhs of wire \ADC:bSAR_SEQ:sw_soc\[576] = \ADC:bSAR_SEQ:control_2\[577]
Removing Lhs of wire \ADC:bSAR_SEQ:status_7\[588] = Net_170[7]
Removing Lhs of wire \ADC:bSAR_SEQ:status_6\[589] = Net_170[7]
Removing Lhs of wire \ADC:bSAR_SEQ:status_5\[590] = Net_170[7]
Removing Lhs of wire \ADC:bSAR_SEQ:status_4\[591] = Net_170[7]
Removing Lhs of wire \ADC:bSAR_SEQ:status_3\[592] = Net_170[7]
Removing Lhs of wire \ADC:bSAR_SEQ:status_2\[593] = Net_170[7]
Removing Lhs of wire \ADC:bSAR_SEQ:status_1\[594] = Net_170[7]
Removing Rhs of wire \ADC:bSAR_SEQ:status_0\[595] = \ADC:bSAR_SEQ:nrq_edge_detect_reg\[596]
Removing Rhs of wire Net_375[603] = \ADC:bSAR_SEQ:status_0\[595]
Removing Lhs of wire \ADC:bSAR_SEQ:soc_in\[604] = \ADC:bSAR_SEQ:sw_soc\[576]
Removing Lhs of wire \ADC:bSAR_SEQ:soc_edge_detect\[608] = Net_170[7]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_5\[632] = \ADC:MODIN1_5\[633]
Removing Lhs of wire \ADC:MODIN1_5\[633] = \ADC:ch_addr_5\[383]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_4\[634] = \ADC:MODIN1_4\[635]
Removing Lhs of wire \ADC:MODIN1_4\[635] = \ADC:ch_addr_4\[385]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_3\[636] = \ADC:MODIN1_3\[637]
Removing Lhs of wire \ADC:MODIN1_3\[637] = \ADC:ch_addr_3\[387]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_2\[638] = \ADC:MODIN1_2\[639]
Removing Lhs of wire \ADC:MODIN1_2\[639] = \ADC:ch_addr_2\[389]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_1\[640] = \ADC:MODIN1_1\[641]
Removing Lhs of wire \ADC:MODIN1_1\[641] = \ADC:ch_addr_1\[391]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_0\[642] = \ADC:MODIN1_0\[643]
Removing Lhs of wire \ADC:MODIN1_0\[643] = \ADC:ch_addr_0\[393]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_5\[644] = \ADC:MODIN2_5\[645]
Removing Lhs of wire \ADC:MODIN2_5\[645] = \ADC:AMuxHw_2_Decoder_old_id_5\[382]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_4\[646] = \ADC:MODIN2_4\[647]
Removing Lhs of wire \ADC:MODIN2_4\[647] = \ADC:AMuxHw_2_Decoder_old_id_4\[384]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_3\[648] = \ADC:MODIN2_3\[649]
Removing Lhs of wire \ADC:MODIN2_3\[649] = \ADC:AMuxHw_2_Decoder_old_id_3\[386]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_2\[650] = \ADC:MODIN2_2\[651]
Removing Lhs of wire \ADC:MODIN2_2\[651] = \ADC:AMuxHw_2_Decoder_old_id_2\[388]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_1\[652] = \ADC:MODIN2_1\[653]
Removing Lhs of wire \ADC:MODIN2_1\[653] = \ADC:AMuxHw_2_Decoder_old_id_1\[390]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_0\[654] = \ADC:MODIN2_0\[655]
Removing Lhs of wire \ADC:MODIN2_0\[655] = \ADC:AMuxHw_2_Decoder_old_id_0\[392]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_5\[656] = \ADC:ch_addr_5\[383]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_4\[657] = \ADC:ch_addr_4\[385]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_3\[658] = \ADC:ch_addr_3\[387]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_2\[659] = \ADC:ch_addr_2\[389]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_1\[660] = \ADC:ch_addr_1\[391]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_0\[661] = \ADC:ch_addr_0\[393]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_5\[662] = \ADC:AMuxHw_2_Decoder_old_id_5\[382]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_4\[663] = \ADC:AMuxHw_2_Decoder_old_id_4\[384]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_3\[664] = \ADC:AMuxHw_2_Decoder_old_id_3\[386]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_2\[665] = \ADC:AMuxHw_2_Decoder_old_id_2\[388]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_1\[666] = \ADC:AMuxHw_2_Decoder_old_id_1\[390]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_0\[667] = \ADC:AMuxHw_2_Decoder_old_id_0\[392]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_5\[668] = \ADC:ch_addr_5\[383]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_4\[669] = \ADC:ch_addr_4\[385]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_3\[670] = \ADC:ch_addr_3\[387]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_2\[671] = \ADC:ch_addr_2\[389]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_1\[672] = \ADC:ch_addr_1\[391]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_0\[673] = \ADC:ch_addr_0\[393]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_5\[674] = \ADC:AMuxHw_2_Decoder_old_id_5\[382]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_4\[675] = \ADC:AMuxHw_2_Decoder_old_id_4\[384]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_3\[676] = \ADC:AMuxHw_2_Decoder_old_id_3\[386]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_2\[677] = \ADC:AMuxHw_2_Decoder_old_id_2\[388]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_1\[678] = \ADC:AMuxHw_2_Decoder_old_id_1\[390]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_0\[679] = \ADC:AMuxHw_2_Decoder_old_id_0\[392]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\[686] = one[4]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:eq_0\[687] = \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\[685]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:eqi_0\[693] = \ADC:MODULE_1:g1:a0:gx:u0:eq_5\[692]
Removing Rhs of wire \ADC:MODULE_1:g1:a0:xeq\[721] = \ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\[694]
Removing Lhs of wire tmpOE__TRIGGER_net_15[733] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_14[734] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_13[735] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_12[736] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_11[737] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_10[738] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_9[739] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_8[740] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_7[741] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_6[742] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_5[743] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_4[744] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_3[745] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_2[746] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_1[747] = one[4]
Removing Lhs of wire tmpOE__TRIGGER_net_0[748] = one[4]
Removing Lhs of wire tmpOE__SPI_MISO_net_0[784] = one[4]
Removing Lhs of wire tmpOE__SPI_CS_net_0[790] = one[4]
Removing Rhs of wire \SPI:Net_276\[796] = \SPI:Net_288\[797]
Removing Rhs of wire \SPI:BSPIM:load_rx_data\[801] = \SPI:BSPIM:dpcounter_one\[802]
Removing Lhs of wire \SPI:BSPIM:pol_supprt\[803] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:miso_to_dp\[804] = \SPI:Net_244\[805]
Removing Lhs of wire \SPI:Net_244\[805] = Net_547[785]
Removing Rhs of wire Net_544[809] = \SPI:BSPIM:mosi_reg\[810]
Removing Rhs of wire \SPI:BSPIM:mosi_from_dp\[816] = \SPI:BSPIM:mosi_from_dpL\[929]
Removing Rhs of wire \SPI:BSPIM:tx_status_1\[831] = \SPI:BSPIM:dpMOSI_fifo_empty\[832]
Removing Rhs of wire \SPI:BSPIM:tx_status_2\[833] = \SPI:BSPIM:dpMOSI_fifo_not_full\[834]
Removing Lhs of wire \SPI:BSPIM:tx_status_3\[835] = \SPI:BSPIM:load_rx_data\[801]
Removing Rhs of wire \SPI:BSPIM:rx_status_4\[837] = \SPI:BSPIM:dpMISO_fifo_full\[838]
Removing Rhs of wire \SPI:BSPIM:rx_status_5\[839] = \SPI:BSPIM:dpMISO_fifo_not_empty\[840]
Removing Lhs of wire \SPI:BSPIM:tx_status_6\[842] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:tx_status_5\[843] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:rx_status_3\[844] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:rx_status_2\[845] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:rx_status_1\[846] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:rx_status_0\[847] = Net_170[7]
Removing Lhs of wire \SPI:Net_273\[857] = Net_170[7]
Removing Lhs of wire \SPI:Net_289\[946] = Net_170[7]
Removing Lhs of wire tmpOE__SPI_MOSI_net_0[948] = one[4]
Removing Lhs of wire tmpOE__SPI_SCLK_net_0[954] = one[4]
Removing Lhs of wire tmpOE__DISP_RESET_net_0[960] = one[4]
Removing Lhs of wire tmpOE__SPI_CLK2_net_0[966] = one[4]
Removing Lhs of wire tmpOE__SPI_CLK3_net_0[972] = one[4]
Removing Rhs of wire \Quad:Net_1276\[979] = \Quad:Cnt8:Net_49\[980]
Removing Rhs of wire \Quad:Net_1276\[979] = \Quad:Cnt8:CounterUDB:tc_reg_i\[1037]
Removing Lhs of wire \Quad:Cnt8:Net_89\[982] = \Quad:Net_1251\[983]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:ctrl_capmode_1\[993] = Net_170[7]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:ctrl_capmode_0\[994] = Net_170[7]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:ctrl_enable\[1006] = \Quad:Cnt8:CounterUDB:control_7\[998]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:capt_rising\[1008] = Net_170[7]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:capt_falling\[1009] = \Quad:Cnt8:CounterUDB:prevCapture\[1007]
Removing Rhs of wire \Quad:Net_1260\[1013] = \Quad:bQuadDec:state_2\[1103]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:final_enable\[1015] = \Quad:Cnt8:CounterUDB:control_7\[998]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:counter_enable\[1016] = \Quad:Cnt8:CounterUDB:control_7\[998]
Removing Rhs of wire \Quad:Cnt8:CounterUDB:status_0\[1017] = \Quad:Cnt8:CounterUDB:cmp_out_status\[1018]
Removing Rhs of wire \Quad:Cnt8:CounterUDB:status_1\[1019] = \Quad:Cnt8:CounterUDB:per_zero\[1020]
Removing Rhs of wire \Quad:Cnt8:CounterUDB:status_2\[1021] = \Quad:Cnt8:CounterUDB:overflow_status\[1022]
Removing Rhs of wire \Quad:Cnt8:CounterUDB:status_3\[1023] = \Quad:Cnt8:CounterUDB:underflow_status\[1024]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:status_4\[1025] = \Quad:Cnt8:CounterUDB:hwCapture\[1011]
Removing Rhs of wire \Quad:Cnt8:CounterUDB:status_5\[1026] = \Quad:Cnt8:CounterUDB:fifo_full\[1027]
Removing Rhs of wire \Quad:Cnt8:CounterUDB:status_6\[1028] = \Quad:Cnt8:CounterUDB:fifo_nempty\[1029]
Removing Rhs of wire \Quad:Cnt8:CounterUDB:overflow\[1031] = \Quad:Cnt8:CounterUDB:per_FF\[1032]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:underflow\[1033] = \Quad:Cnt8:CounterUDB:status_1\[1019]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:tc_i\[1036] = \Quad:Cnt8:CounterUDB:reload_tc\[1014]
Removing Rhs of wire \Quad:Cnt8:CounterUDB:cmp_out_i\[1038] = \Quad:Cnt8:CounterUDB:cmp_equal\[1039]
Removing Rhs of wire \Quad:Net_1269\[1042] = \Quad:Cnt8:CounterUDB:cmp_out_reg_i\[1041]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:dp_dir\[1046] = \Quad:Net_1251\[983]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:cs_addr_2\[1047] = \Quad:Net_1251\[983]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:cs_addr_1\[1048] = \Quad:Cnt8:CounterUDB:count_enable\[1045]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:cs_addr_0\[1049] = \Quad:Cnt8:CounterUDB:reload\[1012]
Removing Lhs of wire \Quad:Net_1290\[1078] = \Quad:Net_1276\[979]
Removing Lhs of wire \Quad:bQuadDec:index_filt\[1101] = \Quad:Net_1232\[1102]
Removing Lhs of wire \Quad:Net_1232\[1102] = one[4]
Removing Rhs of wire \Quad:bQuadDec:error\[1104] = \Quad:bQuadDec:state_3\[1105]
Removing Lhs of wire \Quad:bQuadDec:status_0\[1108] = \Quad:Net_530\[1109]
Removing Lhs of wire \Quad:bQuadDec:status_1\[1110] = \Quad:Net_611\[1111]
Removing Lhs of wire \Quad:bQuadDec:status_2\[1112] = \Quad:Net_1260\[1013]
Removing Lhs of wire \Quad:bQuadDec:status_3\[1113] = \Quad:bQuadDec:error\[1104]
Removing Lhs of wire \Quad:bQuadDec:status_4\[1114] = Net_170[7]
Removing Lhs of wire \Quad:bQuadDec:status_5\[1115] = Net_170[7]
Removing Lhs of wire \Quad:bQuadDec:status_6\[1116] = Net_170[7]
Removing Lhs of wire \Quad:Net_1229\[1121] = one[4]
Removing Lhs of wire \Quad:Net_1272\[1122] = \Quad:Net_1269\[1042]
Removing Lhs of wire tmpOE__QUAD_A_net_0[1126] = one[4]
Removing Lhs of wire tmpOE__QUAD_B_net_0[1131] = one[4]
Removing Lhs of wire tmpOE__QUAD_SW_net_0[1146] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1152] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1167] = \UART_1:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1176] = \UART_1:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1177] = Net_170[7]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_5\\D\[1181] = \ADC:ch_addr_5\[383]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_4\\D\[1182] = \ADC:ch_addr_4\[385]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_3\\D\[1183] = \ADC:ch_addr_3\[387]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_2\\D\[1184] = \ADC:ch_addr_2\[389]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_1\\D\[1185] = \ADC:ch_addr_1\[391]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_0\\D\[1186] = \ADC:ch_addr_0\[393]
Removing Lhs of wire \ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\[1251] = \ADC:bSAR_SEQ:nrq_edge_detect\[602]
Removing Lhs of wire \ADC:bSAR_SEQ:nrq_reg\\D\[1253] = \ADC:bSAR_SEQ:bus_clk_nrq_reg\[599]
Removing Lhs of wire \ADC:bSAR_SEQ:soc_reg\\D\[1255] = Net_170[7]
Removing Lhs of wire \ADC:bSAR_SEQ:soc_edge_detect_reg\\D\[1256] = Net_170[7]
Removing Lhs of wire \ADC:bSAR_SEQ:state_2\\D\[1257] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:so_send_reg\\D\[1260] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:mosi_pre_reg\\D\[1265] = Net_170[7]
Removing Lhs of wire \SPI:BSPIM:dpcounter_one_reg\\D\[1267] = \SPI:BSPIM:load_rx_data\[801]
Removing Lhs of wire \SPI:BSPIM:mosi_from_dp_reg\\D\[1268] = \SPI:BSPIM:mosi_from_dp\[816]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:prevCapture\\D\[1273] = Net_170[7]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:overflow_reg_i\\D\[1274] = \Quad:Cnt8:CounterUDB:overflow\[1031]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:underflow_reg_i\\D\[1275] = \Quad:Cnt8:CounterUDB:status_1\[1019]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:tc_reg_i\\D\[1276] = \Quad:Cnt8:CounterUDB:reload_tc\[1014]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:prevCompare\\D\[1277] = \Quad:Cnt8:CounterUDB:cmp_out_i\[1038]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:cmp_out_reg_i\\D\[1278] = \Quad:Cnt8:CounterUDB:cmp_out_i\[1038]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:count_stored_i\\D\[1279] = \Quad:Net_1203\[1044]
Removing Lhs of wire \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\\D\[1287] = Net_586[1139]
Removing Lhs of wire \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_1\\D\[1288] = \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\[1138]
Removing Lhs of wire Net_583D[1290] = Net_170[7]
Removing Lhs of wire Net_584D[1291] = Net_170[7]

------------------------------------------------------
Aliased 0 equations, 303 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_170' (cost = 0):
Net_170 <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC:ch_addr_4\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_4\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC:ch_addr_1\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_1\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\SPI:BSPIM:load_rx_data\' (cost = 1):
\SPI:BSPIM:load_rx_data\ <= ((not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_2\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\Quad:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\Quad:Cnt8:CounterUDB:capt_either_edge\ <= (\Quad:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Quad:Cnt8:CounterUDB:reload_tc\' (cost = 2):
\Quad:Cnt8:CounterUDB:reload_tc\ <= (\Quad:Cnt8:CounterUDB:status_1\
	OR \Quad:Cnt8:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Quad:bQuadDec:A_j\' (cost = 1):
\Quad:bQuadDec:A_j\ <= ((\Quad:bQuadDec:quad_A_delayed_0\ and \Quad:bQuadDec:quad_A_delayed_1\ and \Quad:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Quad:bQuadDec:A_k\' (cost = 3):
\Quad:bQuadDec:A_k\ <= ((not \Quad:bQuadDec:quad_A_delayed_0\ and not \Quad:bQuadDec:quad_A_delayed_1\ and not \Quad:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Quad:bQuadDec:B_j\' (cost = 1):
\Quad:bQuadDec:B_j\ <= ((\Quad:bQuadDec:quad_B_delayed_0\ and \Quad:bQuadDec:quad_B_delayed_1\ and \Quad:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Quad:bQuadDec:B_k\' (cost = 3):
\Quad:bQuadDec:B_k\ <= ((not \Quad:bQuadDec:quad_B_delayed_0\ and not \Quad:bQuadDec:quad_B_delayed_1\ and not \Quad:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Quad:Net_1151\' (cost = 0):
\Quad:Net_1151\ <= (not \Quad:Net_1251\);

Note:  Expanding virtual equation for '\Quad:Net_1287\' (cost = 0):
\Quad:Net_1287\ <= (not \Quad:Net_1269\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC:MODULE_1:g1:a0:xeq\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Quad:Net_1248\' (cost = 2):
\Quad:Net_1248\ <= ((not \Quad:Net_1269\ and \Quad:Net_1276\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_217 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_217 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_217 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_217 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_217 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Virtual signal \ADC:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC:AMuxHw_2_Decoder_is_active\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 63 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to Net_170
Aliasing \UART_1:BUART:rx_status_6\ to Net_170
Aliasing \Quad:Cnt8:CounterUDB:hwCapture\ to Net_170
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to Net_170
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to Net_170
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to Net_170
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[94] = \UART_1:BUART:rx_bitclk\[142]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[193] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[202] = Net_170[7]
Removing Lhs of wire \Quad:Cnt8:CounterUDB:hwCapture\[1011] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1159] = \UART_1:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1171] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1172] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1174] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1175] = \UART_1:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1180] = \UART_1:BUART:rx_parity_bit\[212]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_217 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_217 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\DrumInterface.cyprj -dcpsoc3 DrumInterface.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.755ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 20 June 2017 13:45:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Documents\GitHub\DrumInterface\DrumInterface.cydsn\DrumInterface.cyprj -d CY8C5888LTI-LP097 DrumInterface.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \ADC:bSAR_SEQ:soc_reg\ from registered to combinatorial
    Converted constant MacroCell: \ADC:bSAR_SEQ:soc_edge_detect_reg\ from registered to combinatorial
    Converted constant MacroCell: \ADC:bSAR_SEQ:state_2\ from registered to combinatorial
    Converted constant MacroCell: \SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \Quad:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: Net_583 from registered to combinatorial
    Converted constant MacroCell: Net_584 from registered to combinatorial
Assigning clock ADC_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_IntClock'. Fanout=73, Signal=\ADC:clock\
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'SPI_IntClock'. Fanout=1, Signal=\SPI:Net_276\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_575
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_581
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ADC:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC_IntClock, EnableOut: \ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Quad:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Quad:Cnt8:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Quad:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QUAD_DEBOUNCE:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 16 pin(s) will be assigned a location by the fitter: TRIGGER(0), TRIGGER(1), TRIGGER(2), TRIGGER(3), TRIGGER(4), TRIGGER(5), TRIGGER(6), TRIGGER(7), TRIGGER(8), TRIGGER(9), TRIGGER(10), TRIGGER(11), TRIGGER(12), TRIGGER(13), TRIGGER(14), TRIGGER(15)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Quad:Net_1269\, Duplicate of \Quad:Cnt8:CounterUDB:prevCompare\ 
    MacroCell: Name=\Quad:Net_1269\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Quad:Net_1269\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_217 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_213 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_0(0)__PA ,
            pad => Pin_LED_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = QUAD_PU(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_PU(0)__PA ,
            pad => QUAD_PU(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRIGGER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(0)__PA ,
            analog_term => Net_271 ,
            pad => TRIGGER(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_0\ );

    Pin : Name = TRIGGER(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(1)__PA ,
            analog_term => Net_272 ,
            pad => TRIGGER(1)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_1\ );

    Pin : Name = TRIGGER(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(2)__PA ,
            analog_term => Net_274 ,
            pad => TRIGGER(2)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_2\ );

    Pin : Name = TRIGGER(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(3)__PA ,
            analog_term => Net_275 ,
            pad => TRIGGER(3)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_3\ );

    Pin : Name = TRIGGER(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(4)__PA ,
            analog_term => Net_382 ,
            pad => TRIGGER(4)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_4\ );

    Pin : Name = TRIGGER(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(5)__PA ,
            analog_term => Net_384 ,
            pad => TRIGGER(5)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_5\ );

    Pin : Name = TRIGGER(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(6)__PA ,
            analog_term => Net_385 ,
            pad => TRIGGER(6)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_6\ );

    Pin : Name = TRIGGER(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(7)__PA ,
            analog_term => Net_387 ,
            pad => TRIGGER(7)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_7\ );

    Pin : Name = TRIGGER(8)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(8)__PA ,
            analog_term => Net_389 ,
            pad => TRIGGER(8)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_8\ );

    Pin : Name = TRIGGER(9)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(9)__PA ,
            analog_term => Net_390 ,
            pad => TRIGGER(9)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_9\ );

    Pin : Name = TRIGGER(10)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(10)__PA ,
            analog_term => Net_392 ,
            pad => TRIGGER(10)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_10\ );

    Pin : Name = TRIGGER(11)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(11)__PA ,
            analog_term => Net_394 ,
            pad => TRIGGER(11)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_11\ );

    Pin : Name = TRIGGER(12)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(12)__PA ,
            analog_term => Net_395 ,
            pad => TRIGGER(12)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_12\ );

    Pin : Name = TRIGGER(13)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(13)__PA ,
            analog_term => Net_397 ,
            pad => TRIGGER(13)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_13\ );

    Pin : Name = TRIGGER(14)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(14)__PA ,
            analog_term => Net_399 ,
            pad => TRIGGER(14)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_14\ );

    Pin : Name = TRIGGER(15)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER(15)__PA ,
            analog_term => Net_400 ,
            pad => TRIGGER(15)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_15\ );

    Pin : Name = SPI_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MISO(0)__PA ,
            fb => Net_547 ,
            pad => SPI_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_CS(0)__PA ,
            input => Net_546 ,
            pad => SPI_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MOSI(0)__PA ,
            input => Net_544 ,
            pad => SPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_SCLK(0)__PA ,
            input => Net_558 ,
            pad => SPI_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_RESET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_RESET(0)__PA ,
            pad => DISP_RESET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_CLK2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_CLK2(0)__PA ,
            input => Net_558 ,
            pad => SPI_CLK2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_CLK3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_CLK3(0)__PA ,
            input => Net_558 ,
            pad => SPI_CLK3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_A(0)__PA ,
            fb => Net_572 ,
            pad => QUAD_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_B(0)__PA ,
            fb => Net_573 ,
            pad => QUAD_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QUAD_SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_SW(0)__PA ,
            fb => Net_586 ,
            pad => QUAD_SW(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Quad:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Quad:Net_1251\ * !\Quad:Net_1260\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\
            + \Quad:Net_1251\ * !\Quad:Net_1260\ * \Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + \Quad:Net_1251\ * !\Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + \Quad:Net_1251\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * !\Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:bQuadDec:quad_A_filt\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:Net_1251_split\ (fanout=1)

    MacroCell: Name=Net_213, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_213 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * \ADC:ch_addr_5\
            + !\ADC:AMuxHw_2_Decoder_old_id_4\ * \ADC:ch_addr_4\
            + !\ADC:AMuxHw_2_Decoder_old_id_3\ * \ADC:ch_addr_3\
            + !\ADC:AMuxHw_2_Decoder_old_id_2\ * \ADC:ch_addr_2\
            + \ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_374 * !\ADC:bSAR_SEQ:load_period\
        );
        Output = \ADC:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Quad:Net_1260\ * !\Quad:Cnt8:CounterUDB:status_1\ * 
              !\Quad:Cnt8:CounterUDB:overflow\
        );
        Output = \Quad:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:cmp_out_i\ * 
              !\Quad:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Quad:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:overflow\ * 
              !\Quad:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \Quad:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:status_1\ * 
              !\Quad:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \Quad:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:control_7\ * 
              !\Quad:Cnt8:CounterUDB:count_stored_i\ * \Quad:Net_1203\
        );
        Output = \Quad:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Quad:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Net_1276\ * \Quad:Net_1251\ * 
              !\Quad:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Quad:Net_530\ (fanout=1)

    MacroCell: Name=\Quad:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Net_1276\ * !\Quad:Net_1251\ * 
              !\Quad:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Quad:Net_611\ (fanout=1)

    MacroCell: Name=\Quad:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_572
        );
        Output = \Quad:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Quad:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:bQuadDec:quad_A_delayed_0\
        );
        Output = \Quad:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Quad:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:bQuadDec:quad_A_delayed_1\
        );
        Output = \Quad:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Quad:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_573
        );
        Output = \Quad:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Quad:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:bQuadDec:quad_B_delayed_0\
        );
        Output = \Quad:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Quad:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:bQuadDec:quad_B_delayed_1\
        );
        Output = \Quad:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_5\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_4\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_3\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_2\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_1\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_375, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_375 (fanout=3)

    MacroCell: Name=\ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_375
            + \ADC:Net_3935\
        );
        Output = \ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\ADC:soc_out\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC:soc_out\ * \ADC:Net_3830\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:state_1\ * !\ADC:bSAR_SEQ:cnt_tc\
            + !\ADC:soc_out\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:sw_soc\ * !\ADC:bSAR_SEQ:state_1\
        );
        Output = \ADC:soc_out\ (fanout=3)

    MacroCell: Name=\ADC:bSAR_SEQ:state_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC:soc_out\ * !\ADC:Net_3830\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:state_1\
            + \ADC:soc_out\ * !\ADC:bSAR_SEQ:load_period\ * 
              !\ADC:bSAR_SEQ:state_1\
        );
        Output = \ADC:bSAR_SEQ:state_1\ (fanout=2)

    MacroCell: Name=Net_546, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_546 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + !Net_546 * \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !Net_546 * \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = Net_546 (fanout=2)

    MacroCell: Name=Net_544, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_544 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_544 (fanout=2)

    MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_558, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * Net_558
        );
        Output = Net_558 (fanout=4)

    MacroCell: Name=\Quad:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Quad:Net_1251\ * !\Quad:Net_1260\ * 
              !\Quad:bQuadDec:quad_A_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_0\
            + \Quad:Net_1251\ * !\Quad:Net_1260\ * 
              \Quad:bQuadDec:quad_A_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_0\
            + \Quad:Net_1251\ * !\Quad:Net_1260\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\
            + \Quad:Net_1251_split\
        );
        Output = \Quad:Net_1251\ (fanout=5)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:overflow\
        );
        Output = \Quad:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:status_1\
        );
        Output = \Quad:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Quad:Net_1276\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Quad:Cnt8:CounterUDB:status_1\ * 
              !\Quad:Cnt8:CounterUDB:overflow\
        );
        Output = \Quad:Net_1276\ (fanout=2)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Quad:Cnt8:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC:AMuxHw_2_Decoder_old_id_5\ * !\ADC:ch_addr_5\
            + \ADC:AMuxHw_2_Decoder_old_id_4\ * !\ADC:ch_addr_4\
            + \ADC:AMuxHw_2_Decoder_old_id_3\ * !\ADC:ch_addr_3\
            + \ADC:AMuxHw_2_Decoder_old_id_2\ * !\ADC:ch_addr_2\
            + !\ADC:AMuxHw_2_Decoder_old_id_1\ * \ADC:ch_addr_1\
            + \ADC:AMuxHw_2_Decoder_old_id_1\ * !\ADC:ch_addr_1\
            + !\ADC:AMuxHw_2_Decoder_old_id_0\ * \ADC:ch_addr_0\
            + \ADC:AMuxHw_2_Decoder_old_id_0\ * !\ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\Quad:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Net_1203\
        );
        Output = \Quad:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Quad:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Quad:Net_1260\ * \Quad:Net_1203\ * \Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * !\Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + !\Quad:bQuadDec:quad_A_filt\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:Net_1203\ (fanout=3)

    MacroCell: Name=\Quad:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Quad:bQuadDec:quad_A_delayed_0\ * 
              !\Quad:bQuadDec:quad_A_delayed_1\ * 
              !\Quad:bQuadDec:quad_A_delayed_2\ * \Quad:bQuadDec:quad_A_filt\
            + \Quad:bQuadDec:quad_A_delayed_0\ * 
              \Quad:bQuadDec:quad_A_delayed_1\ * 
              \Quad:bQuadDec:quad_A_delayed_2\ * !\Quad:bQuadDec:quad_A_filt\
        );
        Output = \Quad:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\Quad:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Quad:bQuadDec:quad_B_delayed_0\ * 
              !\Quad:bQuadDec:quad_B_delayed_1\ * 
              !\Quad:bQuadDec:quad_B_delayed_2\ * \Quad:bQuadDec:quad_B_filt\
            + \Quad:bQuadDec:quad_B_delayed_0\ * 
              \Quad:bQuadDec:quad_B_delayed_1\ * 
              \Quad:bQuadDec:quad_B_delayed_2\ * !\Quad:bQuadDec:quad_B_filt\
        );
        Output = \Quad:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\Quad:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Quad:Net_1260\ * !\Quad:bQuadDec:error\
            + !\Quad:Net_1260\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:Net_1260\ (fanout=10)

    MacroCell: Name=\Quad:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Quad:Net_1260\ * !\Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * !\Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + \Quad:bQuadDec:quad_A_filt\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\Quad:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:error\ * \Quad:bQuadDec:state_1\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + \Quad:bQuadDec:quad_A_filt\ * !\Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\Quad:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_B_filt\ * 
              \Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + !\Quad:bQuadDec:quad_A_filt\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_586
        );
        Output = \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\
        );
        Output = \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_585, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\ * 
              !\QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_585 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPI:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            cs_addr_2 => \SPI:BSPIM:state_2\ ,
            cs_addr_1 => \SPI:BSPIM:state_1\ ,
            cs_addr_0 => \SPI:BSPIM:state_0\ ,
            route_si => Net_547 ,
            f1_load => \SPI:BSPIM:load_rx_data\ ,
            chain_out => \SPI:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPI:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPI:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            cs_addr_2 => \SPI:BSPIM:state_2\ ,
            cs_addr_1 => \SPI:BSPIM:state_1\ ,
            cs_addr_0 => \SPI:BSPIM:state_0\ ,
            route_si => Net_547 ,
            f1_load => \SPI:BSPIM:load_rx_data\ ,
            so_comb => \SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ ,
            chain_in => \SPI:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000000001000000001111111111111111000000000010001100001000100000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPI:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\Quad:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_575 ,
            cs_addr_2 => \Quad:Net_1251\ ,
            cs_addr_1 => \Quad:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \Quad:Cnt8:CounterUDB:reload\ ,
            z0_comb => \Quad:Cnt8:CounterUDB:status_1\ ,
            f0_comb => \Quad:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \Quad:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Quad:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Quad:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC:clock\ ,
            status_0 => Net_375 ,
            clk_en => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_29 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_30 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_4 => \SPI:BSPIM:tx_status_4\ ,
            status_3 => \SPI:BSPIM:load_rx_data\ ,
            status_2 => \SPI:BSPIM:tx_status_2\ ,
            status_1 => \SPI:BSPIM:tx_status_1\ ,
            status_0 => \SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_6 => \SPI:BSPIM:rx_status_6\ ,
            status_5 => \SPI:BSPIM:rx_status_5\ ,
            status_4 => \SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Quad:Cnt8:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Quad:Net_1260\ ,
            clock => Net_575 ,
            status_6 => \Quad:Cnt8:CounterUDB:status_6\ ,
            status_5 => \Quad:Cnt8:CounterUDB:status_5\ ,
            status_3 => \Quad:Cnt8:CounterUDB:status_3\ ,
            status_2 => \Quad:Cnt8:CounterUDB:status_2\ ,
            status_1 => \Quad:Cnt8:CounterUDB:status_1\ ,
            status_0 => \Quad:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Quad:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_575 ,
            status_3 => \Quad:bQuadDec:error\ ,
            status_2 => \Quad:Net_1260\ ,
            status_1 => \Quad:Net_611\ ,
            status_0 => \Quad:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_217 ,
            out => Net_217_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\ADC:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC:nrq\ ,
            out => \ADC:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ADC:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC:clock\ ,
            control_7 => \ADC:bSAR_SEQ:control_7\ ,
            control_6 => \ADC:bSAR_SEQ:control_6\ ,
            control_5 => \ADC:bSAR_SEQ:control_5\ ,
            control_4 => \ADC:bSAR_SEQ:control_4\ ,
            control_3 => \ADC:bSAR_SEQ:control_3\ ,
            control_2 => \ADC:bSAR_SEQ:sw_soc\ ,
            control_1 => \ADC:bSAR_SEQ:load_period\ ,
            control_0 => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Quad:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_575 ,
            control_7 => \Quad:Cnt8:CounterUDB:control_7\ ,
            control_6 => \Quad:Cnt8:CounterUDB:control_6\ ,
            control_5 => \Quad:Cnt8:CounterUDB:control_5\ ,
            control_4 => \Quad:Cnt8:CounterUDB:control_4\ ,
            control_3 => \Quad:Cnt8:CounterUDB:control_3\ ,
            control_2 => \Quad:Cnt8:CounterUDB:control_2\ ,
            control_1 => \Quad:Cnt8:CounterUDB:control_1\ ,
            control_0 => \Quad:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ADC:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC:clock\ ,
            load => \ADC:bSAR_SEQ:load_period\ ,
            enable => \ADC:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC:bSAR_SEQ:count_6\ ,
            count_5 => \ADC:ch_addr_5\ ,
            count_4 => \ADC:ch_addr_4\ ,
            count_3 => \ADC:ch_addr_3\ ,
            count_2 => \ADC:ch_addr_2\ ,
            count_1 => \ADC:ch_addr_1\ ,
            count_0 => \ADC:ch_addr_0\ ,
            tc => \ADC:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

    count7cell: Name =\SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            enable => \SPI:BSPIM:cnt_enable\ ,
            count_6 => \SPI:BSPIM:count_6\ ,
            count_5 => \SPI:BSPIM:count_5\ ,
            count_4 => \SPI:BSPIM:count_4\ ,
            count_3 => \SPI:BSPIM:count_3\ ,
            count_2 => \SPI:BSPIM:count_2\ ,
            count_1 => \SPI:BSPIM:count_1\ ,
            count_0 => \SPI:BSPIM:count_0\ ,
            tc => \SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0010001"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC:TempBuf\
        PORT MAP (
            dmareq => \ADC:Net_3830\ ,
            termin => Net_170 ,
            termout => \ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC:FinalBuf\
        PORT MAP (
            dmareq => \ADC:Net_3698\ ,
            termin => Net_170 ,
            termout => \ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_UART1_TX_BYTE_COMPLETE
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =isr_UART1_RX_BYTE_RECEIVED
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_4\
        PORT MAP (
            interrupt => \USB:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_5\
        PORT MAP (
            interrupt => \USB:ep_int_5\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_375 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_QUAD_SW
        PORT MAP (
            interrupt => Net_585 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   14 :   18 :   32 : 43.75 %
IO                            :   35 :   13 :   48 : 72.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  145 :   47 :  192 : 75.52 %
  Unique P-terms              :  223 :  161 :  384 : 58.07 %
  Total P-terms               :  240 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.200ms
Tech Mapping phase: Elapsed time ==> 0s.324ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_402" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_404" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_405" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_407" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_409" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_410" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_412" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_414" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_415" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_417" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_419" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_420" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_422" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_424" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_425" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_427" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_429" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_430" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_432" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_434" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_435" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_437" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_439" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_440" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_442" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_444" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_445" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_447" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_449" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_450" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_452" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_454" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_455" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_456" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_457" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_458" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_459" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_460" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_461" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_462" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_463" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_464" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_465" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_466" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_467" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_468" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_469" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_470" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : DISP_RESET(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_LED_0(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : QUAD_A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : QUAD_B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : QUAD_PU(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : QUAD_SW(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SPI_CLK2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SPI_CLK3(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SPI_CS(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SPI_MISO(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SPI_MOSI(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SPI_SCLK(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
IO_2@[IOP=(1)][IoId=(2)] : TRIGGER(0)
IO_6@[IOP=(0)][IoId=(6)] : TRIGGER(1)
IO_7@[IOP=(2)][IoId=(7)] : TRIGGER(10)
IO_5@[IOP=(3)][IoId=(5)] : TRIGGER(11)
IO_0@[IOP=(15)][IoId=(0)] : TRIGGER(12)
IO_1@[IOP=(15)][IoId=(1)] : TRIGGER(13)
IO_3@[IOP=(2)][IoId=(3)] : TRIGGER(14)
IO_6@[IOP=(3)][IoId=(6)] : TRIGGER(15)
IO_5@[IOP=(15)][IoId=(5)] : TRIGGER(2)
IO_4@[IOP=(1)][IoId=(4)] : TRIGGER(3)
IO_6@[IOP=(2)][IoId=(6)] : TRIGGER(4)
IO_0@[IOP=(2)][IoId=(0)] : TRIGGER(5)
IO_5@[IOP=(1)][IoId=(5)] : TRIGGER(6)
IO_2@[IOP=(2)][IoId=(2)] : TRIGGER(7)
IO_7@[IOP=(3)][IoId=(7)] : TRIGGER(8)
IO_4@[IOP=(2)][IoId=(4)] : TRIGGER(9)
SAR[1]@[FFB(SAR,1)] : \ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:SAR:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USB:USB\
Log: apr.M0058: The analog placement iterative improvement is 48% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : DISP_RESET(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_LED_0(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : QUAD_A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : QUAD_B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : QUAD_PU(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : QUAD_SW(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SPI_CLK2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SPI_CLK3(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SPI_CS(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SPI_MISO(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SPI_MOSI(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SPI_SCLK(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
IO_1@[IOP=(15)][IoId=(1)] : TRIGGER(0)
IO_2@[IOP=(1)][IoId=(2)] : TRIGGER(1)
IO_4@[IOP=(3)][IoId=(4)] : TRIGGER(10)
IO_7@[IOP=(2)][IoId=(7)] : TRIGGER(11)
IO_0@[IOP=(0)][IoId=(0)] : TRIGGER(12)
IO_6@[IOP=(3)][IoId=(6)] : TRIGGER(13)
IO_3@[IOP=(2)][IoId=(3)] : TRIGGER(14)
IO_7@[IOP=(3)][IoId=(7)] : TRIGGER(15)
IO_2@[IOP=(2)][IoId=(2)] : TRIGGER(2)
IO_5@[IOP=(3)][IoId=(5)] : TRIGGER(3)
IO_6@[IOP=(2)][IoId=(6)] : TRIGGER(4)
IO_6@[IOP=(0)][IoId=(6)] : TRIGGER(5)
IO_5@[IOP=(1)][IoId=(5)] : TRIGGER(6)
IO_5@[IOP=(15)][IoId=(5)] : TRIGGER(7)
IO_6@[IOP=(1)][IoId=(6)] : TRIGGER(8)
IO_2@[IOP=(0)][IoId=(2)] : TRIGGER(9)
SAR[0]@[FFB(SAR,0)] : \ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:SAR:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USB:USB\

Analog Placement phase: Elapsed time ==> 20s.979ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.073ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_271 {
    p0_0
  }
  Net: Net_272 {
    p3_6
  }
  Net: Net_274 {
    p15_4
  }
  Net: Net_275 {
    p15_5
  }
  Net: Net_382 {
    p2_4
  }
  Net: Net_384 {
    p2_3
  }
  Net: Net_385 {
    p2_5
  }
  Net: Net_387 {
    p2_6
  }
  Net: Net_389 {
    p3_4
  }
  Net: Net_390 {
    p15_2
  }
  Net: Net_392 {
    p0_2
  }
  Net: Net_394 {
    p15_0
  }
  Net: Net_395 {
    p0_6
  }
  Net: Net_397 {
    p2_2
  }
  Net: Net_399 {
    p2_0
  }
  Net: Net_400 {
    p2_7
  }
  Net: Net_402 {
  }
  Net: Net_404 {
  }
  Net: Net_405 {
  }
  Net: Net_407 {
  }
  Net: Net_409 {
  }
  Net: Net_410 {
  }
  Net: Net_412 {
  }
  Net: Net_414 {
  }
  Net: Net_415 {
  }
  Net: Net_417 {
  }
  Net: Net_419 {
  }
  Net: Net_420 {
  }
  Net: Net_422 {
  }
  Net: Net_424 {
  }
  Net: Net_425 {
  }
  Net: Net_427 {
  }
  Net: Net_429 {
  }
  Net: Net_430 {
  }
  Net: Net_432 {
  }
  Net: Net_434 {
  }
  Net: Net_435 {
  }
  Net: Net_437 {
  }
  Net: Net_439 {
  }
  Net: Net_440 {
  }
  Net: Net_442 {
  }
  Net: Net_444 {
  }
  Net: Net_445 {
  }
  Net: Net_447 {
  }
  Net: Net_449 {
  }
  Net: Net_450 {
  }
  Net: Net_452 {
  }
  Net: Net_454 {
  }
  Net: Net_455 {
  }
  Net: Net_456 {
  }
  Net: Net_457 {
  }
  Net: Net_458 {
  }
  Net: Net_459 {
  }
  Net: Net_460 {
  }
  Net: Net_461 {
  }
  Net: Net_462 {
  }
  Net: Net_463 {
  }
  Net: Net_464 {
  }
  Net: Net_465 {
  }
  Net: Net_466 {
  }
  Net: Net_467 {
  }
  Net: Net_468 {
  }
  Net: Net_469 {
  }
  Net: Net_470 {
  }
  Net: \ADC:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:SAR:Net_209\ {
  }
  Net: \ADC:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::\ADC:AMuxHw_2\ {
    sar_0_vplus
    agl6_x_sar_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p15_2
    agl4_x_sar_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_4
    agl2_x_sar_0_vplus
    agl2
    agl2_x_p2_6
    agl1_x_sar_0_vplus
    agl1
    agl1_x_p2_5
    agl3_x_sar_0_vplus
    agl3
    agl3_x_p2_3
    agl0_x_sar_0_vplus
    agl0
    agl0_x_p2_4
    agl1_x_p15_5
    agl0_x_p15_4
    agl3_x_p2_7
    agl0_x_p2_0
    agl2_x_p2_2
    agl6_x_p0_6
    agr4_x_p15_0
    agl6_x_p0_2
    agr6_x_p3_6
    agl4_x_p0_0
    p15_2
    p3_4
    p2_6
    p2_5
    p2_3
    p2_4
    p15_5
    p15_4
    p2_7
    p2_0
    p2_2
    p0_6
    p15_0
    p0_2
    p3_6
    p0_0
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:SAR:Net_126\
  sar_0_vminus                                     -> \ADC:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:SAR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:SAR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:SAR:Net_235\
  sar_0_vref                                       -> \ADC:SAR:Net_235\
  sar_0_vplus                                      -> \ADC:Net_2803\
  p0_0                                             -> Net_271
  p3_6                                             -> Net_272
  p15_4                                            -> Net_274
  p15_5                                            -> Net_275
  p2_4                                             -> Net_382
  p2_3                                             -> Net_384
  p2_5                                             -> Net_385
  p2_6                                             -> Net_387
  p3_4                                             -> Net_389
  p15_2                                            -> Net_390
  p0_2                                             -> Net_392
  p15_0                                            -> Net_394
  p0_6                                             -> Net_395
  p2_2                                             -> Net_397
  p2_0                                             -> Net_399
  p2_7                                             -> Net_400
  agl6_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl6                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl6_x_agr6                                      -> AmuxNet::\ADC:AMuxHw_2\
  agr6                                             -> AmuxNet::\ADC:AMuxHw_2\
  agr6_x_p15_2                                     -> AmuxNet::\ADC:AMuxHw_2\
  agl4_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl4                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl4_x_agr4                                      -> AmuxNet::\ADC:AMuxHw_2\
  agr4                                             -> AmuxNet::\ADC:AMuxHw_2\
  agr4_x_p3_4                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl2_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl2                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl2_x_p2_6                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl1_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl1                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl1_x_p2_5                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl3_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl3                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl3_x_p2_3                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl0_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl0                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl0_x_p2_4                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl1_x_p15_5                                     -> AmuxNet::\ADC:AMuxHw_2\
  agl0_x_p15_4                                     -> AmuxNet::\ADC:AMuxHw_2\
  agl3_x_p2_7                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl0_x_p2_0                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl2_x_p2_2                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl6_x_p0_6                                      -> AmuxNet::\ADC:AMuxHw_2\
  agr4_x_p15_0                                     -> AmuxNet::\ADC:AMuxHw_2\
  agl6_x_p0_2                                      -> AmuxNet::\ADC:AMuxHw_2\
  agr6_x_p3_6                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl4_x_p0_0                                      -> AmuxNet::\ADC:AMuxHw_2\
}
Mux Info {
  Mux: \ADC:AMuxHw_2\ {
     Mouth: \ADC:Net_2803\
     Guts:  AmuxNet::\ADC:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_271
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_272
      Outer: agr6_x_p3_6
      Inner: __open__
      Path {
        p3_6
        agr6_x_p3_6
        agr6
        agl6_x_agr6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_274
      Outer: agl0_x_p15_4
      Inner: __open__
      Path {
        p15_4
        agl0_x_p15_4
        agl0
        agl0_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_275
      Outer: agl1_x_p15_5
      Inner: __open__
      Path {
        p15_5
        agl1_x_p15_5
        agl1
        agl1_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_382
      Outer: agl0_x_p2_4
      Inner: __open__
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_384
      Outer: agl3_x_p2_3
      Inner: __open__
      Path {
        p2_3
        agl3_x_p2_3
        agl3
        agl3_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_385
      Outer: agl1_x_p2_5
      Inner: __open__
      Path {
        p2_5
        agl1_x_p2_5
        agl1
        agl1_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 7 {
      Net:   Net_387
      Outer: agl2_x_p2_6
      Inner: __open__
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 8 {
      Net:   Net_389
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agl4_x_agr4
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 9 {
      Net:   Net_390
      Outer: agr6_x_p15_2
      Inner: __open__
      Path {
        p15_2
        agr6_x_p15_2
        agr6
        agl6_x_agr6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 10 {
      Net:   Net_392
      Outer: agl6_x_p0_2
      Inner: __open__
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 11 {
      Net:   Net_394
      Outer: agr4_x_p15_0
      Inner: __open__
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 12 {
      Net:   Net_395
      Outer: agl6_x_p0_6
      Inner: __open__
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 13 {
      Net:   Net_397
      Outer: agl2_x_p2_2
      Inner: __open__
      Path {
        p2_2
        agl2_x_p2_2
        agl2
        agl2_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 14 {
      Net:   Net_399
      Outer: agl0_x_p2_0
      Inner: __open__
      Path {
        p2_0
        agl0_x_p2_0
        agl0
        agl0_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 15 {
      Net:   Net_400
      Outer: agl3_x_p2_7
      Inner: __open__
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 16 {
      Net:   Net_402
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_404
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_405
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_407
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_409
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_410
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_412
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_414
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_415
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_417
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_419
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_420
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_422
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_424
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_425
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_427
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_429
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_430
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_432
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_434
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_435
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_437
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_439
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_440
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_442
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_444
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_445
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_447
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_449
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_450
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_452
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_454
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_455
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_456
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_457
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_458
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_459
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_460
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_461
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_462
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_463
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_464
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_465
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_466
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_467
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_468
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_469
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_470
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.242ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.08
                   Pterms :            4.81
               Macrocells :            3.02
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.227ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      13.29 :       6.04
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_213, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_213 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =\ADC:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC:nrq\ ,
        out => \ADC:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_375
            + \ADC:Net_3935\
        );
        Output = \ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ADC:soc_out\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC:soc_out\ * \ADC:Net_3830\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:state_1\ * !\ADC:bSAR_SEQ:cnt_tc\
            + !\ADC:soc_out\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:sw_soc\ * !\ADC:bSAR_SEQ:state_1\
        );
        Output = \ADC:soc_out\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:bSAR_SEQ:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC:soc_out\ * !\ADC:Net_3830\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:state_1\
            + \ADC:soc_out\ * !\ADC:bSAR_SEQ:load_period\ * 
              !\ADC:bSAR_SEQ:state_1\
        );
        Output = \ADC:bSAR_SEQ:state_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_375, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_375 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\ADC:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC:clock\ ,
        status_0 => Net_375 ,
        clk_en => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\ADC:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC:clock\ ,
        control_7 => \ADC:bSAR_SEQ:control_7\ ,
        control_6 => \ADC:bSAR_SEQ:control_6\ ,
        control_5 => \ADC:bSAR_SEQ:control_5\ ,
        control_4 => \ADC:bSAR_SEQ:control_4\ ,
        control_3 => \ADC:bSAR_SEQ:control_3\ ,
        control_2 => \ADC:bSAR_SEQ:sw_soc\ ,
        control_1 => \ADC:bSAR_SEQ:load_period\ ,
        control_0 => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        enable => \SPI:BSPIM:cnt_enable\ ,
        count_6 => \SPI:BSPIM:count_6\ ,
        count_5 => \SPI:BSPIM:count_5\ ,
        count_4 => \SPI:BSPIM:count_4\ ,
        count_3 => \SPI:BSPIM:count_3\ ,
        count_2 => \SPI:BSPIM:count_2\ ,
        count_1 => \SPI:BSPIM:count_1\ ,
        count_0 => \SPI:BSPIM:count_0\ ,
        tc => \SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0010001"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:status_1\
        );
        Output = \Quad:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Quad:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Quad:Net_1260\ * !\Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * !\Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + \Quad:bQuadDec:quad_A_filt\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Net_1203\
        );
        Output = \Quad:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:overflow\
        );
        Output = \Quad:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:control_7\ * 
              !\Quad:Cnt8:CounterUDB:count_stored_i\ * \Quad:Net_1203\
        );
        Output = \Quad:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_585, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\ * 
              !\QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_585 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\
        );
        Output = \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_586
        );
        Output = \QUAD_DEBOUNCE:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_29 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:overflow\ * 
              !\Quad:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \Quad:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        cs_addr_2 => \SPI:BSPIM:state_2\ ,
        cs_addr_1 => \SPI:BSPIM:state_1\ ,
        cs_addr_0 => \SPI:BSPIM:state_0\ ,
        route_si => Net_547 ,
        f1_load => \SPI:BSPIM:load_rx_data\ ,
        so_comb => \SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ ,
        chain_in => \SPI:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000000001000000001111111111111111000000000010001100001000100000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPI:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_6 => \SPI:BSPIM:rx_status_6\ ,
        status_5 => \SPI:BSPIM:rx_status_5\ ,
        status_4 => \SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=11, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_5\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_546, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_546 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + !Net_546 * \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !Net_546 * \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = Net_546 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_374 * !\ADC:bSAR_SEQ:load_period\
        );
        Output = \ADC:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_4 => \SPI:BSPIM:tx_status_4\ ,
        status_3 => \SPI:BSPIM:load_rx_data\ ,
        status_2 => \SPI:BSPIM:tx_status_2\ ,
        status_1 => \SPI:BSPIM:tx_status_1\ ,
        status_0 => \SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC:AMuxHw_2_Decoder_old_id_5\ * !\ADC:ch_addr_5\
            + \ADC:AMuxHw_2_Decoder_old_id_4\ * !\ADC:ch_addr_4\
            + \ADC:AMuxHw_2_Decoder_old_id_3\ * !\ADC:ch_addr_3\
            + \ADC:AMuxHw_2_Decoder_old_id_2\ * !\ADC:ch_addr_2\
            + !\ADC:AMuxHw_2_Decoder_old_id_1\ * \ADC:ch_addr_1\
            + \ADC:AMuxHw_2_Decoder_old_id_1\ * !\ADC:ch_addr_1\
            + !\ADC:AMuxHw_2_Decoder_old_id_0\ * \ADC:ch_addr_0\
            + \ADC:AMuxHw_2_Decoder_old_id_0\ * !\ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_1\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }
}

count7cell: Name =\ADC:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC:clock\ ,
        load => \ADC:bSAR_SEQ:load_period\ ,
        enable => \ADC:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC:bSAR_SEQ:count_6\ ,
        count_5 => \ADC:ch_addr_5\ ,
        count_4 => \ADC:ch_addr_4\ ,
        count_3 => \ADC:ch_addr_3\ ,
        count_2 => \ADC:ch_addr_2\ ,
        count_1 => \ADC:ch_addr_1\ ,
        count_0 => \ADC:ch_addr_0\ ,
        tc => \ADC:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:cmp_out_i\ * 
              !\Quad:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Quad:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_558, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * Net_558
        );
        Output = Net_558 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Quad:Net_1260\ * !\Quad:Cnt8:CounterUDB:status_1\ * 
              !\Quad:Cnt8:CounterUDB:overflow\
        );
        Output = \Quad:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Quad:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_575 ,
        cs_addr_2 => \Quad:Net_1251\ ,
        cs_addr_1 => \Quad:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \Quad:Cnt8:CounterUDB:reload\ ,
        z0_comb => \Quad:Cnt8:CounterUDB:status_1\ ,
        f0_comb => \Quad:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \Quad:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Quad:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Quad:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Quad:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_575 ,
        control_7 => \Quad:Cnt8:CounterUDB:control_7\ ,
        control_6 => \Quad:Cnt8:CounterUDB:control_6\ ,
        control_5 => \Quad:Cnt8:CounterUDB:control_5\ ,
        control_4 => \Quad:Cnt8:CounterUDB:control_4\ ,
        control_3 => \Quad:Cnt8:CounterUDB:control_3\ ,
        control_2 => \Quad:Cnt8:CounterUDB:control_2\ ,
        control_1 => \Quad:Cnt8:CounterUDB:control_1\ ,
        control_0 => \Quad:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Quad:Net_1203\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Quad:Net_1260\ * \Quad:Net_1203\ * \Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * !\Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + !\Quad:bQuadDec:quad_A_filt\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Quad:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_B_filt\ * 
              \Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + !\Quad:bQuadDec:quad_A_filt\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Quad:Net_1276\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Quad:Cnt8:CounterUDB:status_1\ * 
              !\Quad:Cnt8:CounterUDB:overflow\
        );
        Output = \Quad:Net_1276\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Quad:Net_1251\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Quad:Net_1251\ * !\Quad:Net_1260\ * 
              !\Quad:bQuadDec:quad_A_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_0\
            + \Quad:Net_1251\ * !\Quad:Net_1260\ * 
              \Quad:bQuadDec:quad_A_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_0\
            + \Quad:Net_1251\ * !\Quad:Net_1260\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\
            + \Quad:Net_1251_split\
        );
        Output = \Quad:Net_1251\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Quad:Cnt8:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\Quad:Cnt8:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Quad:Net_1260\ ,
        clock => Net_575 ,
        status_6 => \Quad:Cnt8:CounterUDB:status_6\ ,
        status_5 => \Quad:Cnt8:CounterUDB:status_5\ ,
        status_3 => \Quad:Cnt8:CounterUDB:status_3\ ,
        status_2 => \Quad:Cnt8:CounterUDB:status_2\ ,
        status_1 => \Quad:Cnt8:CounterUDB:status_1\ ,
        status_0 => \Quad:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Quad:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Cnt8:CounterUDB:status_1\ * 
              !\Quad:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \Quad:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        cs_addr_2 => \SPI:BSPIM:state_2\ ,
        cs_addr_1 => \SPI:BSPIM:state_1\ ,
        cs_addr_0 => \SPI:BSPIM:state_0\ ,
        route_si => Net_547 ,
        f1_load => \SPI:BSPIM:load_rx_data\ ,
        chain_out => \SPI:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPI:BSPIM:sR16:Dp:u1\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_544, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_544 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_544 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_30 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_2\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_4\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_217 ,
        out => Net_217_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * \ADC:ch_addr_5\
            + !\ADC:AMuxHw_2_Decoder_old_id_4\ * \ADC:ch_addr_4\
            + !\ADC:AMuxHw_2_Decoder_old_id_3\ * \ADC:ch_addr_3\
            + !\ADC:AMuxHw_2_Decoder_old_id_2\ * \ADC:ch_addr_2\
            + \ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Quad:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:error\ * \Quad:bQuadDec:state_1\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + \Quad:bQuadDec:quad_A_filt\ * !\Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Quad:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_575 ,
        status_3 => \Quad:bQuadDec:error\ ,
        status_2 => \Quad:Net_1260\ ,
        status_1 => \Quad:Net_611\ ,
        status_0 => \Quad:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Quad:Net_611\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Net_1276\ * !\Quad:Net_1251\ * 
              !\Quad:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Quad:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Quad:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:bQuadDec:quad_A_delayed_1\
        );
        Output = \Quad:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Quad:Net_1260\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Quad:Net_1260\ * !\Quad:bQuadDec:error\
            + !\Quad:Net_1260\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Quad:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Quad:Net_1251\ * !\Quad:Net_1260\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\
            + \Quad:Net_1251\ * !\Quad:Net_1260\ * \Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + \Quad:Net_1251\ * !\Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + \Quad:Net_1251\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * !\Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * !\Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              !\Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              \Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:Net_1260\ * \Quad:bQuadDec:quad_A_filt\ * 
              \Quad:bQuadDec:quad_B_filt\ * !\Quad:bQuadDec:error\ * 
              !\Quad:bQuadDec:state_1\ * \Quad:bQuadDec:state_0\
            + !\Quad:bQuadDec:quad_A_filt\ * \Quad:bQuadDec:quad_B_filt\ * 
              !\Quad:bQuadDec:error\ * !\Quad:bQuadDec:state_1\ * 
              !\Quad:bQuadDec:state_0\
        );
        Output = \Quad:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Quad:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Quad:bQuadDec:quad_A_delayed_0\ * 
              !\Quad:bQuadDec:quad_A_delayed_1\ * 
              !\Quad:bQuadDec:quad_A_delayed_2\ * \Quad:bQuadDec:quad_A_filt\
            + \Quad:bQuadDec:quad_A_delayed_0\ * 
              \Quad:bQuadDec:quad_A_delayed_1\ * 
              \Quad:bQuadDec:quad_A_delayed_2\ * !\Quad:bQuadDec:quad_A_filt\
        );
        Output = \Quad:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Quad:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:bQuadDec:quad_A_delayed_0\
        );
        Output = \Quad:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Quad:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Quad:bQuadDec:quad_B_delayed_0\ * 
              !\Quad:bQuadDec:quad_B_delayed_1\ * 
              !\Quad:bQuadDec:quad_B_delayed_2\ * \Quad:bQuadDec:quad_B_filt\
            + \Quad:bQuadDec:quad_B_delayed_0\ * 
              \Quad:bQuadDec:quad_B_delayed_1\ * 
              \Quad:bQuadDec:quad_B_delayed_2\ * !\Quad:bQuadDec:quad_B_filt\
        );
        Output = \Quad:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Quad:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:bQuadDec:quad_B_delayed_0\
        );
        Output = \Quad:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Quad:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:bQuadDec:quad_B_delayed_1\
        );
        Output = \Quad:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Quad:Net_530\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Quad:Net_1276\ * \Quad:Net_1251\ * 
              !\Quad:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Quad:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_3\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Quad:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_572
        );
        Output = \Quad:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Quad:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_575) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_573
        );
        Output = \Quad:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_375 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USB:ep_4\
        PORT MAP (
            interrupt => \USB:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USB:ep_5\
        PORT MAP (
            interrupt => \USB:ep_int_5\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_QUAD_SW
        PORT MAP (
            interrupt => Net_585 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_UART1_RX_BYTE_RECEIVED
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_UART1_TX_BYTE_COMPLETE
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC:FinalBuf\
        PORT MAP (
            dmareq => \ADC:Net_3698\ ,
            termin => Net_170 ,
            termout => \ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC:TempBuf\
        PORT MAP (
            dmareq => \ADC:Net_3830\ ,
            termin => Net_170 ,
            termout => \ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = TRIGGER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(0)__PA ,
        analog_term => Net_271 ,
        pad => TRIGGER(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SPI_CLK2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_CLK2(0)__PA ,
        input => Net_558 ,
        pad => SPI_CLK2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TRIGGER(10)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(10)__PA ,
        analog_term => Net_392 ,
        pad => TRIGGER(10)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_10\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SPI_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_SCLK(0)__PA ,
        input => Net_558 ,
        pad => SPI_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MOSI(0)__PA ,
        input => Net_544 ,
        pad => SPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SPI_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_CS(0)__PA ,
        input => Net_546 ,
        pad => SPI_CS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TRIGGER(12)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(12)__PA ,
        analog_term => Net_395 ,
        pad => TRIGGER(12)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_12\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DISP_RESET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_RESET(0)__PA ,
        pad => DISP_RESET(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = TRIGGER(14)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(14)__PA ,
        analog_term => Net_399 ,
        pad => TRIGGER(14)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_14\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_LED_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_0(0)__PA ,
        pad => Pin_LED_0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TRIGGER(13)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(13)__PA ,
        analog_term => Net_397 ,
        pad => TRIGGER(13)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_13\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TRIGGER(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(5)__PA ,
        analog_term => Net_384 ,
        pad => TRIGGER(5)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_5\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TRIGGER(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(4)__PA ,
        analog_term => Net_382 ,
        pad => TRIGGER(4)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_4\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TRIGGER(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(6)__PA ,
        analog_term => Net_385 ,
        pad => TRIGGER(6)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_6\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TRIGGER(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(7)__PA ,
        analog_term => Net_387 ,
        pad => TRIGGER(7)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_7\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TRIGGER(15)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(15)__PA ,
        analog_term => Net_400 ,
        pad => TRIGGER(15)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_15\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = QUAD_PU(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_PU(0)__PA ,
        pad => QUAD_PU(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = QUAD_SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_SW(0)__PA ,
        fb => Net_586 ,
        pad => QUAD_SW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = QUAD_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_B(0)__PA ,
        fb => Net_573 ,
        pad => QUAD_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = QUAD_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_A(0)__PA ,
        fb => Net_572 ,
        pad => QUAD_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TRIGGER(8)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(8)__PA ,
        analog_term => Net_389 ,
        pad => TRIGGER(8)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_8\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TRIGGER(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(1)__PA ,
        analog_term => Net_272 ,
        pad => TRIGGER(1)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = SPI_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MISO(0)__PA ,
        fb => Net_547 ,
        pad => SPI_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SPI_CLK3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_CLK3(0)__PA ,
        input => Net_558 ,
        pad => SPI_CLK3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_217 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_213 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => Net_170 ,
            out_clock_en => one ,
            out_reset => Net_170 ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = TRIGGER(11)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(11)__PA ,
        analog_term => Net_394 ,
        pad => TRIGGER(11)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_11\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TRIGGER(9)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(9)__PA ,
        analog_term => Net_390 ,
        pad => TRIGGER(9)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_9\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TRIGGER(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(2)__PA ,
        analog_term => Net_274 ,
        pad => TRIGGER(2)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TRIGGER(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER(3)__PA ,
        analog_term => Net_275 ,
        pad => TRIGGER(3)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_3\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:clock\ ,
            dclk_0 => \ADC:clock_local\ ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => \SPI:Net_276\ ,
            dclk_2 => \SPI:Net_276_local\ ,
            dclk_glb_3 => Net_575 ,
            dclk_3 => Net_575_local ,
            dclk_glb_4 => Net_581 ,
            dclk_4 => Net_581_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_263 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC:Net_2803\ ,
            vminus => \ADC:SAR:Net_126\ ,
            ext_pin => \ADC:SAR:Net_209\ ,
            vrefhi_out => \ADC:SAR:Net_126\ ,
            vref => \ADC:SAR:Net_235\ ,
            clk_udb => \ADC:clock_local\ ,
            sof_udb => \ADC:soc_out\ ,
            irq => \ADC:SAR:Net_252\ ,
            next => Net_374 ,
            data_out_udb_11 => \ADC:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC:SAR:Net_207_0\ ,
            eof_udb => \ADC:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_470 ,
            muxin_62 => Net_469 ,
            muxin_61 => Net_468 ,
            muxin_60 => Net_467 ,
            muxin_59 => Net_466 ,
            muxin_58 => Net_465 ,
            muxin_57 => Net_464 ,
            muxin_56 => Net_463 ,
            muxin_55 => Net_462 ,
            muxin_54 => Net_461 ,
            muxin_53 => Net_460 ,
            muxin_52 => Net_459 ,
            muxin_51 => Net_458 ,
            muxin_50 => Net_457 ,
            muxin_49 => Net_456 ,
            muxin_48 => Net_455 ,
            muxin_47 => Net_454 ,
            muxin_46 => Net_452 ,
            muxin_45 => Net_450 ,
            muxin_44 => Net_449 ,
            muxin_43 => Net_447 ,
            muxin_42 => Net_445 ,
            muxin_41 => Net_444 ,
            muxin_40 => Net_442 ,
            muxin_39 => Net_440 ,
            muxin_38 => Net_439 ,
            muxin_37 => Net_437 ,
            muxin_36 => Net_435 ,
            muxin_35 => Net_434 ,
            muxin_34 => Net_432 ,
            muxin_33 => Net_430 ,
            muxin_32 => Net_429 ,
            muxin_31 => Net_427 ,
            muxin_30 => Net_425 ,
            muxin_29 => Net_424 ,
            muxin_28 => Net_422 ,
            muxin_27 => Net_420 ,
            muxin_26 => Net_419 ,
            muxin_25 => Net_417 ,
            muxin_24 => Net_415 ,
            muxin_23 => Net_414 ,
            muxin_22 => Net_412 ,
            muxin_21 => Net_410 ,
            muxin_20 => Net_409 ,
            muxin_19 => Net_407 ,
            muxin_18 => Net_405 ,
            muxin_17 => Net_404 ,
            muxin_16 => Net_402 ,
            muxin_15 => Net_400 ,
            muxin_14 => Net_399 ,
            muxin_13 => Net_397 ,
            muxin_12 => Net_395 ,
            muxin_11 => Net_394 ,
            muxin_10 => Net_392 ,
            muxin_9 => Net_390 ,
            muxin_8 => Net_389 ,
            muxin_7 => Net_387 ,
            muxin_6 => Net_385 ,
            muxin_5 => Net_384 ,
            muxin_4 => Net_382 ,
            muxin_3 => Net_275 ,
            muxin_2 => Net_274 ,
            muxin_1 => Net_272 ,
            muxin_0 => Net_271 ,
            hw_ctrl_en_63 => \ADC:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC:AMuxHw_2_Decoder_one_hot_16\ ,
            vout => \ADC:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------------
   0 |   0 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_271)
     |   1 |     * |      NONE |         CMOS_OUT |   SPI_CLK2(0) | In(Net_558)
     |   2 |       |      NONE |    RES_PULL_DOWN |   TRIGGER(10) | In(\ADC:AMuxHw_2_Decoder_one_hot_10\), Analog(Net_392)
     |   3 |     * |      NONE |         CMOS_OUT |   SPI_SCLK(0) | In(Net_558)
     |   4 |     * |      NONE |         CMOS_OUT |   SPI_MOSI(0) | In(Net_544)
     |   5 |     * |      NONE |         CMOS_OUT |     SPI_CS(0) | In(Net_546)
     |   6 |       |      NONE |    RES_PULL_DOWN |   TRIGGER(12) | In(\ADC:AMuxHw_2_Decoder_one_hot_12\), Analog(Net_395)
     |   7 |     * |      NONE |         CMOS_OUT | DISP_RESET(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------------
   2 |   0 |       |      NONE |    RES_PULL_DOWN |   TRIGGER(14) | In(\ADC:AMuxHw_2_Decoder_one_hot_14\), Analog(Net_399)
     |   1 |     * |      NONE |         CMOS_OUT |  Pin_LED_0(0) | 
     |   2 |       |      NONE |    RES_PULL_DOWN |   TRIGGER(13) | In(\ADC:AMuxHw_2_Decoder_one_hot_13\), Analog(Net_397)
     |   3 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(5) | In(\ADC:AMuxHw_2_Decoder_one_hot_5\), Analog(Net_384)
     |   4 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(4) | In(\ADC:AMuxHw_2_Decoder_one_hot_4\), Analog(Net_382)
     |   5 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(6) | In(\ADC:AMuxHw_2_Decoder_one_hot_6\), Analog(Net_385)
     |   6 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(7) | In(\ADC:AMuxHw_2_Decoder_one_hot_7\), Analog(Net_387)
     |   7 |       |      NONE |    RES_PULL_DOWN |   TRIGGER(15) | In(\ADC:AMuxHw_2_Decoder_one_hot_15\), Analog(Net_400)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |    QUAD_PU(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |    QUAD_SW(0) | FB(Net_586)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     QUAD_B(0) | FB(Net_573)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     QUAD_A(0) | FB(Net_572)
     |   4 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(8) | In(\ADC:AMuxHw_2_Decoder_one_hot_8\), Analog(Net_389)
     |   6 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(1) | In(\ADC:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_272)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |   SPI_MISO(0) | FB(Net_547)
     |   4 |     * |      NONE |         CMOS_OUT |   SPI_CLK3(0) | In(Net_558)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       Rx_1(0) | FB(Net_217)
     |   7 |     * |      NONE |         CMOS_OUT |       Tx_1(0) | In(Net_213)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------------------
  15 |   0 |       |      NONE |    RES_PULL_DOWN |   TRIGGER(11) | In(\ADC:AMuxHw_2_Decoder_one_hot_11\), Analog(Net_394)
     |   2 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(9) | In(\ADC:AMuxHw_2_Decoder_one_hot_9\), Analog(Net_390)
     |   4 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(2) | In(\ADC:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_274)
     |   5 |       |      NONE |    RES_PULL_DOWN |    TRIGGER(3) | In(\ADC:AMuxHw_2_Decoder_one_hot_3\), Analog(Net_275)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USB:Dm(0)\ | Analog(\USB:Net_597\)
--------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 5s.937ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DrumInterface_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.985ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.382ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 35s.387ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 35s.389ms
API generation phase: Elapsed time ==> 2s.600ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.003ms
