\hypertarget{classregister__of__displacement_1_1simple}{}\section{simple Architecture Reference}
\label{classregister__of__displacement_1_1simple}\index{simple@{simple}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classregister__of__displacement_1_1simple_a6a77de314fb002b2bd01c3801d4f7b02}{combinacional}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{C\+T\+R\+L}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{classregister__of__displacement_1_1simple_a5930cb4bd4c722ccf255f97959db7c6c}{Qp}} \textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{Rx}\textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{classregister__of__displacement_1_1simple_aca20da2441863d4ca120eaf8891575c9}{secuencial}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{R\+S\+T}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{C\+L\+K}\textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classregister__of__displacement_1_1simple_abbd7ea6ffd0b7c1c791c633073814234}{Qn} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classregister__of__displacement_1_1simple_a5930cb4bd4c722ccf255f97959db7c6c}{Qp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Function Documentation}
\hypertarget{classregister__of__displacement_1_1simple_a6a77de314fb002b2bd01c3801d4f7b02}{}\index{register\+\_\+of\+\_\+displacement\+::simple@{register\+\_\+of\+\_\+displacement\+::simple}!combinacional@{combinacional}}
\index{combinacional@{combinacional}!register\+\_\+of\+\_\+displacement\+::simple@{register\+\_\+of\+\_\+displacement\+::simple}}
\subsubsection[{combinacional}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} combinacional(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{C\+T\+R\+L}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf Qp}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{Rx}\textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classregister__of__displacement_1_1simple_a6a77de314fb002b2bd01c3801d4f7b02}
\hypertarget{classregister__of__displacement_1_1simple_aca20da2441863d4ca120eaf8891575c9}{}\index{register\+\_\+of\+\_\+displacement\+::simple@{register\+\_\+of\+\_\+displacement\+::simple}!secuencial@{secuencial}}
\index{secuencial@{secuencial}!register\+\_\+of\+\_\+displacement\+::simple@{register\+\_\+of\+\_\+displacement\+::simple}}
\subsubsection[{secuencial}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} secuencial(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{R\+S\+T}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{C\+L\+K}\textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classregister__of__displacement_1_1simple_aca20da2441863d4ca120eaf8891575c9}


\subsection{Member Data Documentation}
\hypertarget{classregister__of__displacement_1_1simple_abbd7ea6ffd0b7c1c791c633073814234}{}\index{register\+\_\+of\+\_\+displacement\+::simple@{register\+\_\+of\+\_\+displacement\+::simple}!Qn@{Qn}}
\index{Qn@{Qn}!register\+\_\+of\+\_\+displacement\+::simple@{register\+\_\+of\+\_\+displacement\+::simple}}
\subsubsection[{Qn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Qn} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classregister__of__displacement_1_1simple_abbd7ea6ffd0b7c1c791c633073814234}
\hypertarget{classregister__of__displacement_1_1simple_a5930cb4bd4c722ccf255f97959db7c6c}{}\index{register\+\_\+of\+\_\+displacement\+::simple@{register\+\_\+of\+\_\+displacement\+::simple}!Qp@{Qp}}
\index{Qp@{Qp}!register\+\_\+of\+\_\+displacement\+::simple@{register\+\_\+of\+\_\+displacement\+::simple}}
\subsubsection[{Qp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Qp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classregister__of__displacement_1_1simple_a5930cb4bd4c722ccf255f97959db7c6c}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Read\+\_\+\+D\+E\+P\+R\+E\+C\+A\+T\+E\+D/\hyperlink{register__of__displacement_8vhd}{register\+\_\+of\+\_\+displacement.\+vhd}\end{DoxyCompactItemize}
