# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/ALU.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/ALU_Ctrl.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/Adder.v" \
"../../../../Lab3.srcs/sources_1/imports/code/Data_Memory.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/Decoder.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/Instr_Memory.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/MUX_2to1.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/ProgramCounter.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/Reg_File.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/Shift_Left_Two_32.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/Sign_Extend.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/Simple_Single_CPU.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/adv_instr.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/adv_instr_sel.v" \
"../../../../Lab3.srcs/sources_1/imports/lab2_2/branch_sel.v" \
"../../../../Lab3.srcs/sim_1/imports/code/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
