Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramFiles/XILINX/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f808ef259854b5c85aa70d189b8aaca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ram_ce_o' [C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/openmips_min_sopc.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_ce_o' [C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.srcs/sources_1/new/openmips.v:376]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
