// Seed: 1510443949
module module_0;
  wire id_1;
  assign module_1._id_9 = 0;
endmodule
program module_1 #(
    parameter id_13 = 32'd45,
    parameter id_9  = 32'd81
) (
    output tri0  id_0,
    input  tri   id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  wor   id_4,
    output uwire id_5,
    input  tri   id_6,
    input  tri   id_7,
    output logic id_8,
    input  tri0  _id_9,
    input  uwire id_10
);
  logic [7:0] id_12, _id_13;
  wire id_14, id_15, id_16;
  assign id_13 = id_4;
  initial begin : LABEL_0
    begin : LABEL_1
      id_12[id_13.id_9] <= -1;
      id_8 = id_12;
    end
  end
  module_0 modCall_1 ();
endprogram
