vendor_name = ModelSim
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.qip
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.qip
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.qip
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/test/alteratest/minitop_tb.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/clk_gen.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_sprom.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_dpram.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_dcm.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/include/stddef.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/include/nettype.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/include/global_config.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_tx.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_rx.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_ctrl.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/include/uart.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/timer/rtl/timer.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/timer/include/timer.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/rtl/rom.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/include/rom.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/gpio/rtl/gpio.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/gpio/include/gpio.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/spm.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_stage.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_reg.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_ctrl.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_stage.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_reg.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_stage.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_reg.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/gpr.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_stage.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_reg.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/decoder.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ctrl.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/bus_if.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/alu.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/include/spm.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/include/isa.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/include/cpu.h
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_slave_mux.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_master_mux.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_arbiter.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_addr_dec.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/include/bus.h
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altera_dcm_altpll.v
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altsyncram_h2e2.tdf
source_file = 1, C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altsyncram_dtb1.tdf
source_file = 1, /users/zylinux/documents/github/computerv8/azpr_rtl/altera/minitop.mif
design_name = chip_top
instance = comp, \uart_tx~output , uart_tx~output, chip_top, 1
instance = comp, \gpio_out[0]~output , gpio_out[0]~output, chip_top, 1
instance = comp, \gpio_out[1]~output , gpio_out[1]~output, chip_top, 1
instance = comp, \gpio_out[2]~output , gpio_out[2]~output, chip_top, 1
instance = comp, \gpio_out[3]~output , gpio_out[3]~output, chip_top, 1
instance = comp, \gpio_out[4]~output , gpio_out[4]~output, chip_top, 1
instance = comp, \gpio_out[5]~output , gpio_out[5]~output, chip_top, 1
instance = comp, \gpio_out[6]~output , gpio_out[6]~output, chip_top, 1
instance = comp, \gpio_out[7]~output , gpio_out[7]~output, chip_top, 1
instance = comp, \gpio_out[8]~output , gpio_out[8]~output, chip_top, 1
instance = comp, \gpio_out[9]~output , gpio_out[9]~output, chip_top, 1
instance = comp, \gpio_out[10]~output , gpio_out[10]~output, chip_top, 1
instance = comp, \gpio_out[11]~output , gpio_out[11]~output, chip_top, 1
instance = comp, \gpio_out[12]~output , gpio_out[12]~output, chip_top, 1
instance = comp, \gpio_out[13]~output , gpio_out[13]~output, chip_top, 1
instance = comp, \gpio_out[14]~output , gpio_out[14]~output, chip_top, 1
instance = comp, \gpio_out[15]~output , gpio_out[15]~output, chip_top, 1
instance = comp, \gpio_out[16]~output , gpio_out[16]~output, chip_top, 1
instance = comp, \gpio_out[17]~output , gpio_out[17]~output, chip_top, 1
instance = comp, \gpio_io[0]~output , gpio_io[0]~output, chip_top, 1
instance = comp, \gpio_io[1]~output , gpio_io[1]~output, chip_top, 1
instance = comp, \gpio_io[2]~output , gpio_io[2]~output, chip_top, 1
instance = comp, \gpio_io[3]~output , gpio_io[3]~output, chip_top, 1
instance = comp, \gpio_io[4]~output , gpio_io[4]~output, chip_top, 1
instance = comp, \gpio_io[5]~output , gpio_io[5]~output, chip_top, 1
instance = comp, \gpio_io[6]~output , gpio_io[6]~output, chip_top, 1
instance = comp, \gpio_io[7]~output , gpio_io[7]~output, chip_top, 1
instance = comp, \gpio_io[8]~output , gpio_io[8]~output, chip_top, 1
instance = comp, \gpio_io[9]~output , gpio_io[9]~output, chip_top, 1
instance = comp, \gpio_io[10]~output , gpio_io[10]~output, chip_top, 1
instance = comp, \gpio_io[11]~output , gpio_io[11]~output, chip_top, 1
instance = comp, \gpio_io[12]~output , gpio_io[12]~output, chip_top, 1
instance = comp, \gpio_io[13]~output , gpio_io[13]~output, chip_top, 1
instance = comp, \gpio_io[14]~output , gpio_io[14]~output, chip_top, 1
instance = comp, \gpio_io[15]~output , gpio_io[15]~output, chip_top, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, chip_top, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, chip_top, 1
instance = comp, \reset_sw~input , reset_sw~input, chip_top, 1
instance = comp, \reset_sw~inputclkctrl , reset_sw~inputclkctrl, chip_top, 1
instance = comp, \clk_ref~input , clk_ref~input, chip_top, 1
instance = comp, \clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1 , clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1, chip_top, 1
instance = comp, \clk_gen|altera_dcm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , clk_gen|altera_dcm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, chip_top, 1
instance = comp, \clk_gen|altera_dcm_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , clk_gen|altera_dcm_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, chip_top, 1
instance = comp, \~GND , ~GND, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector33~1 , chip|cpu|mem_stage|bus_if|Selector33~1, chip_top, 1
instance = comp, \clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll_lock_sync~feeder , clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll_lock_sync~feeder, chip_top, 1
instance = comp, \clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll_lock_sync , clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll_lock_sync, chip_top, 1
instance = comp, \clk_gen|chip_reset~0 , clk_gen|chip_reset~0, chip_top, 1
instance = comp, \clk_gen|chip_reset~0clkctrl , clk_gen|chip_reset~0clkctrl, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|WideOr9~0 , chip|cpu|id_stage|decoder|WideOr9~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_en~feeder , chip|cpu|if_stage|if_reg|if_en~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|id_flush , chip|cpu|ctrl|id_flush, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_op~1 , chip|cpu|ex_stage|ex_reg|ex_mem_op~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_op[1] , chip|cpu|ex_stage|ex_reg|ex_mem_op[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[0]~0 , chip|cpu|mem_stage|mem_ctrl|out[0]~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|WideOr7~0 , chip|cpu|id_stage|decoder|WideOr7~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op~4 , chip|cpu|id_stage|id_reg|id_alu_op~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op[2] , chip|cpu|id_stage|id_reg|id_alu_op[2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|WideOr8~0 , chip|cpu|id_stage|decoder|WideOr8~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op~3 , chip|cpu|id_stage|id_reg|id_alu_op~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op[1] , chip|cpu|id_stage|id_reg|id_alu_op[1], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~3 , chip|cpu|ex_stage|alu|Mux1~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_gpr_we_~0 , chip|cpu|id_stage|id_reg|id_gpr_we_~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_gpr_we_~1 , chip|cpu|id_stage|id_reg|id_gpr_we_~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_gpr_we_~2 , chip|cpu|id_stage|id_reg|id_gpr_we_~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_gpr_we_ , chip|cpu|id_stage|id_reg|id_gpr_we_, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_gpr_we_~0 , chip|cpu|ex_stage|ex_reg|ex_gpr_we_~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_gpr_we_ , chip|cpu|ex_stage|ex_reg|ex_gpr_we_, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_gpr_we_~0 , chip|cpu|mem_stage|mem_reg|mem_gpr_we_~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_gpr_we_ , chip|cpu|mem_stage|mem_reg|mem_gpr_we_, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr~4 , chip|cpu|ex_stage|ex_reg|ex_dst_addr~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr[4] , chip|cpu|ex_stage|ex_reg|ex_dst_addr[4], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr~4 , chip|cpu|mem_stage|mem_reg|mem_dst_addr~4, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr[4] , chip|cpu|mem_stage|mem_reg|mem_dst_addr[4], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr[3]~1 , chip|cpu|id_stage|id_reg|id_dst_addr[3]~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[29]~40 , chip|cpu|id_stage|id_reg|id_alu_in_1[29]~40, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr[3]~2 , chip|cpu|id_stage|id_reg|id_dst_addr[3]~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|br_taken~0 , chip|cpu|id_stage|decoder|br_taken~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|WideNor0~0 , chip|cpu|mem_stage|mem_ctrl|WideNor0~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~1 , chip|cpu|mem_stage|mem_reg|mem_out~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~15 , chip|cpu|id_stage|decoder|always0~15, chip_top, 1
instance = comp, \chip|cpu|spm|web~0 , chip|cpu|spm|web~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_rw~0 , chip|cpu|mem_stage|bus_if|bus_rw~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_rw , chip|cpu|mem_stage|bus_if|bus_rw, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[31]~0 , chip|cpu|mem_stage|bus_if|rd_buf[31]~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[16] , chip|cpu|mem_stage|bus_if|rd_buf[16], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_ctrl_op~0 , chip|cpu|id_stage|id_reg|id_ctrl_op~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_ctrl_op~1 , chip|cpu|id_stage|id_reg|id_ctrl_op~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_ctrl_op~3 , chip|cpu|id_stage|id_reg|id_ctrl_op~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_ctrl_op[0] , chip|cpu|id_stage|id_reg|id_ctrl_op[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_ctrl_op~1 , chip|cpu|ex_stage|ex_reg|ex_ctrl_op~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_ctrl_op[0] , chip|cpu|ex_stage|ex_reg|ex_ctrl_op[0], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_ctrl_op~1 , chip|cpu|mem_stage|mem_reg|mem_ctrl_op~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_ctrl_op[0] , chip|cpu|mem_stage|mem_reg|mem_ctrl_op[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|flush~0 , chip|cpu|ctrl|flush~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_en , chip|cpu|mem_stage|mem_reg|mem_en, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_en~0 , chip|cpu|mem_stage|mem_reg|mem_en~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[0]~0 , chip|cpu|id_stage|decoder|ret_addr[0]~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[1]~2 , chip|cpu|id_stage|decoder|ret_addr[1]~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[2]~4 , chip|cpu|id_stage|decoder|ret_addr[2]~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[3]~6 , chip|cpu|id_stage|decoder|ret_addr[3]~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[4]~8 , chip|cpu|id_stage|decoder|ret_addr[4]~8, chip_top, 1
instance = comp, \gpio_io[10]~input , gpio_io[10]~input, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~7 , chip|cpu|id_stage|decoder|Add1~7, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector39~0 , chip|cpu|mem_stage|bus_if|Selector39~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[30]~1 , chip|cpu|mem_stage|bus_if|bus_wr_data[30]~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[28] , chip|cpu|mem_stage|bus_if|bus_addr[28], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector39~0 , chip|cpu|if_stage|bus_if|Selector39~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_req_~1 , chip|cpu|if_stage|bus_if|bus_req_~1, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[28] , chip|cpu|if_stage|bus_if|bus_addr[28], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[28]~2 , chip|bus|bus_master_mux|s_addr[28]~2, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[31]~34 , chip|bus|bus_slave_mux|m_rd_data[31]~34, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~22 , chip|cpu|ex_stage|ex_reg|ex_out~22, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[4] , chip|cpu|ex_stage|ex_reg|ex_out[4], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector65~0 , chip|cpu|mem_stage|bus_if|Selector65~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[2] , chip|cpu|mem_stage|bus_if|bus_addr[2], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector65~0 , chip|cpu|if_stage|bus_if|Selector65~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[2] , chip|cpu|if_stage|bus_if|bus_addr[2], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[2]~5 , chip|bus|bus_master_mux|s_addr[2]~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~15 , chip|cpu|id_stage|id_reg|id_pc~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[3] , chip|cpu|id_stage|id_reg|id_pc[3], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[6]~94 , chip|cpu|id_stage|id_reg|id_alu_in_0[6]~94, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|state~12 , chip|cpu|mem_stage|bus_if|state~12, chip_top, 1
instance = comp, \chip|cpu|ctrl|ex_stall~0 , chip|cpu|ctrl|ex_stall~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~6 , chip|cpu|mem_stage|mem_ctrl|out~6, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~5 , chip|cpu|mem_stage|mem_ctrl|out~5, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~7 , chip|cpu|mem_stage|mem_ctrl|out~7, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[3]~22 , chip|bus|bus_slave_mux|m_rd_data[3]~22, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~42 , chip|cpu|ex_stage|ex_reg|ex_out~42, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[6] , chip|cpu|ex_stage|ex_reg|ex_out[6], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector63~0 , chip|cpu|mem_stage|bus_if|Selector63~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[4] , chip|cpu|mem_stage|bus_if|bus_addr[4], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector63~0 , chip|cpu|if_stage|bus_if|Selector63~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[4] , chip|cpu|if_stage|bus_if|bus_addr[4], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[4]~7 , chip|bus|bus_master_mux|s_addr[4]~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~31 , chip|cpu|ex_stage|ex_reg|ex_out~31, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[7] , chip|cpu|ex_stage|ex_reg|ex_out[7], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector62~0 , chip|cpu|mem_stage|bus_if|Selector62~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[5] , chip|cpu|mem_stage|bus_if|bus_addr[5], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector62~0 , chip|cpu|if_stage|bus_if|Selector62~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[5] , chip|cpu|if_stage|bus_if|bus_addr[5], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[5]~8 , chip|bus|bus_master_mux|s_addr[5]~8, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector61~0 , chip|cpu|if_stage|bus_if|Selector61~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[6] , chip|cpu|if_stage|bus_if|bus_addr[6], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~0 , chip|cpu|ex_stage|alu|Mux23~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~6 , chip|cpu|id_stage|decoder|jr_target[21]~6, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector60~0 , chip|cpu|mem_stage|bus_if|Selector60~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[7] , chip|cpu|mem_stage|bus_if|bus_addr[7], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector60~0 , chip|cpu|if_stage|bus_if|Selector60~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[7] , chip|cpu|if_stage|bus_if|bus_addr[7], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[7]~10 , chip|bus|bus_master_mux|s_addr[7]~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~52 , chip|cpu|ex_stage|ex_reg|ex_out~52, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[10] , chip|cpu|ex_stage|ex_reg|ex_out[10], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector59~0 , chip|cpu|mem_stage|bus_if|Selector59~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[8] , chip|cpu|mem_stage|bus_if|bus_addr[8], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector59~0 , chip|cpu|if_stage|bus_if|Selector59~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[8] , chip|cpu|if_stage|bus_if|bus_addr[8], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[8]~11 , chip|bus|bus_master_mux|s_addr[8]~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~26 , chip|cpu|ex_stage|ex_reg|ex_out~26, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[11] , chip|cpu|ex_stage|ex_reg|ex_out[11], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector58~0 , chip|cpu|mem_stage|bus_if|Selector58~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[9] , chip|cpu|mem_stage|bus_if|bus_addr[9], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector58~0 , chip|cpu|if_stage|bus_if|Selector58~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[9] , chip|cpu|if_stage|bus_if|bus_addr[9], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[9]~12 , chip|bus|bus_master_mux|s_addr[9]~12, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector57~0 , chip|cpu|if_stage|bus_if|Selector57~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[10] , chip|cpu|if_stage|bus_if|bus_addr[10], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector57~0 , chip|cpu|mem_stage|bus_if|Selector57~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[10] , chip|cpu|mem_stage|bus_if|bus_addr[10], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[10]~13 , chip|bus|bus_master_mux|s_addr[10]~13, chip_top, 1
instance = comp, \chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a18 , chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a18, chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_rw~0 , chip|bus|bus_master_mux|s_rw~0, chip_top, 1
instance = comp, \chip|timer|always0~0 , chip|timer|always0~0, chip_top, 1
instance = comp, \chip|timer|Equal2~0 , chip|timer|Equal2~0, chip_top, 1
instance = comp, \chip|timer|always0~1 , chip|timer|always0~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~1 , chip|cpu|id_stage|id_reg|id_mem_wr_data~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[1] , chip|cpu|id_stage|id_reg|id_mem_wr_data[1], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~1 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[1] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector99~0 , chip|cpu|mem_stage|bus_if|Selector99~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[1] , chip|cpu|mem_stage|bus_if|bus_wr_data[1], chip_top, 1
instance = comp, \chip|timer|mode~2 , chip|timer|mode~2, chip_top, 1
instance = comp, \chip|timer|mode , chip|timer|mode, chip_top, 1
instance = comp, \chip|gpio|io_dir[15]~0 , chip|gpio|io_dir[15]~0, chip_top, 1
instance = comp, \chip|gpio|io_dir[15] , chip|gpio|io_dir[15], chip_top, 1
instance = comp, \gpio_io[15]~input , gpio_io[15]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[15]~14 , chip|gpio|rd_data[15]~14, chip_top, 1
instance = comp, \chip|gpio|gpio_out[15]~feeder , chip|gpio|gpio_out[15]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[0]~0 , chip|gpio|gpio_out[0]~0, chip_top, 1
instance = comp, \chip|gpio|gpio_out[15] , chip|gpio|gpio_out[15], chip_top, 1
instance = comp, \chip|gpio|rd_data[15]~17 , chip|gpio|rd_data[15]~17, chip_top, 1
instance = comp, \chip|gpio|rd_data[15] , chip|gpio|rd_data[15], chip_top, 1
instance = comp, \chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a12 , chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~1 , chip|cpu|ex_stage|alu|Mux23~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[30] , chip|cpu|mem_stage|bus_if|rd_buf[30], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~28 , chip|cpu|mem_stage|mem_ctrl|out~28, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~27 , chip|cpu|mem_stage|mem_ctrl|out~27, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~29 , chip|cpu|mem_stage|mem_ctrl|out~29, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~29 , chip|cpu|ex_stage|ex_reg|ex_out~29, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[14] , chip|cpu|ex_stage|ex_reg|ex_out[14], chip_top, 1
instance = comp, \chip|gpio|io_dir[14]~feeder , chip|gpio|io_dir[14]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_dir[14] , chip|gpio|io_dir[14], chip_top, 1
instance = comp, \gpio_io[14]~input , gpio_io[14]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[14]~13 , chip|gpio|rd_data[14]~13, chip_top, 1
instance = comp, \chip|gpio|gpio_out[14]~feeder , chip|gpio|gpio_out[14]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[14] , chip|gpio|gpio_out[14], chip_top, 1
instance = comp, \chip|gpio|rd_data[14] , chip|gpio|rd_data[14], chip_top, 1
instance = comp, \chip|timer|Equal2~1 , chip|timer|Equal2~1, chip_top, 1
instance = comp, \chip|timer|expr_val[14] , chip|timer|expr_val[14], chip_top, 1
instance = comp, \chip|timer|rd_data~19 , chip|timer|rd_data~19, chip_top, 1
instance = comp, \chip|timer|rd_data[14] , chip|timer|rd_data[14], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[14]~49 , chip|bus|bus_slave_mux|m_rd_data[14]~49, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[14]~50 , chip|bus|bus_slave_mux|m_rd_data[14]~50, chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a14 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a14, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~62 , chip|cpu|mem_stage|mem_ctrl|out~62, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[14]~81 , chip|bus|bus_slave_mux|m_rd_data[14]~81, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[14] , chip|cpu|mem_stage|bus_if|rd_buf[14], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~25 , chip|cpu|mem_stage|mem_reg|mem_out~25, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~26 , chip|cpu|mem_stage|mem_reg|mem_out~26, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[14] , chip|cpu|mem_stage|mem_reg|mem_out[14], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~9 , chip|cpu|ctrl|Decoder0~9, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][31]~18 , chip|cpu|gpr|gpr[17][31]~18, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][18] , chip|cpu|gpr|gpr[17][18], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~5 , chip|cpu|ctrl|Decoder0~5, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][31]~17 , chip|cpu|gpr|gpr[25][31]~17, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][18] , chip|cpu|gpr|gpr[25][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~459 , chip|cpu|id_stage|decoder|mem_wr_data[18]~459, chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~13 , chip|cpu|ctrl|Decoder0~13, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][31]~19 , chip|cpu|gpr|gpr[29][31]~19, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][18] , chip|cpu|gpr|gpr[29][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~460 , chip|cpu|id_stage|decoder|mem_wr_data[18]~460, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][31]~28 , chip|cpu|gpr|gpr[23][31]~28, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][18] , chip|cpu|gpr|gpr[23][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][18] , chip|cpu|gpr|gpr[31][18], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~11 , chip|cpu|ctrl|Decoder0~11, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][31]~30 , chip|cpu|gpr|gpr[19][31]~30, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][18] , chip|cpu|gpr|gpr[19][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][18] , chip|cpu|gpr|gpr[27][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~466 , chip|cpu|id_stage|decoder|mem_wr_data[18]~466, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~467 , chip|cpu|id_stage|decoder|mem_wr_data[18]~467, chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~3 , chip|cpu|ctrl|Decoder0~3, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][31]~25 , chip|cpu|gpr|gpr[20][31]~25, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][18] , chip|cpu|gpr|gpr[20][18], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~0 , chip|cpu|ctrl|Decoder0~0, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][31]~26 , chip|cpu|gpr|gpr[16][31]~26, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][18] , chip|cpu|gpr|gpr[16][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~463 , chip|cpu|id_stage|decoder|mem_wr_data[18]~463, chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~7 , chip|cpu|ctrl|Decoder0~7, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][31]~24 , chip|cpu|gpr|gpr[24][31]~24, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][18] , chip|cpu|gpr|gpr[24][18], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~14 , chip|cpu|ctrl|Decoder0~14, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][31]~27 , chip|cpu|gpr|gpr[28][31]~27, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][18] , chip|cpu|gpr|gpr[28][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~464 , chip|cpu|id_stage|decoder|mem_wr_data[18]~464, chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~10 , chip|cpu|ctrl|Decoder0~10, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][31]~22 , chip|cpu|gpr|gpr[18][31]~22, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][18] , chip|cpu|gpr|gpr[18][18], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~1 , chip|cpu|ctrl|Decoder0~1, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][31]~21 , chip|cpu|gpr|gpr[22][31]~21, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][18] , chip|cpu|gpr|gpr[22][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~461 , chip|cpu|id_stage|decoder|mem_wr_data[18]~461, chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~12 , chip|cpu|ctrl|Decoder0~12, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][31]~23 , chip|cpu|gpr|gpr[30][31]~23, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][18] , chip|cpu|gpr|gpr[30][18], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~6 , chip|cpu|ctrl|Decoder0~6, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][31]~20 , chip|cpu|gpr|gpr[26][31]~20, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][18] , chip|cpu|gpr|gpr[26][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~462 , chip|cpu|id_stage|decoder|mem_wr_data[18]~462, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~465 , chip|cpu|id_stage|decoder|mem_wr_data[18]~465, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~468 , chip|cpu|id_stage|decoder|mem_wr_data[18]~468, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][31]~6 , chip|cpu|gpr|gpr[8][31]~6, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][18] , chip|cpu|gpr|gpr[8][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][31]~5 , chip|cpu|gpr|gpr[10][31]~5, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][18] , chip|cpu|gpr|gpr[10][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~450 , chip|cpu|id_stage|decoder|mem_wr_data[18]~450, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][31]~7 , chip|cpu|gpr|gpr[11][31]~7, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][18] , chip|cpu|gpr|gpr[11][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][31]~4 , chip|cpu|gpr|gpr[9][31]~4, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][18] , chip|cpu|gpr|gpr[9][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~451 , chip|cpu|id_stage|decoder|mem_wr_data[18]~451, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][31]~10 , chip|cpu|gpr|gpr[0][31]~10, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][18] , chip|cpu|gpr|gpr[0][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][31]~9 , chip|cpu|gpr|gpr[2][31]~9, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][18] , chip|cpu|gpr|gpr[2][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~452 , chip|cpu|id_stage|decoder|mem_wr_data[18]~452, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][31]~11 , chip|cpu|gpr|gpr[3][31]~11, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][18] , chip|cpu|gpr|gpr[3][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][31]~8 , chip|cpu|gpr|gpr[1][31]~8, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][18] , chip|cpu|gpr|gpr[1][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~453 , chip|cpu|id_stage|decoder|mem_wr_data[18]~453, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~454 , chip|cpu|id_stage|decoder|mem_wr_data[18]~454, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][31]~12 , chip|cpu|gpr|gpr[14][31]~12, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][18] , chip|cpu|gpr|gpr[14][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][31]~15 , chip|cpu|gpr|gpr[15][31]~15, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][18] , chip|cpu|gpr|gpr[15][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][31]~14 , chip|cpu|gpr|gpr[12][31]~14, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][18] , chip|cpu|gpr|gpr[12][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][31]~13 , chip|cpu|gpr|gpr[13][31]~13, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][18] , chip|cpu|gpr|gpr[13][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~455 , chip|cpu|id_stage|decoder|mem_wr_data[18]~455, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~456 , chip|cpu|id_stage|decoder|mem_wr_data[18]~456, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][18] , chip|cpu|gpr|gpr[7][18], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~2 , chip|cpu|ctrl|Decoder0~2, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][31]~1 , chip|cpu|gpr|gpr[5][31]~1, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][18] , chip|cpu|gpr|gpr[5][18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][31]~2 , chip|cpu|gpr|gpr[4][31]~2, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][18] , chip|cpu|gpr|gpr[4][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~448 , chip|cpu|id_stage|decoder|mem_wr_data[18]~448, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][31]~0 , chip|cpu|gpr|gpr[6][31]~0, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][18] , chip|cpu|gpr|gpr[6][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~449 , chip|cpu|id_stage|decoder|mem_wr_data[18]~449, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~457 , chip|cpu|id_stage|decoder|mem_wr_data[18]~457, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~0 , chip|cpu|id_stage|decoder|always0~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~1 , chip|cpu|id_stage|decoder|always0~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~14 , chip|cpu|id_stage|decoder|mem_wr_data[16]~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~12 , chip|cpu|id_stage|decoder|mem_wr_data[16]~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~11 , chip|cpu|id_stage|decoder|mem_wr_data[16]~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~15 , chip|cpu|id_stage|decoder|mem_wr_data[16]~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~16 , chip|cpu|id_stage|decoder|mem_wr_data[16]~16, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[18] , chip|cpu|mem_stage|bus_if|rd_buf[18], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~35 , chip|cpu|ex_stage|ex_reg|ex_out~35, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[19] , chip|cpu|ex_stage|ex_reg|ex_out[19], chip_top, 1
instance = comp, \chip|timer|Add0~36 , chip|timer|Add0~36, chip_top, 1
instance = comp, \chip|timer|Add0~38 , chip|timer|Add0~38, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector81~0 , chip|cpu|mem_stage|bus_if|Selector81~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[19] , chip|cpu|mem_stage|bus_if|bus_wr_data[19], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[19]~19 , chip|bus|bus_master_mux|s_wr_data[19]~19, chip_top, 1
instance = comp, \chip|timer|counter~19 , chip|timer|counter~19, chip_top, 1
instance = comp, \chip|timer|counter[19] , chip|timer|counter[19], chip_top, 1
instance = comp, \chip|timer|expr_val[19] , chip|timer|expr_val[19], chip_top, 1
instance = comp, \chip|timer|rd_data~26 , chip|timer|rd_data~26, chip_top, 1
instance = comp, \chip|timer|rd_data[19] , chip|timer|rd_data[19], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[19]~61 , chip|bus|bus_slave_mux|m_rd_data[19]~61, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[19] , chip|cpu|mem_stage|bus_if|rd_buf[19], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a18 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a18, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~84 , chip|cpu|mem_stage|mem_ctrl|out~84, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[19]~85 , chip|cpu|mem_stage|mem_ctrl|out[19]~85, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[19]~86 , chip|cpu|mem_stage|mem_ctrl|out[19]~86, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~34 , chip|cpu|mem_stage|mem_reg|mem_out~34, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[19] , chip|cpu|mem_stage|mem_reg|mem_out[19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][19] , chip|cpu|gpr|gpr[22][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][19] , chip|cpu|gpr|gpr[18][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~419 , chip|cpu|id_stage|decoder|jr_target[17]~419, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][19] , chip|cpu|gpr|gpr[26][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][19] , chip|cpu|gpr|gpr[30][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~420 , chip|cpu|id_stage|decoder|jr_target[17]~420, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][19] , chip|cpu|gpr|gpr[31][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][19] , chip|cpu|gpr|gpr[23][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][19] , chip|cpu|gpr|gpr[27][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][19] , chip|cpu|gpr|gpr[19][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~426 , chip|cpu|id_stage|decoder|jr_target[17]~426, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~427 , chip|cpu|id_stage|decoder|jr_target[17]~427, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][19] , chip|cpu|gpr|gpr[16][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][19] , chip|cpu|gpr|gpr[20][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~423 , chip|cpu|id_stage|decoder|jr_target[17]~423, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][19] , chip|cpu|gpr|gpr[24][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][19] , chip|cpu|gpr|gpr[28][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~424 , chip|cpu|id_stage|decoder|jr_target[17]~424, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][19] , chip|cpu|gpr|gpr[25][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][19] , chip|cpu|gpr|gpr[17][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~421 , chip|cpu|id_stage|decoder|jr_target[17]~421, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][31]~16 , chip|cpu|gpr|gpr[21][31]~16, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][19] , chip|cpu|gpr|gpr[21][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][19] , chip|cpu|gpr|gpr[29][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~422 , chip|cpu|id_stage|decoder|jr_target[17]~422, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~425 , chip|cpu|id_stage|decoder|jr_target[17]~425, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~428 , chip|cpu|id_stage|decoder|jr_target[17]~428, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][19] , chip|cpu|gpr|gpr[4][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][19] , chip|cpu|gpr|gpr[6][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~408 , chip|cpu|id_stage|decoder|jr_target[17]~408, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][19] , chip|cpu|gpr|gpr[5][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][19] , chip|cpu|gpr|gpr[7][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~409 , chip|cpu|id_stage|decoder|jr_target[17]~409, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][19] , chip|cpu|gpr|gpr[12][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][19] , chip|cpu|gpr|gpr[14][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~415 , chip|cpu|id_stage|decoder|jr_target[17]~415, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][19] , chip|cpu|gpr|gpr[13][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][19] , chip|cpu|gpr|gpr[15][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~416 , chip|cpu|id_stage|decoder|jr_target[17]~416, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][19] , chip|cpu|gpr|gpr[0][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][19] , chip|cpu|gpr|gpr[1][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~412 , chip|cpu|id_stage|decoder|jr_target[17]~412, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][19] , chip|cpu|gpr|gpr[2][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][19] , chip|cpu|gpr|gpr[3][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~413 , chip|cpu|id_stage|decoder|jr_target[17]~413, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][19] , chip|cpu|gpr|gpr[10][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][19] , chip|cpu|gpr|gpr[11][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][19] , chip|cpu|gpr|gpr[8][19], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][19] , chip|cpu|gpr|gpr[9][19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~410 , chip|cpu|id_stage|decoder|jr_target[17]~410, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~411 , chip|cpu|id_stage|decoder|jr_target[17]~411, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~414 , chip|cpu|id_stage|decoder|jr_target[17]~414, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~417 , chip|cpu|id_stage|decoder|jr_target[17]~417, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~418 , chip|cpu|id_stage|decoder|jr_target[17]~418, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[17]~429 , chip|cpu|id_stage|decoder|jr_target[17]~429, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[19]~17 , chip|cpu|id_stage|id_reg|id_alu_in_0[19]~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[19]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[19]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[11]~46 , chip|cpu|id_stage|id_reg|id_alu_in_0[11]~46, chip_top, 1
instance = comp, \chip|cpu|ctrl|always3~0 , chip|cpu|ctrl|always3~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|int_en~3 , chip|cpu|ctrl|int_en~3, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[29]~0 , chip|cpu|ctrl|exp_vector[29]~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[17] , chip|cpu|ctrl|exp_vector[17], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[11]~51 , chip|cpu|id_stage|id_reg|id_alu_in_0[11]~51, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~89 , chip|cpu|id_stage|id_reg|id_alu_in_0~89, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~13 , chip|cpu|id_stage|id_reg|id_pc~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[17] , chip|cpu|id_stage|id_reg|id_pc[17], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~14 , chip|cpu|ex_stage|ex_reg|ex_pc~14, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[17] , chip|cpu|ex_stage|ex_reg|ex_pc[17], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~14 , chip|cpu|mem_stage|mem_reg|mem_pc~14, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[17] , chip|cpu|mem_stage|mem_reg|mem_pc[17], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[17]~feeder , chip|cpu|ctrl|pre_pc[17]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[17] , chip|cpu|ctrl|pre_pc[17], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~15 , chip|cpu|ctrl|epc~15, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[29]~1 , chip|cpu|ctrl|epc[29]~1, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[17] , chip|cpu|ctrl|epc[17], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[7]~1 , chip|cpu|if_stage|if_reg|if_pc[7]~1, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[7]~2 , chip|cpu|if_stage|if_reg|if_pc[7]~2, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~48 , chip|cpu|if_stage|if_reg|if_pc~48, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~49 , chip|cpu|if_stage|if_reg|if_pc~49, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[15]~16 , chip|cpu|if_stage|if_reg|if_insn[15]~16, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_req_~2 , chip|cpu|if_stage|bus_if|bus_req_~2, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[15] , chip|cpu|if_stage|bus_if|rd_buf[15], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[5]~32 , chip|cpu|if_stage|if_reg|if_insn[5]~32, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector36~0 , chip|cpu|if_stage|bus_if|Selector36~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|state.11 , chip|cpu|if_stage|bus_if|state.11, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[5]~33 , chip|cpu|if_stage|if_reg|if_insn[5]~33, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[15] , chip|cpu|if_stage|if_reg|if_insn[15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~3 , chip|cpu|id_stage|decoder|Add1~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~23 , chip|cpu|id_stage|id_reg|id_pc~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[14] , chip|cpu|id_stage|id_reg|id_pc[14], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~17 , chip|cpu|ex_stage|ex_reg|ex_pc~17, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[14] , chip|cpu|ex_stage|ex_reg|ex_pc[14], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~17 , chip|cpu|mem_stage|mem_reg|mem_pc~17, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[14] , chip|cpu|mem_stage|mem_reg|mem_pc[14], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[14]~feeder , chip|cpu|ctrl|pre_pc[14]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[14] , chip|cpu|ctrl|pre_pc[14], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~24 , chip|cpu|ctrl|epc~24, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[14] , chip|cpu|ctrl|epc[14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][16] , chip|cpu|gpr|gpr[31][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][16] , chip|cpu|gpr|gpr[27][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][16] , chip|cpu|gpr|gpr[23][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][16] , chip|cpu|gpr|gpr[19][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~404 , chip|cpu|id_stage|decoder|jr_target[14]~404, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~405 , chip|cpu|id_stage|decoder|jr_target[14]~405, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][16] , chip|cpu|gpr|gpr[30][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][16] , chip|cpu|gpr|gpr[22][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][16] , chip|cpu|gpr|gpr[18][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][16] , chip|cpu|gpr|gpr[26][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~399 , chip|cpu|id_stage|decoder|jr_target[14]~399, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~400 , chip|cpu|id_stage|decoder|jr_target[14]~400, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][16] , chip|cpu|gpr|gpr[28][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][16] , chip|cpu|gpr|gpr[24][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][16] , chip|cpu|gpr|gpr[16][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~401 , chip|cpu|id_stage|decoder|jr_target[14]~401, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][16] , chip|cpu|gpr|gpr[20][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~402 , chip|cpu|id_stage|decoder|jr_target[14]~402, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~403 , chip|cpu|id_stage|decoder|jr_target[14]~403, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][16] , chip|cpu|gpr|gpr[17][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~397 , chip|cpu|id_stage|decoder|jr_target[14]~397, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][16] , chip|cpu|gpr|gpr[25][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][16] , chip|cpu|gpr|gpr[29][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~398 , chip|cpu|id_stage|decoder|jr_target[14]~398, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~406 , chip|cpu|id_stage|decoder|jr_target[14]~406, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~75 , chip|cpu|mem_stage|mem_ctrl|out~75, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~4 , chip|cpu|ex_stage|alu|Mux1~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~5 , chip|cpu|ex_stage|alu|Mux1~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[28]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[28]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[29]~43 , chip|cpu|id_stage|id_reg|id_alu_in_1[29]~43, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[29]~44 , chip|cpu|id_stage|id_reg|id_alu_in_1[29]~44, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[29]~42 , chip|cpu|id_stage|id_reg|id_alu_in_1[29]~42, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[29]~45 , chip|cpu|id_stage|id_reg|id_alu_in_1[29]~45, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[29]~46 , chip|cpu|id_stage|id_reg|id_alu_in_1[29]~46, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[28] , chip|cpu|id_stage|id_reg|id_alu_in_1[28], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~86 , chip|cpu|ex_stage|alu|Add0~86, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~43 , chip|cpu|ex_stage|alu|ShiftLeft0~43, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~44 , chip|cpu|ex_stage|alu|ShiftLeft0~44, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~45 , chip|cpu|ex_stage|alu|ShiftLeft0~45, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~41 , chip|cpu|ex_stage|alu|ShiftLeft0~41, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~6 , chip|cpu|mem_stage|mem_reg|mem_out~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~4 , chip|cpu|id_stage|id_reg|id_mem_wr_data~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[4] , chip|cpu|id_stage|id_reg|id_mem_wr_data[4], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~4 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[4] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[4], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector96~0 , chip|cpu|mem_stage|bus_if|Selector96~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[4] , chip|cpu|mem_stage|bus_if|bus_wr_data[4], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[4]~4 , chip|bus|bus_master_mux|s_wr_data[4]~4, chip_top, 1
instance = comp, \chip|timer|expr_val[4] , chip|timer|expr_val[4], chip_top, 1
instance = comp, \chip|timer|Add0~0 , chip|timer|Add0~0, chip_top, 1
instance = comp, \chip|timer|counter~1 , chip|timer|counter~1, chip_top, 1
instance = comp, \chip|timer|counter[0] , chip|timer|counter[0], chip_top, 1
instance = comp, \chip|timer|Add0~2 , chip|timer|Add0~2, chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[1]~1 , chip|bus|bus_master_mux|s_wr_data[1]~1, chip_top, 1
instance = comp, \chip|timer|counter~2 , chip|timer|counter~2, chip_top, 1
instance = comp, \chip|timer|counter[1] , chip|timer|counter[1], chip_top, 1
instance = comp, \chip|timer|Add0~4 , chip|timer|Add0~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~2 , chip|cpu|id_stage|id_reg|id_mem_wr_data~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[2] , chip|cpu|id_stage|id_reg|id_mem_wr_data[2], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~2 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[2] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[2], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector98~0 , chip|cpu|mem_stage|bus_if|Selector98~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[2] , chip|cpu|mem_stage|bus_if|bus_wr_data[2], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[2]~2 , chip|bus|bus_master_mux|s_wr_data[2]~2, chip_top, 1
instance = comp, \chip|timer|counter~4 , chip|timer|counter~4, chip_top, 1
instance = comp, \chip|timer|counter[2] , chip|timer|counter[2], chip_top, 1
instance = comp, \chip|timer|Add0~6 , chip|timer|Add0~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~3 , chip|cpu|id_stage|id_reg|id_mem_wr_data~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[3] , chip|cpu|id_stage|id_reg|id_mem_wr_data[3], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~3 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[3] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[3], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector97~0 , chip|cpu|mem_stage|bus_if|Selector97~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[3] , chip|cpu|mem_stage|bus_if|bus_wr_data[3], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[3]~3 , chip|bus|bus_master_mux|s_wr_data[3]~3, chip_top, 1
instance = comp, \chip|timer|counter~3 , chip|timer|counter~3, chip_top, 1
instance = comp, \chip|timer|counter[3] , chip|timer|counter[3], chip_top, 1
instance = comp, \chip|timer|Add0~8 , chip|timer|Add0~8, chip_top, 1
instance = comp, \chip|timer|counter~6 , chip|timer|counter~6, chip_top, 1
instance = comp, \chip|timer|counter[4] , chip|timer|counter[4], chip_top, 1
instance = comp, \chip|timer|rd_data~7 , chip|timer|rd_data~7, chip_top, 1
instance = comp, \chip|timer|rd_data[4] , chip|timer|rd_data[4], chip_top, 1
instance = comp, \uart_rx~input , uart_rx~input, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[0]~9 , chip|uart|uart_rx|div_cnt[0]~9, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[0] , chip|uart|uart_rx|div_cnt[0], chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[1]~11 , chip|uart|uart_rx|div_cnt[1]~11, chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt[0]~4 , chip|uart|uart_rx|bit_cnt[0]~4, chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt[0] , chip|uart|uart_rx|bit_cnt[0], chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt~1 , chip|uart|uart_rx|bit_cnt~1, chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt[3] , chip|uart|uart_rx|bit_cnt[3], chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt~3 , chip|uart|uart_rx|bit_cnt~3, chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt[1] , chip|uart|uart_rx|bit_cnt[1], chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt[2]~2 , chip|uart|uart_rx|bit_cnt[2]~2, chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt[2] , chip|uart|uart_rx|bit_cnt[2], chip_top, 1
instance = comp, \chip|uart|uart_rx|Equal1~0 , chip|uart|uart_rx|Equal1~0, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[1] , chip|uart|uart_rx|div_cnt[1], chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[2]~13 , chip|uart|uart_rx|div_cnt[2]~13, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[2] , chip|uart|uart_rx|div_cnt[2], chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[3]~15 , chip|uart|uart_rx|div_cnt[3]~15, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[3] , chip|uart|uart_rx|div_cnt[3], chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[4]~17 , chip|uart|uart_rx|div_cnt[4]~17, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[4] , chip|uart|uart_rx|div_cnt[4], chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[5]~19 , chip|uart|uart_rx|div_cnt[5]~19, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[5] , chip|uart|uart_rx|div_cnt[5], chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[6]~21 , chip|uart|uart_rx|div_cnt[6]~21, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[6] , chip|uart|uart_rx|div_cnt[6], chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[7]~23 , chip|uart|uart_rx|div_cnt[7]~23, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[7] , chip|uart|uart_rx|div_cnt[7], chip_top, 1
instance = comp, \chip|uart|uart_rx|Equal0~1 , chip|uart|uart_rx|Equal0~1, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[8]~25 , chip|uart|uart_rx|div_cnt[8]~25, chip_top, 1
instance = comp, \chip|uart|uart_rx|div_cnt[8] , chip|uart|uart_rx|div_cnt[8], chip_top, 1
instance = comp, \chip|uart|uart_rx|Equal0~0 , chip|uart|uart_rx|Equal0~0, chip_top, 1
instance = comp, \chip|uart|uart_rx|Equal0~2 , chip|uart|uart_rx|Equal0~2, chip_top, 1
instance = comp, \chip|uart|uart_rx|state.1~0 , chip|uart|uart_rx|state.1~0, chip_top, 1
instance = comp, \chip|uart|uart_rx|state.1 , chip|uart|uart_rx|state.1, chip_top, 1
instance = comp, \chip|uart|uart_rx|bit_cnt[0]~0 , chip|uart|uart_rx|bit_cnt[0]~0, chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[7]~0 , chip|uart|uart_rx|rx_data[7]~0, chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[7] , chip|uart|uart_rx|rx_data[7], chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[6]~feeder , chip|uart|uart_rx|rx_data[6]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[6] , chip|uart|uart_rx|rx_data[6], chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[5] , chip|uart|uart_rx|rx_data[5], chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[4]~feeder , chip|uart|uart_rx|rx_data[4]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[4] , chip|uart|uart_rx|rx_data[4], chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_end~0 , chip|uart|uart_rx|rx_end~0, chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_end , chip|uart|uart_rx|rx_end, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[4] , chip|uart|uart_ctrl|rx_buf[4], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|always0~6 , chip|uart|uart_ctrl|always0~6, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data~2 , chip|uart|uart_ctrl|rd_data~2, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data[4] , chip|uart|uart_ctrl|rd_data[4], chip_top, 1
instance = comp, \chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a0 , chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a0, chip_top, 1
instance = comp, \gpio_io[4]~input , gpio_io[4]~input, chip_top, 1
instance = comp, \chip|gpio|io_dir[4]~feeder , chip|gpio|io_dir[4]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_dir[4] , chip|gpio|io_dir[4], chip_top, 1
instance = comp, \chip|gpio|rd_data[4]~3 , chip|gpio|rd_data[4]~3, chip_top, 1
instance = comp, \chip|gpio|gpio_out[4]~feeder , chip|gpio|gpio_out[4]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[4] , chip|gpio|gpio_out[4], chip_top, 1
instance = comp, \chip|gpio|rd_data[4] , chip|gpio|rd_data[4], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[4]~26 , chip|bus|bus_slave_mux|m_rd_data[4]~26, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[3]~21 , chip|bus|bus_slave_mux|m_rd_data[3]~21, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[4]~27 , chip|bus|bus_slave_mux|m_rd_data[4]~27, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[4] , chip|bus|bus_slave_mux|m_rd_data[4], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[4] , chip|cpu|mem_stage|bus_if|rd_buf[4], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[5]~19 , chip|cpu|mem_stage|mem_ctrl|out[5]~19, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][5] , chip|cpu|gpr|gpr[28][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][5] , chip|cpu|gpr|gpr[20][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][5] , chip|cpu|gpr|gpr[16][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][5] , chip|cpu|gpr|gpr[24][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~88 , chip|cpu|id_stage|decoder|mem_wr_data[5]~88, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~89 , chip|cpu|id_stage|decoder|mem_wr_data[5]~89, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][5] , chip|cpu|gpr|gpr[29][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][5] , chip|cpu|gpr|gpr[25][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][5] , chip|cpu|gpr|gpr[21][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][5] , chip|cpu|gpr|gpr[17][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~86 , chip|cpu|id_stage|decoder|mem_wr_data[5]~86, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~87 , chip|cpu|id_stage|decoder|mem_wr_data[5]~87, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~90 , chip|cpu|id_stage|decoder|mem_wr_data[5]~90, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][5] , chip|cpu|gpr|gpr[22][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][5] , chip|cpu|gpr|gpr[26][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][5] , chip|cpu|gpr|gpr[18][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~84 , chip|cpu|id_stage|decoder|mem_wr_data[5]~84, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][5] , chip|cpu|gpr|gpr[30][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~85 , chip|cpu|id_stage|decoder|mem_wr_data[5]~85, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][5] , chip|cpu|gpr|gpr[23][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][5] , chip|cpu|gpr|gpr[19][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~91 , chip|cpu|id_stage|decoder|mem_wr_data[5]~91, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][5] , chip|cpu|gpr|gpr[27][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][5] , chip|cpu|gpr|gpr[31][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~92 , chip|cpu|id_stage|decoder|mem_wr_data[5]~92, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~93 , chip|cpu|id_stage|decoder|mem_wr_data[5]~93, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][5] , chip|cpu|gpr|gpr[8][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][5] , chip|cpu|gpr|gpr[9][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~73 , chip|cpu|id_stage|decoder|mem_wr_data[5]~73, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][5] , chip|cpu|gpr|gpr[10][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][5] , chip|cpu|gpr|gpr[11][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~74 , chip|cpu|id_stage|decoder|mem_wr_data[5]~74, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][5] , chip|cpu|gpr|gpr[13][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][5] , chip|cpu|gpr|gpr[14][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][5] , chip|cpu|gpr|gpr[12][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~80 , chip|cpu|id_stage|decoder|mem_wr_data[5]~80, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][5] , chip|cpu|gpr|gpr[15][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~81 , chip|cpu|id_stage|decoder|mem_wr_data[5]~81, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][5] , chip|cpu|gpr|gpr[0][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][5] , chip|cpu|gpr|gpr[1][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~77 , chip|cpu|id_stage|decoder|mem_wr_data[5]~77, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][5] , chip|cpu|gpr|gpr[2][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][5] , chip|cpu|gpr|gpr[3][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~78 , chip|cpu|id_stage|decoder|mem_wr_data[5]~78, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][5] , chip|cpu|gpr|gpr[4][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][5] , chip|cpu|gpr|gpr[6][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~75 , chip|cpu|id_stage|decoder|mem_wr_data[5]~75, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][5] , chip|cpu|gpr|gpr[7][5], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][5] , chip|cpu|gpr|gpr[5][5], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~76 , chip|cpu|id_stage|decoder|mem_wr_data[5]~76, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~79 , chip|cpu|id_stage|decoder|mem_wr_data[5]~79, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~82 , chip|cpu|id_stage|decoder|mem_wr_data[5]~82, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~83 , chip|cpu|id_stage|decoder|mem_wr_data[5]~83, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[5]~94 , chip|cpu|id_stage|decoder|mem_wr_data[5]~94, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[5]~26 , chip|cpu|id_stage|id_reg|id_alu_in_1[5]~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~5 , chip|cpu|id_stage|id_reg|id_mem_wr_data~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[5] , chip|cpu|id_stage|id_reg|id_mem_wr_data[5], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~5 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[5] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[5], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a4 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a4, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~14 , chip|cpu|mem_stage|mem_ctrl|out~14, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~121 , chip|cpu|mem_stage|mem_ctrl|out~121, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~7 , chip|cpu|mem_stage|mem_reg|mem_out~7, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[4] , chip|cpu|mem_stage|mem_reg|mem_out[4], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~16 , chip|cpu|id_stage|id_reg|id_pc~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[2] , chip|cpu|id_stage|id_reg|id_pc[2], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~29 , chip|cpu|ex_stage|ex_reg|ex_pc~29, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[2] , chip|cpu|ex_stage|ex_reg|ex_pc[2], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~29 , chip|cpu|mem_stage|mem_reg|mem_pc~29, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[2] , chip|cpu|mem_stage|mem_reg|mem_pc[2], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[2]~feeder , chip|cpu|ctrl|pre_pc[2]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[2] , chip|cpu|ctrl|pre_pc[2], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~18 , chip|cpu|ctrl|epc~18, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[2] , chip|cpu|ctrl|epc[2], chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[4]~5 , chip|cpu|ctrl|mask[4]~5, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[0]~0 , chip|cpu|ctrl|mask[0]~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[4] , chip|cpu|ctrl|mask[4], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[2] , chip|cpu|ctrl|exp_vector[2], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~100 , chip|cpu|id_stage|id_reg|id_alu_in_0~100, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~101 , chip|cpu|id_stage|id_reg|id_alu_in_0~101, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[4]~27 , chip|cpu|id_stage|id_reg|id_alu_in_0[4]~27, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[4]~15 , chip|cpu|mem_stage|mem_ctrl|out[4]~15, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[4]~16 , chip|cpu|mem_stage|mem_ctrl|out[4]~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~666 , chip|cpu|id_stage|decoder|jr_target[2]~666, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][4] , chip|cpu|gpr|gpr[17][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][4] , chip|cpu|gpr|gpr[21][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~30 , chip|cpu|id_stage|decoder|jr_target[2]~30, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][4] , chip|cpu|gpr|gpr[29][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][4] , chip|cpu|gpr|gpr[25][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~31 , chip|cpu|id_stage|decoder|jr_target[2]~31, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][4] , chip|cpu|gpr|gpr[27][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][4] , chip|cpu|gpr|gpr[31][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][4] , chip|cpu|gpr|gpr[19][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][4] , chip|cpu|gpr|gpr[23][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~37 , chip|cpu|id_stage|decoder|jr_target[2]~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~38 , chip|cpu|id_stage|decoder|jr_target[2]~38, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][4] , chip|cpu|gpr|gpr[24][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][4] , chip|cpu|gpr|gpr[16][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~34 , chip|cpu|id_stage|decoder|jr_target[2]~34, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][4] , chip|cpu|gpr|gpr[28][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][4] , chip|cpu|gpr|gpr[20][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~35 , chip|cpu|id_stage|decoder|jr_target[2]~35, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][4] , chip|cpu|gpr|gpr[18][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][4] , chip|cpu|gpr|gpr[26][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~32 , chip|cpu|id_stage|decoder|jr_target[2]~32, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][4] , chip|cpu|gpr|gpr[30][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][4] , chip|cpu|gpr|gpr[22][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~33 , chip|cpu|id_stage|decoder|jr_target[2]~33, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~36 , chip|cpu|id_stage|decoder|jr_target[2]~36, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~39 , chip|cpu|id_stage|decoder|jr_target[2]~39, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][4] , chip|cpu|gpr|gpr[15][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][4] , chip|cpu|gpr|gpr[14][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][4] , chip|cpu|gpr|gpr[12][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][4] , chip|cpu|gpr|gpr[13][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~42 , chip|cpu|id_stage|decoder|jr_target[2]~42, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~43 , chip|cpu|id_stage|decoder|jr_target[2]~43, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][4] , chip|cpu|gpr|gpr[10][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][4] , chip|cpu|gpr|gpr[8][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~40 , chip|cpu|id_stage|decoder|jr_target[2]~40, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][4] , chip|cpu|gpr|gpr[9][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][4] , chip|cpu|gpr|gpr[11][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~41 , chip|cpu|id_stage|decoder|jr_target[2]~41, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][4] , chip|cpu|gpr|gpr[0][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][4] , chip|cpu|gpr|gpr[2][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~46 , chip|cpu|id_stage|decoder|jr_target[2]~46, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][4] , chip|cpu|gpr|gpr[3][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][4] , chip|cpu|gpr|gpr[1][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~47 , chip|cpu|id_stage|decoder|jr_target[2]~47, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][4] , chip|cpu|gpr|gpr[4][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][4] , chip|cpu|gpr|gpr[5][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~44 , chip|cpu|id_stage|decoder|jr_target[2]~44, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][4] , chip|cpu|gpr|gpr[7][4], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][4] , chip|cpu|gpr|gpr[6][4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~45 , chip|cpu|id_stage|decoder|jr_target[2]~45, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~48 , chip|cpu|id_stage|decoder|jr_target[2]~48, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~49 , chip|cpu|id_stage|decoder|jr_target[2]~49, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~50 , chip|cpu|id_stage|decoder|jr_target[2]~50, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~51 , chip|cpu|id_stage|decoder|jr_target[2]~51, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[2]~52 , chip|cpu|id_stage|decoder|jr_target[2]~52, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~42 , chip|cpu|id_stage|id_reg|id_alu_in_0~42, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[6]~98 , chip|cpu|id_stage|id_reg|id_alu_in_0[6]~98, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[6]~99 , chip|cpu|id_stage|id_reg|id_alu_in_0[6]~99, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[4] , chip|cpu|id_stage|id_reg|id_alu_in_0[4], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~40 , chip|cpu|ex_stage|alu|ShiftLeft0~40, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~42 , chip|cpu|ex_stage|alu|ShiftLeft0~42, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~46 , chip|cpu|ex_stage|alu|ShiftLeft0~46, chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[3] , chip|uart|uart_rx|rx_data[3], chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[2] , chip|uart|uart_rx|rx_data[2], chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[1]~feeder , chip|uart|uart_rx|rx_data[1]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[1] , chip|uart|uart_rx|rx_data[1], chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[0]~feeder , chip|uart|uart_rx|rx_data[0]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_rx|rx_data[0] , chip|uart|uart_rx|rx_data[0], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[0]~feeder , chip|uart|uart_ctrl|rx_buf[0]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[0] , chip|uart|uart_ctrl|rx_buf[0], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|always0~8 , chip|uart|uart_ctrl|always0~8, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|irq_rx~0 , chip|uart|uart_ctrl|irq_rx~0, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|irq_rx , chip|uart|uart_ctrl|irq_rx, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|always0~9 , chip|uart|uart_ctrl|always0~9, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data~0 , chip|uart|uart_ctrl|rd_data~0, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data[0] , chip|uart|uart_ctrl|rd_data[0], chip_top, 1
instance = comp, \chip|timer|irq~0 , chip|timer|irq~0, chip_top, 1
instance = comp, \chip|timer|comb~0 , chip|timer|comb~0, chip_top, 1
instance = comp, \chip|timer|irq~1 , chip|timer|irq~1, chip_top, 1
instance = comp, \chip|timer|irq , chip|timer|irq, chip_top, 1
instance = comp, \chip|timer|Mux31~0 , chip|timer|Mux31~0, chip_top, 1
instance = comp, \chip|timer|expr_val[0] , chip|timer|expr_val[0], chip_top, 1
instance = comp, \chip|timer|Mux31~1 , chip|timer|Mux31~1, chip_top, 1
instance = comp, \chip|timer|rd_data~37 , chip|timer|rd_data~37, chip_top, 1
instance = comp, \chip|timer|rd_data[0] , chip|timer|rd_data[0], chip_top, 1
instance = comp, \gpio_io[0]~input , gpio_io[0]~input, chip_top, 1
instance = comp, \chip|gpio|io_dir[0] , chip|gpio|io_dir[0], chip_top, 1
instance = comp, \gpio_in[0]~input , gpio_in[0]~input, chip_top, 1
instance = comp, \chip|gpio|gpio_out[0] , chip|gpio|gpio_out[0], chip_top, 1
instance = comp, \chip|gpio|Mux15~0 , chip|gpio|Mux15~0, chip_top, 1
instance = comp, \chip|gpio|Mux15~1 , chip|gpio|Mux15~1, chip_top, 1
instance = comp, \chip|gpio|rd_data~21 , chip|gpio|rd_data~21, chip_top, 1
instance = comp, \chip|gpio|rd_data[0] , chip|gpio|rd_data[0], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[0]~20 , chip|bus|bus_slave_mux|m_rd_data[0]~20, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[0]~23 , chip|bus|bus_slave_mux|m_rd_data[0]~23, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[0] , chip|bus|bus_slave_mux|m_rd_data[0], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[0] , chip|cpu|mem_stage|bus_if|rd_buf[0], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~0 , chip|cpu|id_stage|id_reg|id_mem_wr_data~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[0] , chip|cpu|id_stage|id_reg|id_mem_wr_data[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~0 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[0] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[0], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a0 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~2 , chip|cpu|mem_stage|mem_ctrl|out~2, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~3 , chip|cpu|mem_stage|mem_ctrl|out~3, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[0]~8 , chip|cpu|mem_stage|mem_ctrl|out[0]~8, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[0]~9 , chip|cpu|mem_stage|mem_ctrl|out[0]~9, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][0] , chip|cpu|gpr|gpr[15][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][0] , chip|cpu|gpr|gpr[14][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][0] , chip|cpu|gpr|gpr[12][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][0] , chip|cpu|gpr|gpr[13][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~32 , chip|cpu|id_stage|decoder|s_ra_data[0]~32, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~33 , chip|cpu|id_stage|decoder|s_ra_data[0]~33, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][0] , chip|cpu|gpr|gpr[4][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][0] , chip|cpu|gpr|gpr[5][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~27 , chip|cpu|id_stage|decoder|s_ra_data[0]~27, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][0] , chip|cpu|gpr|gpr[7][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][0] , chip|cpu|gpr|gpr[6][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~28 , chip|cpu|id_stage|decoder|s_ra_data[0]~28, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][0] , chip|cpu|gpr|gpr[2][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][0] , chip|cpu|gpr|gpr[0][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~29 , chip|cpu|id_stage|decoder|s_ra_data[0]~29, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][0] , chip|cpu|gpr|gpr[3][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][0] , chip|cpu|gpr|gpr[1][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~30 , chip|cpu|id_stage|decoder|s_ra_data[0]~30, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~31 , chip|cpu|id_stage|decoder|s_ra_data[0]~31, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][0] , chip|cpu|gpr|gpr[10][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][0] , chip|cpu|gpr|gpr[8][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~25 , chip|cpu|id_stage|decoder|s_ra_data[0]~25, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][0] , chip|cpu|gpr|gpr[9][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][0] , chip|cpu|gpr|gpr[11][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~26 , chip|cpu|id_stage|decoder|s_ra_data[0]~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~34 , chip|cpu|id_stage|decoder|s_ra_data[0]~34, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][0] , chip|cpu|gpr|gpr[25][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][0] , chip|cpu|gpr|gpr[29][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][0] , chip|cpu|gpr|gpr[17][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][0] , chip|cpu|gpr|gpr[21][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~35 , chip|cpu|id_stage|decoder|s_ra_data[0]~35, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~36 , chip|cpu|id_stage|decoder|s_ra_data[0]~36, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][0] , chip|cpu|gpr|gpr[18][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][0] , chip|cpu|gpr|gpr[26][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~39 , chip|cpu|id_stage|decoder|s_ra_data[0]~39, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][0] , chip|cpu|gpr|gpr[30][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][0] , chip|cpu|gpr|gpr[22][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~40 , chip|cpu|id_stage|decoder|s_ra_data[0]~40, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][0] , chip|cpu|gpr|gpr[16][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][0] , chip|cpu|gpr|gpr[24][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~41 , chip|cpu|id_stage|decoder|s_ra_data[0]~41, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][0] , chip|cpu|gpr|gpr[28][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][0] , chip|cpu|gpr|gpr[20][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~42 , chip|cpu|id_stage|decoder|s_ra_data[0]~42, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~43 , chip|cpu|id_stage|decoder|s_ra_data[0]~43, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][0] , chip|cpu|gpr|gpr[27][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][0] , chip|cpu|gpr|gpr[19][0], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][0] , chip|cpu|gpr|gpr[23][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~37 , chip|cpu|id_stage|decoder|s_ra_data[0]~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~38 , chip|cpu|id_stage|decoder|s_ra_data[0]~38, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~44 , chip|cpu|id_stage|decoder|s_ra_data[0]~44, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~45 , chip|cpu|id_stage|decoder|s_ra_data[0]~45, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~48 , chip|cpu|id_stage|decoder|s_ra_data[0]~48, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~46 , chip|cpu|id_stage|decoder|s_ra_data[0]~46, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~1 , chip|cpu|ex_stage|alu|Mux30~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~1 , chip|cpu|ex_stage|alu|Mux1~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~0 , chip|cpu|ex_stage|alu|Mux30~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~2 , chip|cpu|ex_stage|alu|Mux30~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux31~6 , chip|cpu|ex_stage|alu|Mux31~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[0]~47 , chip|cpu|id_stage|decoder|s_ra_data[0]~47, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[1]~145 , chip|cpu|id_stage|id_reg|id_alu_in_0[1]~145, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~154 , chip|cpu|id_stage|id_reg|id_alu_in_0~154, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[1]~142 , chip|cpu|id_stage|id_reg|id_alu_in_0[1]~142, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[2] , chip|cpu|mem_stage|bus_if|rd_buf[2], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a2 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a2, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~20 , chip|cpu|mem_stage|mem_ctrl|out~20, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~122 , chip|cpu|mem_stage|mem_ctrl|out~122, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~10 , chip|cpu|mem_stage|mem_reg|mem_out~10, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~11 , chip|cpu|mem_stage|mem_reg|mem_out~11, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[2] , chip|cpu|mem_stage|mem_reg|mem_out[2], chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[2]~3 , chip|cpu|ctrl|mask[2]~3, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[2] , chip|cpu|ctrl|mask[2], chip_top, 1
instance = comp, \chip|uart|uart_tx|bit_cnt[0]~3 , chip|uart|uart_tx|bit_cnt[0]~3, chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~0 , chip|uart|uart_tx|Add1~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~2 , chip|uart|uart_tx|Add1~2, chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~4 , chip|uart|uart_tx|Add1~4, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[2]~8 , chip|uart|uart_tx|div_cnt[2]~8, chip_top, 1
instance = comp, \chip|uart|uart_tx|Equal0~2 , chip|uart|uart_tx|Equal0~2, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|always0~7 , chip|uart|uart_ctrl|always0~7, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_start , chip|uart|uart_ctrl|tx_start, chip_top, 1
instance = comp, \chip|uart|uart_tx|state.1~0 , chip|uart|uart_tx|state.1~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|state.1 , chip|uart|uart_tx|state.1, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[2] , chip|uart|uart_tx|div_cnt[2], chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~6 , chip|uart|uart_tx|Add1~6, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt~4 , chip|uart|uart_tx|div_cnt~4, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[3] , chip|uart|uart_tx|div_cnt[3], chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~8 , chip|uart|uart_tx|Add1~8, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt~3 , chip|uart|uart_tx|div_cnt~3, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[4] , chip|uart|uart_tx|div_cnt[4], chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~10 , chip|uart|uart_tx|Add1~10, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt~2 , chip|uart|uart_tx|div_cnt~2, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[5] , chip|uart|uart_tx|div_cnt[5], chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~12 , chip|uart|uart_tx|Add1~12, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt~1 , chip|uart|uart_tx|div_cnt~1, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[6] , chip|uart|uart_tx|div_cnt[6], chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~14 , chip|uart|uart_tx|Add1~14, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt~0 , chip|uart|uart_tx|div_cnt~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[7] , chip|uart|uart_tx|div_cnt[7], chip_top, 1
instance = comp, \chip|uart|uart_tx|Add1~16 , chip|uart|uart_tx|Add1~16, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[8]~7 , chip|uart|uart_tx|div_cnt[8]~7, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[8] , chip|uart|uart_tx|div_cnt[8], chip_top, 1
instance = comp, \chip|uart|uart_tx|Equal0~0 , chip|uart|uart_tx|Equal0~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt~6 , chip|uart|uart_tx|div_cnt~6, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[0] , chip|uart|uart_tx|div_cnt[0], chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt~5 , chip|uart|uart_tx|div_cnt~5, chip_top, 1
instance = comp, \chip|uart|uart_tx|div_cnt[1] , chip|uart|uart_tx|div_cnt[1], chip_top, 1
instance = comp, \chip|uart|uart_tx|Equal0~1 , chip|uart|uart_tx|Equal0~1, chip_top, 1
instance = comp, \chip|uart|uart_tx|bit_cnt[1]~0 , chip|uart|uart_tx|bit_cnt[1]~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|bit_cnt[0] , chip|uart|uart_tx|bit_cnt[0], chip_top, 1
instance = comp, \chip|uart|uart_tx|Selector0~0 , chip|uart|uart_tx|Selector0~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|bit_cnt[3] , chip|uart|uart_tx|bit_cnt[3], chip_top, 1
instance = comp, \chip|uart|uart_tx|bit_cnt~2 , chip|uart|uart_tx|bit_cnt~2, chip_top, 1
instance = comp, \chip|uart|uart_tx|bit_cnt[1] , chip|uart|uart_tx|bit_cnt[1], chip_top, 1
instance = comp, \chip|uart|uart_tx|bit_cnt~1 , chip|uart|uart_tx|bit_cnt~1, chip_top, 1
instance = comp, \chip|uart|uart_tx|bit_cnt[2] , chip|uart|uart_tx|bit_cnt[2], chip_top, 1
instance = comp, \chip|uart|uart_tx|state~7 , chip|uart|uart_tx|state~7, chip_top, 1
instance = comp, \chip|uart|uart_tx|tx_end~0 , chip|uart|uart_tx|tx_end~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|tx_end , chip|uart|uart_tx|tx_end, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|irq_tx~0 , chip|uart|uart_ctrl|irq_tx~0, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|irq_tx , chip|uart|uart_ctrl|irq_tx, chip_top, 1
instance = comp, \chip|timer|rd_data~5 , chip|timer|rd_data~5, chip_top, 1
instance = comp, \chip|timer|expr_val[1] , chip|timer|expr_val[1], chip_top, 1
instance = comp, \chip|timer|rd_data~4 , chip|timer|rd_data~4, chip_top, 1
instance = comp, \chip|timer|rd_data~6 , chip|timer|rd_data~6, chip_top, 1
instance = comp, \chip|timer|rd_data[1] , chip|timer|rd_data[1], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[1]~feeder , chip|uart|uart_ctrl|rx_buf[1]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[1] , chip|uart|uart_ctrl|rx_buf[1], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data~1 , chip|uart|uart_ctrl|rd_data~1, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data[1] , chip|uart|uart_ctrl|rd_data[1], chip_top, 1
instance = comp, \chip|gpio|io_dir[1] , chip|gpio|io_dir[1], chip_top, 1
instance = comp, \gpio_io[1]~input , gpio_io[1]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[1]~0 , chip|gpio|rd_data[1]~0, chip_top, 1
instance = comp, \chip|gpio|gpio_out[1]~feeder , chip|gpio|gpio_out[1]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[1] , chip|gpio|gpio_out[1], chip_top, 1
instance = comp, \chip|gpio|rd_data[1] , chip|gpio|rd_data[1], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[1]~24 , chip|bus|bus_slave_mux|m_rd_data[1]~24, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[1]~25 , chip|bus|bus_slave_mux|m_rd_data[1]~25, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[1] , chip|bus|bus_slave_mux|m_rd_data[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[1] , chip|cpu|mem_stage|bus_if|rd_buf[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~10 , chip|cpu|mem_stage|mem_ctrl|out~10, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~11 , chip|cpu|mem_stage|mem_ctrl|out~11, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~120 , chip|cpu|mem_stage|mem_ctrl|out~120, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~4 , chip|cpu|mem_stage|mem_reg|mem_out~4, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~5 , chip|cpu|mem_stage|mem_reg|mem_out~5, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[1] , chip|cpu|mem_stage|mem_reg|mem_out[1], chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[1]~2 , chip|cpu|ctrl|mask[1]~2, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[1] , chip|cpu|ctrl|mask[1], chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[0]~1 , chip|cpu|ctrl|mask[0]~1, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[0] , chip|cpu|ctrl|mask[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|int_detect~0 , chip|cpu|ctrl|int_detect~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_int_en~1 , chip|cpu|ctrl|pre_int_en~1, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_int_en~0 , chip|cpu|ctrl|pre_int_en~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_int_en , chip|cpu|ctrl|pre_int_en, chip_top, 1
instance = comp, \chip|cpu|ctrl|Equal1~0 , chip|cpu|ctrl|Equal1~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|int_en~0 , chip|cpu|ctrl|int_en~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|int_en~1 , chip|cpu|ctrl|int_en~1, chip_top, 1
instance = comp, \chip|cpu|ctrl|int_en~2 , chip|cpu|ctrl|int_en~2, chip_top, 1
instance = comp, \chip|cpu|ctrl|int_en , chip|cpu|ctrl|int_en, chip_top, 1
instance = comp, \chip|cpu|ctrl|int_detect~1 , chip|cpu|ctrl|int_detect~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code~2 , chip|cpu|id_stage|id_reg|id_exp_code~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code~3 , chip|cpu|id_stage|id_reg|id_exp_code~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code~4 , chip|cpu|id_stage|id_reg|id_exp_code~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code[1] , chip|cpu|id_stage|id_reg|id_exp_code[1], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_exp_code~1 , chip|cpu|ex_stage|ex_reg|ex_exp_code~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_exp_code[1] , chip|cpu|ex_stage|ex_reg|ex_exp_code[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_exp_code~1 , chip|cpu|mem_stage|mem_reg|mem_exp_code~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_exp_code[1] , chip|cpu|mem_stage|mem_reg|mem_exp_code[1], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code~0 , chip|cpu|id_stage|id_reg|id_exp_code~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code~1 , chip|cpu|id_stage|id_reg|id_exp_code~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code[2] , chip|cpu|id_stage|id_reg|id_exp_code[2], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_exp_code~0 , chip|cpu|ex_stage|ex_reg|ex_exp_code~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_exp_code[2] , chip|cpu|ex_stage|ex_reg|ex_exp_code[2], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_exp_code~0 , chip|cpu|mem_stage|mem_reg|mem_exp_code~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_exp_code[2] , chip|cpu|mem_stage|mem_reg|mem_exp_code[2], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_code~1 , chip|cpu|ctrl|exp_code~1, chip_top, 1
instance = comp, \chip|cpu|ctrl|dly_flag~0 , chip|cpu|ctrl|dly_flag~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_code[0] , chip|cpu|ctrl|exp_code[0], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~141 , chip|cpu|id_stage|id_reg|id_alu_in_0~141, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~143 , chip|cpu|id_stage|id_reg|id_alu_in_0~143, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[1]~140 , chip|cpu|id_stage|id_reg|id_alu_in_0[1]~140, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~144 , chip|cpu|id_stage|id_reg|id_alu_in_0~144, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~146 , chip|cpu|id_stage|id_reg|id_alu_in_0~146, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~147 , chip|cpu|id_stage|id_reg|id_alu_in_0~147, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[0] , chip|cpu|id_stage|id_reg|id_alu_in_0[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~47 , chip|cpu|ex_stage|alu|ShiftLeft0~47, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~0 , chip|cpu|id_stage|id_reg|id_pc~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[0] , chip|cpu|id_stage|id_reg|id_pc[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~0 , chip|cpu|ex_stage|ex_reg|ex_pc~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[0] , chip|cpu|ex_stage|ex_reg|ex_pc[0], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~0 , chip|cpu|mem_stage|mem_reg|mem_pc~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[0] , chip|cpu|mem_stage|mem_reg|mem_pc[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[0]~feeder , chip|cpu|ctrl|pre_pc[0]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[0] , chip|cpu|ctrl|pre_pc[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~0 , chip|cpu|ctrl|epc~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[0] , chip|cpu|ctrl|epc[0], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~43 , chip|cpu|id_stage|id_reg|id_alu_in_0~43, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_code~0 , chip|cpu|ctrl|exp_code~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_code[2] , chip|cpu|ctrl|exp_code[2], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[0] , chip|cpu|ctrl|exp_vector[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|Mux29~0 , chip|cpu|ctrl|Mux29~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|Mux29~1 , chip|cpu|ctrl|Mux29~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~153 , chip|cpu|id_stage|id_reg|id_alu_in_0~153, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~41 , chip|cpu|id_stage|id_reg|id_alu_in_0~41, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~44 , chip|cpu|id_stage|id_reg|id_alu_in_0~44, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][2] , chip|cpu|gpr|gpr[10][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][2] , chip|cpu|gpr|gpr[8][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~53 , chip|cpu|id_stage|decoder|jr_target[0]~53, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][2] , chip|cpu|gpr|gpr[9][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][2] , chip|cpu|gpr|gpr[11][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~54 , chip|cpu|id_stage|decoder|jr_target[0]~54, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][2] , chip|cpu|gpr|gpr[15][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][2] , chip|cpu|gpr|gpr[14][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][2] , chip|cpu|gpr|gpr[13][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][2] , chip|cpu|gpr|gpr[12][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~60 , chip|cpu|id_stage|decoder|jr_target[0]~60, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~61 , chip|cpu|id_stage|decoder|jr_target[0]~61, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][2] , chip|cpu|gpr|gpr[2][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][2] , chip|cpu|gpr|gpr[0][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~57 , chip|cpu|id_stage|decoder|jr_target[0]~57, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][2] , chip|cpu|gpr|gpr[3][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][2] , chip|cpu|gpr|gpr[1][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~58 , chip|cpu|id_stage|decoder|jr_target[0]~58, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][2] , chip|cpu|gpr|gpr[4][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][2] , chip|cpu|gpr|gpr[5][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~55 , chip|cpu|id_stage|decoder|jr_target[0]~55, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][2] , chip|cpu|gpr|gpr[7][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][2] , chip|cpu|gpr|gpr[6][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~56 , chip|cpu|id_stage|decoder|jr_target[0]~56, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~59 , chip|cpu|id_stage|decoder|jr_target[0]~59, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~62 , chip|cpu|id_stage|decoder|jr_target[0]~62, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][2] , chip|cpu|gpr|gpr[29][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][2] , chip|cpu|gpr|gpr[25][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][2] , chip|cpu|gpr|gpr[21][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][2] , chip|cpu|gpr|gpr[17][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~64 , chip|cpu|id_stage|decoder|jr_target[0]~64, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~65 , chip|cpu|id_stage|decoder|jr_target[0]~65, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][2] , chip|cpu|gpr|gpr[19][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][2] , chip|cpu|gpr|gpr[23][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~71 , chip|cpu|id_stage|decoder|jr_target[0]~71, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][2] , chip|cpu|gpr|gpr[27][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][2] , chip|cpu|gpr|gpr[31][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~72 , chip|cpu|id_stage|decoder|jr_target[0]~72, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][2] , chip|cpu|gpr|gpr[30][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][2] , chip|cpu|gpr|gpr[22][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][2] , chip|cpu|gpr|gpr[18][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][2] , chip|cpu|gpr|gpr[26][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~66 , chip|cpu|id_stage|decoder|jr_target[0]~66, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~67 , chip|cpu|id_stage|decoder|jr_target[0]~67, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][2] , chip|cpu|gpr|gpr[28][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][2] , chip|cpu|gpr|gpr[20][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][2] , chip|cpu|gpr|gpr[24][2], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][2] , chip|cpu|gpr|gpr[16][2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~68 , chip|cpu|id_stage|decoder|jr_target[0]~68, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~69 , chip|cpu|id_stage|decoder|jr_target[0]~69, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~70 , chip|cpu|id_stage|decoder|jr_target[0]~70, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~73 , chip|cpu|id_stage|decoder|jr_target[0]~73, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[2]~21 , chip|cpu|mem_stage|mem_ctrl|out[2]~21, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[2]~22 , chip|cpu|mem_stage|mem_ctrl|out[2]~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~63 , chip|cpu|id_stage|decoder|jr_target[0]~63, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~74 , chip|cpu|id_stage|decoder|jr_target[0]~74, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[0]~75 , chip|cpu|id_stage|decoder|jr_target[0]~75, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~45 , chip|cpu|id_stage|id_reg|id_alu_in_0~45, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[2] , chip|cpu|id_stage|id_reg|id_alu_in_0[2], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~48 , chip|cpu|ex_stage|alu|ShiftLeft0~48, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~49 , chip|cpu|ex_stage|alu|ShiftLeft0~49, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~50 , chip|cpu|ex_stage|alu|ShiftLeft0~50, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~6 , chip|cpu|ex_stage|alu|Mux8~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~13 , chip|cpu|ex_stage|alu|Mux1~13, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[6]~feeder , chip|uart|uart_ctrl|rx_buf[6]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[6] , chip|uart|uart_ctrl|rx_buf[6], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data~7 , chip|uart|uart_ctrl|rd_data~7, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data[6] , chip|uart|uart_ctrl|rd_data[6], chip_top, 1
instance = comp, \chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a6 , chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a6, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector94~0 , chip|cpu|mem_stage|bus_if|Selector94~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[6] , chip|cpu|mem_stage|bus_if|bus_wr_data[6], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[6]~6 , chip|bus|bus_master_mux|s_wr_data[6]~6, chip_top, 1
instance = comp, \chip|gpio|io_dir[6] , chip|gpio|io_dir[6], chip_top, 1
instance = comp, \gpio_io[6]~input , gpio_io[6]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[6]~5 , chip|gpio|rd_data[6]~5, chip_top, 1
instance = comp, \chip|gpio|gpio_out[6]~feeder , chip|gpio|gpio_out[6]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[6] , chip|gpio|gpio_out[6], chip_top, 1
instance = comp, \chip|gpio|rd_data[6] , chip|gpio|rd_data[6], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[6]~71 , chip|bus|bus_slave_mux|m_rd_data[6]~71, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[6]~72 , chip|bus|bus_slave_mux|m_rd_data[6]~72, chip_top, 1
instance = comp, \chip|timer|Add0~10 , chip|timer|Add0~10, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector95~0 , chip|cpu|mem_stage|bus_if|Selector95~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[5] , chip|cpu|mem_stage|bus_if|bus_wr_data[5], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[5]~5 , chip|bus|bus_master_mux|s_wr_data[5]~5, chip_top, 1
instance = comp, \chip|timer|counter~5 , chip|timer|counter~5, chip_top, 1
instance = comp, \chip|timer|counter[5] , chip|timer|counter[5], chip_top, 1
instance = comp, \chip|timer|Add0~12 , chip|timer|Add0~12, chip_top, 1
instance = comp, \chip|timer|counter~8 , chip|timer|counter~8, chip_top, 1
instance = comp, \chip|timer|counter[6] , chip|timer|counter[6], chip_top, 1
instance = comp, \chip|timer|expr_val[6] , chip|timer|expr_val[6], chip_top, 1
instance = comp, \chip|timer|rd_data~36 , chip|timer|rd_data~36, chip_top, 1
instance = comp, \chip|timer|rd_data[6] , chip|timer|rd_data[6], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[6] , chip|bus|bus_slave_mux|m_rd_data[6], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[6] , chip|cpu|mem_stage|bus_if|rd_buf[6], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~31 , chip|cpu|id_stage|id_reg|id_mem_wr_data~31, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[31] , chip|cpu|id_stage|id_reg|id_mem_wr_data[31], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~31 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~31, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[31] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[31], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a6 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a6, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~116 , chip|cpu|mem_stage|mem_ctrl|out~116, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~126 , chip|cpu|mem_stage|mem_ctrl|out~126, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~46 , chip|cpu|mem_stage|mem_reg|mem_out~46, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~47 , chip|cpu|mem_stage|mem_reg|mem_out~47, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[6] , chip|cpu|mem_stage|mem_reg|mem_out[6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][6] , chip|cpu|gpr|gpr[24][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][6] , chip|cpu|gpr|gpr[28][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][6] , chip|cpu|gpr|gpr[20][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][6] , chip|cpu|gpr|gpr[16][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~699 , chip|cpu|id_stage|decoder|mem_wr_data[6]~699, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~700 , chip|cpu|id_stage|decoder|mem_wr_data[6]~700, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][6] , chip|cpu|gpr|gpr[22][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][6] , chip|cpu|gpr|gpr[18][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~697 , chip|cpu|id_stage|decoder|mem_wr_data[6]~697, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][6] , chip|cpu|gpr|gpr[26][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][6] , chip|cpu|gpr|gpr[30][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~698 , chip|cpu|id_stage|decoder|mem_wr_data[6]~698, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~701 , chip|cpu|id_stage|decoder|mem_wr_data[6]~701, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][6] , chip|cpu|gpr|gpr[23][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][6] , chip|cpu|gpr|gpr[27][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][6] , chip|cpu|gpr|gpr[19][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~702 , chip|cpu|id_stage|decoder|mem_wr_data[6]~702, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][6] , chip|cpu|gpr|gpr[31][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~703 , chip|cpu|id_stage|decoder|mem_wr_data[6]~703, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][6] , chip|cpu|gpr|gpr[17][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][6] , chip|cpu|gpr|gpr[25][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~695 , chip|cpu|id_stage|decoder|mem_wr_data[6]~695, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][6] , chip|cpu|gpr|gpr[29][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][6] , chip|cpu|gpr|gpr[21][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~696 , chip|cpu|id_stage|decoder|mem_wr_data[6]~696, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~704 , chip|cpu|id_stage|decoder|mem_wr_data[6]~704, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][6] , chip|cpu|gpr|gpr[4][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][6] , chip|cpu|gpr|gpr[5][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~684 , chip|cpu|id_stage|decoder|mem_wr_data[6]~684, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][6] , chip|cpu|gpr|gpr[6][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][6] , chip|cpu|gpr|gpr[7][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~685 , chip|cpu|id_stage|decoder|mem_wr_data[6]~685, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][6] , chip|cpu|gpr|gpr[3][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][6] , chip|cpu|gpr|gpr[1][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][6] , chip|cpu|gpr|gpr[2][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][6] , chip|cpu|gpr|gpr[0][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~688 , chip|cpu|id_stage|decoder|mem_wr_data[6]~688, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~689 , chip|cpu|id_stage|decoder|mem_wr_data[6]~689, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][6] , chip|cpu|gpr|gpr[8][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][6] , chip|cpu|gpr|gpr[10][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~686 , chip|cpu|id_stage|decoder|mem_wr_data[6]~686, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][6] , chip|cpu|gpr|gpr[11][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][6] , chip|cpu|gpr|gpr[9][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~687 , chip|cpu|id_stage|decoder|mem_wr_data[6]~687, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~690 , chip|cpu|id_stage|decoder|mem_wr_data[6]~690, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][6] , chip|cpu|gpr|gpr[14][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][6] , chip|cpu|gpr|gpr[15][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][6] , chip|cpu|gpr|gpr[12][6], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][6] , chip|cpu|gpr|gpr[13][6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~691 , chip|cpu|id_stage|decoder|mem_wr_data[6]~691, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~692 , chip|cpu|id_stage|decoder|mem_wr_data[6]~692, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~693 , chip|cpu|id_stage|decoder|mem_wr_data[6]~693, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[6]~117 , chip|cpu|mem_stage|mem_ctrl|out[6]~117, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[6]~118 , chip|cpu|mem_stage|mem_ctrl|out[6]~118, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~694 , chip|cpu|id_stage|decoder|mem_wr_data[6]~694, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[6]~705 , chip|cpu|id_stage|decoder|mem_wr_data[6]~705, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[6]~25 , chip|cpu|id_stage|id_reg|id_alu_in_1[6]~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~6 , chip|cpu|id_stage|id_reg|id_mem_wr_data~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[6] , chip|cpu|id_stage|id_reg|id_mem_wr_data[6], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~6 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[6] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[6], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector69~0 , chip|cpu|mem_stage|bus_if|Selector69~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[31] , chip|cpu|mem_stage|bus_if|bus_wr_data[31], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[31]~31 , chip|bus|bus_master_mux|s_wr_data[31]~31, chip_top, 1
instance = comp, \chip|timer|expr_val[31] , chip|timer|expr_val[31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][30] , chip|cpu|gpr|gpr[14][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][30] , chip|cpu|gpr|gpr[15][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][30] , chip|cpu|gpr|gpr[12][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][30] , chip|cpu|gpr|gpr[13][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~663 , chip|cpu|id_stage|decoder|mem_wr_data[30]~663, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~664 , chip|cpu|id_stage|decoder|mem_wr_data[30]~664, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][30] , chip|cpu|gpr|gpr[6][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][30] , chip|cpu|gpr|gpr[7][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][30] , chip|cpu|gpr|gpr[4][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][30] , chip|cpu|gpr|gpr[5][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~656 , chip|cpu|id_stage|decoder|mem_wr_data[30]~656, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~657 , chip|cpu|id_stage|decoder|mem_wr_data[30]~657, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][30] , chip|cpu|gpr|gpr[3][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][30] , chip|cpu|gpr|gpr[1][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][30] , chip|cpu|gpr|gpr[2][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][30] , chip|cpu|gpr|gpr[0][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~660 , chip|cpu|id_stage|decoder|mem_wr_data[30]~660, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~661 , chip|cpu|id_stage|decoder|mem_wr_data[30]~661, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][30] , chip|cpu|gpr|gpr[10][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][30] , chip|cpu|gpr|gpr[8][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~658 , chip|cpu|id_stage|decoder|mem_wr_data[30]~658, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][30] , chip|cpu|gpr|gpr[11][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][30] , chip|cpu|gpr|gpr[9][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~659 , chip|cpu|id_stage|decoder|mem_wr_data[30]~659, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~662 , chip|cpu|id_stage|decoder|mem_wr_data[30]~662, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[30]~34 , chip|cpu|id_stage|id_reg|id_alu_in_1[30]~34, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[30]~109 , chip|cpu|mem_stage|mem_ctrl|out[30]~109, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~110 , chip|cpu|mem_stage|mem_ctrl|out~110, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[30]~112 , chip|cpu|mem_stage|mem_ctrl|out[30]~112, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[30]~32 , chip|cpu|id_stage|id_reg|id_alu_in_1[30]~32, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][30] , chip|cpu|gpr|gpr[19][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][30] , chip|cpu|gpr|gpr[27][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~653 , chip|cpu|id_stage|decoder|mem_wr_data[30]~653, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][30] , chip|cpu|gpr|gpr[31][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][30] , chip|cpu|gpr|gpr[23][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~654 , chip|cpu|id_stage|decoder|mem_wr_data[30]~654, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][30] , chip|cpu|gpr|gpr[21][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][30] , chip|cpu|gpr|gpr[29][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][30] , chip|cpu|gpr|gpr[25][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][30] , chip|cpu|gpr|gpr[17][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~646 , chip|cpu|id_stage|decoder|mem_wr_data[30]~646, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~647 , chip|cpu|id_stage|decoder|mem_wr_data[30]~647, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][30] , chip|cpu|gpr|gpr[24][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][30] , chip|cpu|gpr|gpr[28][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][30] , chip|cpu|gpr|gpr[16][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~650 , chip|cpu|id_stage|decoder|mem_wr_data[30]~650, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~651 , chip|cpu|id_stage|decoder|mem_wr_data[30]~651, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][30] , chip|cpu|gpr|gpr[26][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][30] , chip|cpu|gpr|gpr[30][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][30] , chip|cpu|gpr|gpr[22][30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][30] , chip|cpu|gpr|gpr[18][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~648 , chip|cpu|id_stage|decoder|mem_wr_data[30]~648, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~649 , chip|cpu|id_stage|decoder|mem_wr_data[30]~649, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~652 , chip|cpu|id_stage|decoder|mem_wr_data[30]~652, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[30]~655 , chip|cpu|id_stage|decoder|mem_wr_data[30]~655, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[30]~33 , chip|cpu|id_stage|id_reg|id_alu_in_1[30]~33, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[30]~35 , chip|cpu|id_stage|id_reg|id_alu_in_1[30]~35, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[30]~1 , chip|cpu|id_stage|id_reg|id_alu_in_1[30]~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~30 , chip|cpu|id_stage|id_reg|id_mem_wr_data~30, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[30] , chip|cpu|id_stage|id_reg|id_mem_wr_data[30], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~30 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~30, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[30] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[30], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector70~0 , chip|cpu|mem_stage|bus_if|Selector70~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[30] , chip|cpu|mem_stage|bus_if|bus_wr_data[30], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[30]~30 , chip|bus|bus_master_mux|s_wr_data[30]~30, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector72~0 , chip|cpu|mem_stage|bus_if|Selector72~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[28] , chip|cpu|mem_stage|bus_if|bus_wr_data[28], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[28]~28 , chip|bus|bus_master_mux|s_wr_data[28]~28, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][27] , chip|cpu|gpr|gpr[31][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][27] , chip|cpu|gpr|gpr[23][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][27] , chip|cpu|gpr|gpr[19][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][27] , chip|cpu|gpr|gpr[27][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~117 , chip|cpu|id_stage|decoder|jr_target[25]~117, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~118 , chip|cpu|id_stage|decoder|jr_target[25]~118, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][27] , chip|cpu|gpr|gpr[30][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][27] , chip|cpu|gpr|gpr[26][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][27] , chip|cpu|gpr|gpr[18][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~110 , chip|cpu|id_stage|decoder|jr_target[25]~110, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~111 , chip|cpu|id_stage|decoder|jr_target[25]~111, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][27] , chip|cpu|gpr|gpr[29][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][27] , chip|cpu|gpr|gpr[21][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][27] , chip|cpu|gpr|gpr[17][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][27] , chip|cpu|gpr|gpr[25][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~112 , chip|cpu|id_stage|decoder|jr_target[25]~112, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~113 , chip|cpu|id_stage|decoder|jr_target[25]~113, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][27] , chip|cpu|gpr|gpr[20][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][27] , chip|cpu|gpr|gpr[16][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~114 , chip|cpu|id_stage|decoder|jr_target[25]~114, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][27] , chip|cpu|gpr|gpr[24][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][27] , chip|cpu|gpr|gpr[28][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~115 , chip|cpu|id_stage|decoder|jr_target[25]~115, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~116 , chip|cpu|id_stage|decoder|jr_target[25]~116, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~119 , chip|cpu|id_stage|decoder|jr_target[25]~119, chip_top, 1
instance = comp, \chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a2 , chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~19 , chip|cpu|id_stage|id_reg|id_mem_wr_data~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[27] , chip|cpu|id_stage|id_reg|id_mem_wr_data[27], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~19 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~19, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[27] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[27], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector73~0 , chip|cpu|mem_stage|bus_if|Selector73~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[27] , chip|cpu|mem_stage|bus_if|bus_wr_data[27], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[27]~27 , chip|bus|bus_master_mux|s_wr_data[27]~27, chip_top, 1
instance = comp, \chip|timer|expr_val[27] , chip|timer|expr_val[27], chip_top, 1
instance = comp, \chip|timer|rd_data~12 , chip|timer|rd_data~12, chip_top, 1
instance = comp, \chip|timer|rd_data[27] , chip|timer|rd_data[27], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[27]~36 , chip|bus|bus_slave_mux|m_rd_data[27]~36, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[27] , chip|cpu|mem_stage|bus_if|rd_buf[27], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a26 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a26, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~33 , chip|cpu|mem_stage|mem_ctrl|out~33, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[27]~34 , chip|cpu|mem_stage|mem_ctrl|out[27]~34, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[27]~35 , chip|cpu|mem_stage|mem_ctrl|out[27]~35, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][27] , chip|cpu|gpr|gpr[15][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][27] , chip|cpu|gpr|gpr[14][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][27] , chip|cpu|gpr|gpr[12][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~106 , chip|cpu|id_stage|decoder|jr_target[25]~106, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][27] , chip|cpu|gpr|gpr[13][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~107 , chip|cpu|id_stage|decoder|jr_target[25]~107, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][27] , chip|cpu|gpr|gpr[6][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][27] , chip|cpu|gpr|gpr[4][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~99 , chip|cpu|id_stage|decoder|jr_target[25]~99, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][27] , chip|cpu|gpr|gpr[5][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][27] , chip|cpu|gpr|gpr[7][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~100 , chip|cpu|id_stage|decoder|jr_target[25]~100, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][27] , chip|cpu|gpr|gpr[3][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][27] , chip|cpu|gpr|gpr[2][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][27] , chip|cpu|gpr|gpr[1][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][27] , chip|cpu|gpr|gpr[0][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~103 , chip|cpu|id_stage|decoder|jr_target[25]~103, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~104 , chip|cpu|id_stage|decoder|jr_target[25]~104, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][27] , chip|cpu|gpr|gpr[10][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][27] , chip|cpu|gpr|gpr[11][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][27] , chip|cpu|gpr|gpr[8][27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][27] , chip|cpu|gpr|gpr[9][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~101 , chip|cpu|id_stage|decoder|jr_target[25]~101, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~102 , chip|cpu|id_stage|decoder|jr_target[25]~102, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~105 , chip|cpu|id_stage|decoder|jr_target[25]~105, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~108 , chip|cpu|id_stage|decoder|jr_target[25]~108, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~109 , chip|cpu|id_stage|decoder|jr_target[25]~109, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[25]~120 , chip|cpu|id_stage|decoder|jr_target[25]~120, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[27]~2 , chip|cpu|id_stage|id_reg|id_alu_in_0[27]~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~49 , chip|cpu|id_stage|id_reg|id_alu_in_0~49, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~50 , chip|cpu|id_stage|id_reg|id_alu_in_0~50, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[25] , chip|cpu|ctrl|exp_vector[25], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~59 , chip|cpu|id_stage|id_reg|id_alu_in_0~59, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[25] , chip|cpu|mem_stage|bus_if|rd_buf[25], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~13 , chip|cpu|ex_stage|alu|Mux5~13, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~12 , chip|cpu|ex_stage|alu|Mux5~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~14 , chip|cpu|ex_stage|alu|Mux5~14, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][25] , chip|cpu|gpr|gpr[31][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][25] , chip|cpu|gpr|gpr[23][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][25] , chip|cpu|gpr|gpr[19][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][25] , chip|cpu|gpr|gpr[27][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~558 , chip|cpu|id_stage|decoder|jr_target[23]~558, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~559 , chip|cpu|id_stage|decoder|jr_target[23]~559, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][25] , chip|cpu|gpr|gpr[28][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][25] , chip|cpu|gpr|gpr[24][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][25] , chip|cpu|gpr|gpr[16][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][25] , chip|cpu|gpr|gpr[20][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~555 , chip|cpu|id_stage|decoder|jr_target[23]~555, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~556 , chip|cpu|id_stage|decoder|jr_target[23]~556, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][25] , chip|cpu|gpr|gpr[29][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][25] , chip|cpu|gpr|gpr[21][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][25] , chip|cpu|gpr|gpr[17][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][25] , chip|cpu|gpr|gpr[25][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~553 , chip|cpu|id_stage|decoder|jr_target[23]~553, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~554 , chip|cpu|id_stage|decoder|jr_target[23]~554, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~557 , chip|cpu|id_stage|decoder|jr_target[23]~557, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][25] , chip|cpu|gpr|gpr[30][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][25] , chip|cpu|gpr|gpr[26][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][25] , chip|cpu|gpr|gpr[22][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][25] , chip|cpu|gpr|gpr[18][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~551 , chip|cpu|id_stage|decoder|jr_target[23]~551, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~552 , chip|cpu|id_stage|decoder|jr_target[23]~552, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~560 , chip|cpu|id_stage|decoder|jr_target[23]~560, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~41 , chip|cpu|ex_stage|ex_reg|ex_out~41, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[25] , chip|cpu|ex_stage|ex_reg|ex_out[25], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[25]~105 , chip|cpu|mem_stage|mem_ctrl|out[25]~105, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][25] , chip|cpu|gpr|gpr[3][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][25] , chip|cpu|gpr|gpr[2][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][25] , chip|cpu|gpr|gpr[1][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][25] , chip|cpu|gpr|gpr[0][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~544 , chip|cpu|id_stage|decoder|jr_target[23]~544, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~545 , chip|cpu|id_stage|decoder|jr_target[23]~545, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][25] , chip|cpu|gpr|gpr[10][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][25] , chip|cpu|gpr|gpr[8][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][25] , chip|cpu|gpr|gpr[9][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~542 , chip|cpu|id_stage|decoder|jr_target[23]~542, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][25] , chip|cpu|gpr|gpr[11][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~543 , chip|cpu|id_stage|decoder|jr_target[23]~543, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~546 , chip|cpu|id_stage|decoder|jr_target[23]~546, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][25] , chip|cpu|gpr|gpr[15][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][25] , chip|cpu|gpr|gpr[13][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][25] , chip|cpu|gpr|gpr[14][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][25] , chip|cpu|gpr|gpr[12][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~547 , chip|cpu|id_stage|decoder|jr_target[23]~547, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~548 , chip|cpu|id_stage|decoder|jr_target[23]~548, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][25] , chip|cpu|gpr|gpr[6][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][25] , chip|cpu|gpr|gpr[4][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~540 , chip|cpu|id_stage|decoder|jr_target[23]~540, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][25] , chip|cpu|gpr|gpr[5][25], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][25] , chip|cpu|gpr|gpr[7][25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~541 , chip|cpu|id_stage|decoder|jr_target[23]~541, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~549 , chip|cpu|id_stage|decoder|jr_target[23]~549, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~550 , chip|cpu|id_stage|decoder|jr_target[23]~550, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[23]~561 , chip|cpu|id_stage|decoder|jr_target[23]~561, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[25]~18 , chip|cpu|id_stage|id_reg|id_alu_in_0[25]~18, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[23] , chip|cpu|ctrl|exp_vector[23], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~71 , chip|cpu|id_stage|id_reg|id_alu_in_0~71, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~7 , chip|cpu|id_stage|id_reg|id_pc~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[23] , chip|cpu|id_stage|id_reg|id_pc[23], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[11]~47 , chip|cpu|id_stage|id_reg|id_alu_in_0[11]~47, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~70 , chip|cpu|id_stage|id_reg|id_alu_in_0~70, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~9 , chip|cpu|id_stage|id_reg|id_pc~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[21] , chip|cpu|id_stage|id_reg|id_pc[21], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~10 , chip|cpu|ex_stage|ex_reg|ex_pc~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[21] , chip|cpu|ex_stage|ex_reg|ex_pc[21], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~10 , chip|cpu|mem_stage|mem_reg|mem_pc~10, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[21] , chip|cpu|mem_stage|mem_reg|mem_pc[21], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~36 , chip|cpu|if_stage|if_reg|if_pc~36, chip_top, 1
instance = comp, \chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a22 , chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a22, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][23] , chip|cpu|gpr|gpr[19][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][23] , chip|cpu|gpr|gpr[23][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~576 , chip|cpu|id_stage|decoder|mem_wr_data[23]~576, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][23] , chip|cpu|gpr|gpr[27][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][23] , chip|cpu|gpr|gpr[31][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~577 , chip|cpu|id_stage|decoder|mem_wr_data[23]~577, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][23] , chip|cpu|gpr|gpr[26][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][23] , chip|cpu|gpr|gpr[18][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~569 , chip|cpu|id_stage|decoder|mem_wr_data[23]~569, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][23] , chip|cpu|gpr|gpr[22][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][23] , chip|cpu|gpr|gpr[30][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~570 , chip|cpu|id_stage|decoder|mem_wr_data[23]~570, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][23] , chip|cpu|gpr|gpr[29][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][23] , chip|cpu|gpr|gpr[25][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][23] , chip|cpu|gpr|gpr[21][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][23] , chip|cpu|gpr|gpr[17][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~571 , chip|cpu|id_stage|decoder|mem_wr_data[23]~571, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~572 , chip|cpu|id_stage|decoder|mem_wr_data[23]~572, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][23] , chip|cpu|gpr|gpr[28][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][23] , chip|cpu|gpr|gpr[20][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][23] , chip|cpu|gpr|gpr[16][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][23] , chip|cpu|gpr|gpr[24][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~573 , chip|cpu|id_stage|decoder|mem_wr_data[23]~573, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~574 , chip|cpu|id_stage|decoder|mem_wr_data[23]~574, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~575 , chip|cpu|id_stage|decoder|mem_wr_data[23]~575, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~578 , chip|cpu|id_stage|decoder|mem_wr_data[23]~578, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][23] , chip|cpu|gpr|gpr[12][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][23] , chip|cpu|gpr|gpr[14][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~565 , chip|cpu|id_stage|decoder|mem_wr_data[23]~565, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][23] , chip|cpu|gpr|gpr[13][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][23] , chip|cpu|gpr|gpr[15][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~566 , chip|cpu|id_stage|decoder|mem_wr_data[23]~566, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][23] , chip|cpu|gpr|gpr[1][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][23] , chip|cpu|gpr|gpr[0][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~562 , chip|cpu|id_stage|decoder|mem_wr_data[23]~562, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][23] , chip|cpu|gpr|gpr[2][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][23] , chip|cpu|gpr|gpr[3][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~563 , chip|cpu|id_stage|decoder|mem_wr_data[23]~563, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][23] , chip|cpu|gpr|gpr[6][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][23] , chip|cpu|gpr|gpr[4][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~560 , chip|cpu|id_stage|decoder|mem_wr_data[23]~560, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][23] , chip|cpu|gpr|gpr[7][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][23] , chip|cpu|gpr|gpr[5][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~561 , chip|cpu|id_stage|decoder|mem_wr_data[23]~561, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~564 , chip|cpu|id_stage|decoder|mem_wr_data[23]~564, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][23] , chip|cpu|gpr|gpr[9][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][23] , chip|cpu|gpr|gpr[8][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~558 , chip|cpu|id_stage|decoder|mem_wr_data[23]~558, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][23] , chip|cpu|gpr|gpr[10][23], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][23] , chip|cpu|gpr|gpr[11][23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~559 , chip|cpu|id_stage|decoder|mem_wr_data[23]~559, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~567 , chip|cpu|id_stage|decoder|mem_wr_data[23]~567, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~568 , chip|cpu|id_stage|decoder|mem_wr_data[23]~568, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[23]~579 , chip|cpu|id_stage|decoder|mem_wr_data[23]~579, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[23]~8 , chip|cpu|id_stage|id_reg|id_alu_in_1[23]~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~26 , chip|cpu|id_stage|id_reg|id_mem_wr_data~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[23] , chip|cpu|id_stage|id_reg|id_mem_wr_data[23], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~26 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~26, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[23] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[23], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector77~0 , chip|cpu|mem_stage|bus_if|Selector77~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[23] , chip|cpu|mem_stage|bus_if|bus_wr_data[23], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[23]~23 , chip|bus|bus_master_mux|s_wr_data[23]~23, chip_top, 1
instance = comp, \chip|timer|expr_val[23] , chip|timer|expr_val[23], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~23 , chip|cpu|id_stage|id_reg|id_mem_wr_data~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[20] , chip|cpu|id_stage|id_reg|id_mem_wr_data[20], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~23 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~23, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[20] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[20], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector80~0 , chip|cpu|mem_stage|bus_if|Selector80~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[20] , chip|cpu|mem_stage|bus_if|bus_wr_data[20], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[20]~20 , chip|bus|bus_master_mux|s_wr_data[20]~20, chip_top, 1
instance = comp, \chip|timer|Add0~40 , chip|timer|Add0~40, chip_top, 1
instance = comp, \chip|timer|counter~22 , chip|timer|counter~22, chip_top, 1
instance = comp, \chip|timer|counter[20] , chip|timer|counter[20], chip_top, 1
instance = comp, \chip|timer|Add0~42 , chip|timer|Add0~42, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~68 , chip|cpu|ex_stage|alu|ShiftLeft0~68, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[12] , chip|cpu|mem_stage|bus_if|rd_buf[12], chip_top, 1
instance = comp, \chip|timer|Add0~14 , chip|timer|Add0~14, chip_top, 1
instance = comp, \chip|timer|counter~7 , chip|timer|counter~7, chip_top, 1
instance = comp, \chip|timer|counter[7] , chip|timer|counter[7], chip_top, 1
instance = comp, \chip|timer|Add0~16 , chip|timer|Add0~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~8 , chip|cpu|id_stage|id_reg|id_mem_wr_data~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[8] , chip|cpu|id_stage|id_reg|id_mem_wr_data[8], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~8 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[8] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[8], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector92~0 , chip|cpu|mem_stage|bus_if|Selector92~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[8] , chip|cpu|mem_stage|bus_if|bus_wr_data[8], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[8]~8 , chip|bus|bus_master_mux|s_wr_data[8]~8, chip_top, 1
instance = comp, \chip|timer|counter~10 , chip|timer|counter~10, chip_top, 1
instance = comp, \chip|timer|counter[8] , chip|timer|counter[8], chip_top, 1
instance = comp, \chip|timer|Add0~18 , chip|timer|Add0~18, chip_top, 1
instance = comp, \chip|timer|counter~9 , chip|timer|counter~9, chip_top, 1
instance = comp, \chip|timer|counter[9] , chip|timer|counter[9], chip_top, 1
instance = comp, \chip|timer|Add0~20 , chip|timer|Add0~20, chip_top, 1
instance = comp, \chip|timer|counter~12 , chip|timer|counter~12, chip_top, 1
instance = comp, \chip|timer|counter[10] , chip|timer|counter[10], chip_top, 1
instance = comp, \chip|timer|Add0~22 , chip|timer|Add0~22, chip_top, 1
instance = comp, \gpio_io[11]~input , gpio_io[11]~input, chip_top, 1
instance = comp, \chip|gpio|io_dir[11] , chip|gpio|io_dir[11], chip_top, 1
instance = comp, \chip|gpio|rd_data[11]~10 , chip|gpio|rd_data[11]~10, chip_top, 1
instance = comp, \chip|gpio|gpio_out[11]~feeder , chip|gpio|gpio_out[11]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[11] , chip|gpio|gpio_out[11], chip_top, 1
instance = comp, \chip|gpio|rd_data[11] , chip|gpio|rd_data[11], chip_top, 1
instance = comp, \chip|timer|expr_val[11] , chip|timer|expr_val[11], chip_top, 1
instance = comp, \chip|timer|rd_data~16 , chip|timer|rd_data~16, chip_top, 1
instance = comp, \chip|timer|rd_data[11] , chip|timer|rd_data[11], chip_top, 1
instance = comp, \chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a8 , chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a8, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[11]~43 , chip|bus|bus_slave_mux|m_rd_data[11]~43, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[11]~44 , chip|bus|bus_slave_mux|m_rd_data[11]~44, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[11]~78 , chip|bus|bus_slave_mux|m_rd_data[11]~78, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[11] , chip|cpu|mem_stage|bus_if|rd_buf[11], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a10 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a10, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[11]~50 , chip|cpu|mem_stage|mem_ctrl|out[11]~50, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[11]~51 , chip|cpu|mem_stage|mem_ctrl|out[11]~51, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~21 , chip|cpu|mem_stage|mem_reg|mem_out~21, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[11] , chip|cpu|mem_stage|mem_reg|mem_out[11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][11] , chip|cpu|gpr|gpr[1][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][11] , chip|cpu|gpr|gpr[0][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~254 , chip|cpu|id_stage|decoder|mem_wr_data[11]~254, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][11] , chip|cpu|gpr|gpr[2][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][11] , chip|cpu|gpr|gpr[3][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~255 , chip|cpu|id_stage|decoder|mem_wr_data[11]~255, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][11] , chip|cpu|gpr|gpr[5][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][11] , chip|cpu|gpr|gpr[7][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][11] , chip|cpu|gpr|gpr[6][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][11] , chip|cpu|gpr|gpr[4][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~252 , chip|cpu|id_stage|decoder|mem_wr_data[11]~252, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~253 , chip|cpu|id_stage|decoder|mem_wr_data[11]~253, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~256 , chip|cpu|id_stage|decoder|mem_wr_data[11]~256, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][11] , chip|cpu|gpr|gpr[8][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][11] , chip|cpu|gpr|gpr[9][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~250 , chip|cpu|id_stage|decoder|mem_wr_data[11]~250, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][11] , chip|cpu|gpr|gpr[10][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][11] , chip|cpu|gpr|gpr[11][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~251 , chip|cpu|id_stage|decoder|mem_wr_data[11]~251, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][11] , chip|cpu|gpr|gpr[12][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][11] , chip|cpu|gpr|gpr[14][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~257 , chip|cpu|id_stage|decoder|mem_wr_data[11]~257, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][11] , chip|cpu|gpr|gpr[13][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][11] , chip|cpu|gpr|gpr[15][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~258 , chip|cpu|id_stage|decoder|mem_wr_data[11]~258, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~259 , chip|cpu|id_stage|decoder|mem_wr_data[11]~259, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~260 , chip|cpu|id_stage|decoder|mem_wr_data[11]~260, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][11] , chip|cpu|gpr|gpr[30][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][11] , chip|cpu|gpr|gpr[22][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][11] , chip|cpu|gpr|gpr[18][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][11] , chip|cpu|gpr|gpr[26][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~261 , chip|cpu|id_stage|decoder|mem_wr_data[11]~261, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~262 , chip|cpu|id_stage|decoder|mem_wr_data[11]~262, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][11] , chip|cpu|gpr|gpr[29][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][11] , chip|cpu|gpr|gpr[25][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][11] , chip|cpu|gpr|gpr[21][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][11] , chip|cpu|gpr|gpr[17][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~263 , chip|cpu|id_stage|decoder|mem_wr_data[11]~263, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~264 , chip|cpu|id_stage|decoder|mem_wr_data[11]~264, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][11] , chip|cpu|gpr|gpr[16][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][11] , chip|cpu|gpr|gpr[24][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~265 , chip|cpu|id_stage|decoder|mem_wr_data[11]~265, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][11] , chip|cpu|gpr|gpr[28][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][11] , chip|cpu|gpr|gpr[20][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~266 , chip|cpu|id_stage|decoder|mem_wr_data[11]~266, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~267 , chip|cpu|id_stage|decoder|mem_wr_data[11]~267, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][11] , chip|cpu|gpr|gpr[19][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][11] , chip|cpu|gpr|gpr[23][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~268 , chip|cpu|id_stage|decoder|mem_wr_data[11]~268, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][11] , chip|cpu|gpr|gpr[27][11], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][11] , chip|cpu|gpr|gpr[31][11], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~269 , chip|cpu|id_stage|decoder|mem_wr_data[11]~269, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~270 , chip|cpu|id_stage|decoder|mem_wr_data[11]~270, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[11]~52 , chip|cpu|mem_stage|mem_ctrl|out[11]~52, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[11]~271 , chip|cpu|id_stage|decoder|mem_wr_data[11]~271, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[11]~20 , chip|cpu|id_stage|id_reg|id_alu_in_1[11]~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~11 , chip|cpu|id_stage|id_reg|id_mem_wr_data~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[11] , chip|cpu|id_stage|id_reg|id_mem_wr_data[11], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~11 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[11] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[11], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector89~0 , chip|cpu|mem_stage|bus_if|Selector89~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[11] , chip|cpu|mem_stage|bus_if|bus_wr_data[11], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[11]~11 , chip|bus|bus_master_mux|s_wr_data[11]~11, chip_top, 1
instance = comp, \chip|timer|counter~11 , chip|timer|counter~11, chip_top, 1
instance = comp, \chip|timer|counter[11] , chip|timer|counter[11], chip_top, 1
instance = comp, \chip|timer|Add0~24 , chip|timer|Add0~24, chip_top, 1
instance = comp, \chip|timer|counter~14 , chip|timer|counter~14, chip_top, 1
instance = comp, \chip|timer|counter[12] , chip|timer|counter[12], chip_top, 1
instance = comp, \chip|timer|Add0~26 , chip|timer|Add0~26, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector87~0 , chip|cpu|mem_stage|bus_if|Selector87~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[13] , chip|cpu|mem_stage|bus_if|bus_wr_data[13], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[13]~13 , chip|bus|bus_master_mux|s_wr_data[13]~13, chip_top, 1
instance = comp, \chip|timer|counter~13 , chip|timer|counter~13, chip_top, 1
instance = comp, \chip|timer|counter[13] , chip|timer|counter[13], chip_top, 1
instance = comp, \chip|timer|expr_val[13]~feeder , chip|timer|expr_val[13]~feeder, chip_top, 1
instance = comp, \chip|timer|expr_val[13] , chip|timer|expr_val[13], chip_top, 1
instance = comp, \chip|timer|rd_data~18 , chip|timer|rd_data~18, chip_top, 1
instance = comp, \chip|timer|rd_data[13] , chip|timer|rd_data[13], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[13]~47 , chip|bus|bus_slave_mux|m_rd_data[13]~47, chip_top, 1
instance = comp, \chip|gpio|io_dir[13] , chip|gpio|io_dir[13], chip_top, 1
instance = comp, \gpio_io[13]~input , gpio_io[13]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[13]~12 , chip|gpio|rd_data[13]~12, chip_top, 1
instance = comp, \chip|gpio|gpio_out[13]~feeder , chip|gpio|gpio_out[13]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[13] , chip|gpio|gpio_out[13], chip_top, 1
instance = comp, \chip|gpio|rd_data[13] , chip|gpio|rd_data[13], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[13]~48 , chip|bus|bus_slave_mux|m_rd_data[13]~48, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[13]~80 , chip|bus|bus_slave_mux|m_rd_data[13]~80, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[13] , chip|cpu|mem_stage|bus_if|rd_buf[13], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a12 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a12, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~57 , chip|cpu|mem_stage|mem_ctrl|out~57, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[13]~58 , chip|cpu|mem_stage|mem_ctrl|out[13]~58, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~24 , chip|cpu|mem_stage|mem_reg|mem_out~24, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[13] , chip|cpu|mem_stage|mem_reg|mem_out[13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][13] , chip|cpu|gpr|gpr[9][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][13] , chip|cpu|gpr|gpr[8][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~294 , chip|cpu|id_stage|decoder|mem_wr_data[13]~294, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][13] , chip|cpu|gpr|gpr[10][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][13] , chip|cpu|gpr|gpr[11][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~295 , chip|cpu|id_stage|decoder|mem_wr_data[13]~295, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][13] , chip|cpu|gpr|gpr[5][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][13] , chip|cpu|gpr|gpr[7][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][13] , chip|cpu|gpr|gpr[6][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][13] , chip|cpu|gpr|gpr[4][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~296 , chip|cpu|id_stage|decoder|mem_wr_data[13]~296, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~297 , chip|cpu|id_stage|decoder|mem_wr_data[13]~297, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][13] , chip|cpu|gpr|gpr[1][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][13] , chip|cpu|gpr|gpr[0][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~298 , chip|cpu|id_stage|decoder|mem_wr_data[13]~298, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][13] , chip|cpu|gpr|gpr[2][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][13] , chip|cpu|gpr|gpr[3][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~299 , chip|cpu|id_stage|decoder|mem_wr_data[13]~299, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~300 , chip|cpu|id_stage|decoder|mem_wr_data[13]~300, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][13] , chip|cpu|gpr|gpr[12][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][13] , chip|cpu|gpr|gpr[14][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~301 , chip|cpu|id_stage|decoder|mem_wr_data[13]~301, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][13] , chip|cpu|gpr|gpr[13][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][13] , chip|cpu|gpr|gpr[15][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~302 , chip|cpu|id_stage|decoder|mem_wr_data[13]~302, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~303 , chip|cpu|id_stage|decoder|mem_wr_data[13]~303, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~304 , chip|cpu|id_stage|decoder|mem_wr_data[13]~304, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][13] , chip|cpu|gpr|gpr[19][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][13] , chip|cpu|gpr|gpr[23][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~312 , chip|cpu|id_stage|decoder|mem_wr_data[13]~312, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][13] , chip|cpu|gpr|gpr[31][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][13] , chip|cpu|gpr|gpr[27][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~313 , chip|cpu|id_stage|decoder|mem_wr_data[13]~313, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][13] , chip|cpu|gpr|gpr[30][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][13] , chip|cpu|gpr|gpr[22][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][13] , chip|cpu|gpr|gpr[26][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][13] , chip|cpu|gpr|gpr[18][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~305 , chip|cpu|id_stage|decoder|mem_wr_data[13]~305, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~306 , chip|cpu|id_stage|decoder|mem_wr_data[13]~306, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][13] , chip|cpu|gpr|gpr[29][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][13] , chip|cpu|gpr|gpr[25][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][13] , chip|cpu|gpr|gpr[17][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][13] , chip|cpu|gpr|gpr[21][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~307 , chip|cpu|id_stage|decoder|mem_wr_data[13]~307, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~308 , chip|cpu|id_stage|decoder|mem_wr_data[13]~308, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][13] , chip|cpu|gpr|gpr[28][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][13] , chip|cpu|gpr|gpr[20][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][13] , chip|cpu|gpr|gpr[16][13], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][13] , chip|cpu|gpr|gpr[24][13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~309 , chip|cpu|id_stage|decoder|mem_wr_data[13]~309, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~310 , chip|cpu|id_stage|decoder|mem_wr_data[13]~310, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~311 , chip|cpu|id_stage|decoder|mem_wr_data[13]~311, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~314 , chip|cpu|id_stage|decoder|mem_wr_data[13]~314, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[13]~59 , chip|cpu|mem_stage|mem_ctrl|out[13]~59, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[13]~315 , chip|cpu|id_stage|decoder|mem_wr_data[13]~315, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[13]~18 , chip|cpu|id_stage|id_reg|id_alu_in_1[13]~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~13 , chip|cpu|id_stage|id_reg|id_mem_wr_data~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[13] , chip|cpu|id_stage|id_reg|id_mem_wr_data[13], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~13 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~13, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[13] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[13], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~55 , chip|cpu|mem_stage|mem_ctrl|out~55, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~22 , chip|cpu|mem_stage|mem_reg|mem_out~22, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~23 , chip|cpu|mem_stage|mem_reg|mem_out~23, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[12] , chip|cpu|mem_stage|mem_reg|mem_out[12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~263 , chip|cpu|id_stage|decoder|jr_target[10]~263, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][12] , chip|cpu|gpr|gpr[12][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][12] , chip|cpu|gpr|gpr[13][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~260 , chip|cpu|id_stage|decoder|jr_target[10]~260, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][12] , chip|cpu|gpr|gpr[15][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][12] , chip|cpu|gpr|gpr[14][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~261 , chip|cpu|id_stage|decoder|jr_target[10]~261, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][12] , chip|cpu|gpr|gpr[6][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][12] , chip|cpu|gpr|gpr[7][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][12] , chip|cpu|gpr|gpr[4][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][12] , chip|cpu|gpr|gpr[5][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~255 , chip|cpu|id_stage|decoder|jr_target[10]~255, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~256 , chip|cpu|id_stage|decoder|jr_target[10]~256, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][12] , chip|cpu|gpr|gpr[1][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][12] , chip|cpu|gpr|gpr[3][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][12] , chip|cpu|gpr|gpr[2][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][12] , chip|cpu|gpr|gpr[0][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~257 , chip|cpu|id_stage|decoder|jr_target[10]~257, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~258 , chip|cpu|id_stage|decoder|jr_target[10]~258, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~259 , chip|cpu|id_stage|decoder|jr_target[10]~259, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][12] , chip|cpu|gpr|gpr[8][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][12] , chip|cpu|gpr|gpr[10][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~253 , chip|cpu|id_stage|decoder|jr_target[10]~253, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][12] , chip|cpu|gpr|gpr[9][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][12] , chip|cpu|gpr|gpr[11][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~254 , chip|cpu|id_stage|decoder|jr_target[10]~254, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~262 , chip|cpu|id_stage|decoder|jr_target[10]~262, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][12] , chip|cpu|gpr|gpr[19][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][12] , chip|cpu|gpr|gpr[23][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~271 , chip|cpu|id_stage|decoder|jr_target[10]~271, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][12] , chip|cpu|gpr|gpr[31][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][12] , chip|cpu|gpr|gpr[27][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~272 , chip|cpu|id_stage|decoder|jr_target[10]~272, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][12] , chip|cpu|gpr|gpr[25][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][12] , chip|cpu|gpr|gpr[29][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][12] , chip|cpu|gpr|gpr[21][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][12] , chip|cpu|gpr|gpr[17][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~264 , chip|cpu|id_stage|decoder|jr_target[10]~264, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~265 , chip|cpu|id_stage|decoder|jr_target[10]~265, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][12] , chip|cpu|gpr|gpr[24][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][12] , chip|cpu|gpr|gpr[16][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~268 , chip|cpu|id_stage|decoder|jr_target[10]~268, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][12] , chip|cpu|gpr|gpr[28][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][12] , chip|cpu|gpr|gpr[20][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~269 , chip|cpu|id_stage|decoder|jr_target[10]~269, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][12] , chip|cpu|gpr|gpr[22][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][12] , chip|cpu|gpr|gpr[30][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][12] , chip|cpu|gpr|gpr[18][12], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][12] , chip|cpu|gpr|gpr[26][12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~266 , chip|cpu|id_stage|decoder|jr_target[10]~266, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~267 , chip|cpu|id_stage|decoder|jr_target[10]~267, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~270 , chip|cpu|id_stage|decoder|jr_target[10]~270, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~273 , chip|cpu|id_stage|decoder|jr_target[10]~273, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[10]~274 , chip|cpu|id_stage|decoder|jr_target[10]~274, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[12]~12 , chip|cpu|id_stage|id_reg|id_alu_in_0[12]~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[12]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[12]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~27 , chip|cpu|id_stage|id_reg|id_pc~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[10] , chip|cpu|id_stage|id_reg|id_pc[10], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~21 , chip|cpu|ex_stage|ex_reg|ex_pc~21, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[10] , chip|cpu|ex_stage|ex_reg|ex_pc[10], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~21 , chip|cpu|mem_stage|mem_reg|mem_pc~21, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[10] , chip|cpu|mem_stage|mem_reg|mem_pc[10], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[10] , chip|cpu|ctrl|pre_pc[10], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~28 , chip|cpu|ctrl|epc~28, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[10] , chip|cpu|ctrl|epc[10], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~131 , chip|cpu|id_stage|id_reg|id_alu_in_0~131, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[10] , chip|cpu|ctrl|exp_vector[10], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~132 , chip|cpu|id_stage|id_reg|id_alu_in_0~132, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[5]~10 , chip|cpu|id_stage|decoder|ret_addr[5]~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[6]~12 , chip|cpu|id_stage|decoder|ret_addr[6]~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[7]~14 , chip|cpu|id_stage|decoder|ret_addr[7]~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[8]~16 , chip|cpu|id_stage|decoder|ret_addr[8]~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[9]~18 , chip|cpu|id_stage|decoder|ret_addr[9]~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[10]~20 , chip|cpu|id_stage|decoder|ret_addr[10]~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~133 , chip|cpu|id_stage|id_reg|id_alu_in_0~133, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[11]~54 , chip|cpu|id_stage|id_reg|id_alu_in_0[11]~54, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[12] , chip|cpu|id_stage|id_reg|id_alu_in_0[12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~249 , chip|cpu|id_stage|decoder|jr_target[11]~249, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~250 , chip|cpu|id_stage|decoder|jr_target[11]~250, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~242 , chip|cpu|id_stage|decoder|jr_target[11]~242, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~243 , chip|cpu|id_stage|decoder|jr_target[11]~243, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~246 , chip|cpu|id_stage|decoder|jr_target[11]~246, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~247 , chip|cpu|id_stage|decoder|jr_target[11]~247, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~244 , chip|cpu|id_stage|decoder|jr_target[11]~244, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~245 , chip|cpu|id_stage|decoder|jr_target[11]~245, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~248 , chip|cpu|id_stage|decoder|jr_target[11]~248, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~251 , chip|cpu|id_stage|decoder|jr_target[11]~251, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~231 , chip|cpu|id_stage|decoder|jr_target[11]~231, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~232 , chip|cpu|id_stage|decoder|jr_target[11]~232, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~235 , chip|cpu|id_stage|decoder|jr_target[11]~235, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~236 , chip|cpu|id_stage|decoder|jr_target[11]~236, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~233 , chip|cpu|id_stage|decoder|jr_target[11]~233, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~234 , chip|cpu|id_stage|decoder|jr_target[11]~234, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~237 , chip|cpu|id_stage|decoder|jr_target[11]~237, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~238 , chip|cpu|id_stage|decoder|jr_target[11]~238, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~239 , chip|cpu|id_stage|decoder|jr_target[11]~239, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~240 , chip|cpu|id_stage|decoder|jr_target[11]~240, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~241 , chip|cpu|id_stage|decoder|jr_target[11]~241, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[11]~252 , chip|cpu|id_stage|decoder|jr_target[11]~252, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[13]~11 , chip|cpu|id_stage|id_reg|id_alu_in_0[13]~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[13]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[13]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~26 , chip|cpu|id_stage|id_reg|id_pc~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[11] , chip|cpu|id_stage|id_reg|id_pc[11], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~20 , chip|cpu|ex_stage|ex_reg|ex_pc~20, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[11] , chip|cpu|ex_stage|ex_reg|ex_pc[11], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~20 , chip|cpu|mem_stage|mem_reg|mem_pc~20, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[11] , chip|cpu|mem_stage|mem_reg|mem_pc[11], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[11]~feeder , chip|cpu|ctrl|pre_pc[11]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[11] , chip|cpu|ctrl|pre_pc[11], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~27 , chip|cpu|ctrl|epc~27, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[11] , chip|cpu|ctrl|epc[11], chip_top, 1
instance = comp, \chip|cpu|ctrl|Mux28~1 , chip|cpu|ctrl|Mux28~1, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[11] , chip|cpu|ctrl|exp_vector[11], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~129 , chip|cpu|id_stage|id_reg|id_alu_in_0~129, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[11]~22 , chip|cpu|id_stage|decoder|ret_addr[11]~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~128 , chip|cpu|id_stage|id_reg|id_alu_in_0~128, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~130 , chip|cpu|id_stage|id_reg|id_alu_in_0~130, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[13] , chip|cpu|id_stage|id_reg|id_alu_in_0[13], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~30 , chip|cpu|ex_stage|alu|ShiftLeft0~30, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~63 , chip|cpu|ex_stage|alu|ShiftLeft0~63, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~82 , chip|cpu|ex_stage|alu|ShiftLeft0~82, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~5 , chip|cpu|ex_stage|alu|Mux8~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~67 , chip|cpu|ex_stage|alu|ShiftLeft0~67, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~73 , chip|cpu|ex_stage|alu|ShiftLeft0~73, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~74 , chip|cpu|ex_stage|alu|ShiftLeft0~74, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~38 , chip|cpu|ex_stage|alu|ShiftRight0~38, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~39 , chip|cpu|ex_stage|alu|ShiftRight0~39, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~24 , chip|cpu|ex_stage|ex_reg|ex_out~24, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[26] , chip|cpu|ex_stage|ex_reg|ex_out[26], chip_top, 1
instance = comp, \chip|timer|expr_val[26] , chip|timer|expr_val[26], chip_top, 1
instance = comp, \chip|timer|rd_data~11 , chip|timer|rd_data~11, chip_top, 1
instance = comp, \chip|timer|rd_data[26] , chip|timer|rd_data[26], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[26]~35 , chip|bus|bus_slave_mux|m_rd_data[26]~35, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[26] , chip|cpu|mem_stage|bus_if|rd_buf[26], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[26]~30 , chip|cpu|mem_stage|mem_ctrl|out[26]~30, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[26]~31 , chip|cpu|mem_stage|mem_ctrl|out[26]~31, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~14 , chip|cpu|mem_stage|mem_reg|mem_out~14, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[26] , chip|cpu|mem_stage|mem_reg|mem_out[26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][26] , chip|cpu|gpr|gpr[21][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][26] , chip|cpu|gpr|gpr[17][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~132 , chip|cpu|id_stage|decoder|jr_target[24]~132, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][26] , chip|cpu|gpr|gpr[25][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][26] , chip|cpu|gpr|gpr[29][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~133 , chip|cpu|id_stage|decoder|jr_target[24]~133, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][26] , chip|cpu|gpr|gpr[31][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][26] , chip|cpu|gpr|gpr[19][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][26] , chip|cpu|gpr|gpr[23][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~139 , chip|cpu|id_stage|decoder|jr_target[24]~139, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][26] , chip|cpu|gpr|gpr[27][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~140 , chip|cpu|id_stage|decoder|jr_target[24]~140, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][26] , chip|cpu|gpr|gpr[16][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][26] , chip|cpu|gpr|gpr[24][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~136 , chip|cpu|id_stage|decoder|jr_target[24]~136, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][26] , chip|cpu|gpr|gpr[20][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][26] , chip|cpu|gpr|gpr[28][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~137 , chip|cpu|id_stage|decoder|jr_target[24]~137, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][26] , chip|cpu|gpr|gpr[26][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][26] , chip|cpu|gpr|gpr[18][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~134 , chip|cpu|id_stage|decoder|jr_target[24]~134, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][26] , chip|cpu|gpr|gpr[22][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][26] , chip|cpu|gpr|gpr[30][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~135 , chip|cpu|id_stage|decoder|jr_target[24]~135, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~138 , chip|cpu|id_stage|decoder|jr_target[24]~138, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~141 , chip|cpu|id_stage|decoder|jr_target[24]~141, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[26]~32 , chip|cpu|mem_stage|mem_ctrl|out[26]~32, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~131 , chip|cpu|id_stage|decoder|jr_target[24]~131, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][26] , chip|cpu|gpr|gpr[11][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][26] , chip|cpu|gpr|gpr[9][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][26] , chip|cpu|gpr|gpr[10][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][26] , chip|cpu|gpr|gpr[8][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~121 , chip|cpu|id_stage|decoder|jr_target[24]~121, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~122 , chip|cpu|id_stage|decoder|jr_target[24]~122, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][26] , chip|cpu|gpr|gpr[4][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][26] , chip|cpu|gpr|gpr[5][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~123 , chip|cpu|id_stage|decoder|jr_target[24]~123, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][26] , chip|cpu|gpr|gpr[7][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][26] , chip|cpu|gpr|gpr[6][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~124 , chip|cpu|id_stage|decoder|jr_target[24]~124, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][26] , chip|cpu|gpr|gpr[2][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][26] , chip|cpu|gpr|gpr[0][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~125 , chip|cpu|id_stage|decoder|jr_target[24]~125, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][26] , chip|cpu|gpr|gpr[1][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][26] , chip|cpu|gpr|gpr[3][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~126 , chip|cpu|id_stage|decoder|jr_target[24]~126, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~127 , chip|cpu|id_stage|decoder|jr_target[24]~127, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][26] , chip|cpu|gpr|gpr[13][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][26] , chip|cpu|gpr|gpr[12][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~128 , chip|cpu|id_stage|decoder|jr_target[24]~128, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][26] , chip|cpu|gpr|gpr[14][26], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][26] , chip|cpu|gpr|gpr[15][26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~129 , chip|cpu|id_stage|decoder|jr_target[24]~129, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~130 , chip|cpu|id_stage|decoder|jr_target[24]~130, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[24]~142 , chip|cpu|id_stage|decoder|jr_target[24]~142, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[26]~1 , chip|cpu|id_stage|id_reg|id_alu_in_0[26]~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[26]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[26]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[23]~46 , chip|cpu|id_stage|decoder|ret_addr[23]~46, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[24]~48 , chip|cpu|id_stage|decoder|ret_addr[24]~48, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~4 , chip|cpu|id_stage|id_reg|id_pc~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[24] , chip|cpu|id_stage|id_reg|id_pc[24], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~61 , chip|cpu|id_stage|id_reg|id_alu_in_0~61, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~7 , chip|cpu|ex_stage|ex_reg|ex_pc~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[24] , chip|cpu|ex_stage|ex_reg|ex_pc[24], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~7 , chip|cpu|mem_stage|mem_reg|mem_pc~7, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[24] , chip|cpu|mem_stage|mem_reg|mem_pc[24], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[24] , chip|cpu|ctrl|pre_pc[24], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~8 , chip|cpu|ctrl|epc~8, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[24] , chip|cpu|ctrl|epc[24], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[24] , chip|cpu|ctrl|exp_vector[24], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~62 , chip|cpu|id_stage|id_reg|id_alu_in_0~62, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~63 , chip|cpu|id_stage|id_reg|id_alu_in_0~63, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[26] , chip|cpu|id_stage|id_reg|id_alu_in_0[26], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~40 , chip|cpu|ex_stage|alu|ShiftRight0~40, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~41 , chip|cpu|ex_stage|alu|ShiftRight0~41, chip_top, 1
instance = comp, \chip|timer|expr_val[21] , chip|timer|expr_val[21], chip_top, 1
instance = comp, \chip|timer|rd_data~28 , chip|timer|rd_data~28, chip_top, 1
instance = comp, \chip|timer|rd_data[21] , chip|timer|rd_data[21], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[21]~63 , chip|bus|bus_slave_mux|m_rd_data[21]~63, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[21] , chip|cpu|mem_stage|bus_if|rd_buf[21], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a20 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a20, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~90 , chip|cpu|mem_stage|mem_ctrl|out~90, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[21]~91 , chip|cpu|mem_stage|mem_ctrl|out[21]~91, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~36 , chip|cpu|mem_stage|mem_reg|mem_out~36, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[21] , chip|cpu|mem_stage|mem_reg|mem_out[21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][21] , chip|cpu|gpr|gpr[0][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][21] , chip|cpu|gpr|gpr[1][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~456 , chip|cpu|id_stage|decoder|jr_target[19]~456, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][21] , chip|cpu|gpr|gpr[3][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][21] , chip|cpu|gpr|gpr[2][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~457 , chip|cpu|id_stage|decoder|jr_target[19]~457, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][21] , chip|cpu|gpr|gpr[8][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][21] , chip|cpu|gpr|gpr[9][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~454 , chip|cpu|id_stage|decoder|jr_target[19]~454, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][21] , chip|cpu|gpr|gpr[11][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][21] , chip|cpu|gpr|gpr[10][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~455 , chip|cpu|id_stage|decoder|jr_target[19]~455, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~458 , chip|cpu|id_stage|decoder|jr_target[19]~458, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][21] , chip|cpu|gpr|gpr[6][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][21] , chip|cpu|gpr|gpr[4][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~452 , chip|cpu|id_stage|decoder|jr_target[19]~452, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][21] , chip|cpu|gpr|gpr[5][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][21] , chip|cpu|gpr|gpr[7][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~453 , chip|cpu|id_stage|decoder|jr_target[19]~453, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][21] , chip|cpu|gpr|gpr[15][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][21] , chip|cpu|gpr|gpr[13][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][21] , chip|cpu|gpr|gpr[14][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][21] , chip|cpu|gpr|gpr[12][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~459 , chip|cpu|id_stage|decoder|jr_target[19]~459, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~460 , chip|cpu|id_stage|decoder|jr_target[19]~460, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~461 , chip|cpu|id_stage|decoder|jr_target[19]~461, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~462 , chip|cpu|id_stage|decoder|jr_target[19]~462, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][21] , chip|cpu|gpr|gpr[31][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][21] , chip|cpu|gpr|gpr[23][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][21] , chip|cpu|gpr|gpr[27][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][21] , chip|cpu|gpr|gpr[19][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~470 , chip|cpu|id_stage|decoder|jr_target[19]~470, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~471 , chip|cpu|id_stage|decoder|jr_target[19]~471, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][21] , chip|cpu|gpr|gpr[20][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][21] , chip|cpu|gpr|gpr[16][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~467 , chip|cpu|id_stage|decoder|jr_target[19]~467, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][21] , chip|cpu|gpr|gpr[24][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][21] , chip|cpu|gpr|gpr[28][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~468 , chip|cpu|id_stage|decoder|jr_target[19]~468, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][21] , chip|cpu|gpr|gpr[17][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][21] , chip|cpu|gpr|gpr[25][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~465 , chip|cpu|id_stage|decoder|jr_target[19]~465, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][21] , chip|cpu|gpr|gpr[21][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][21] , chip|cpu|gpr|gpr[29][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~466 , chip|cpu|id_stage|decoder|jr_target[19]~466, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~469 , chip|cpu|id_stage|decoder|jr_target[19]~469, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][21] , chip|cpu|gpr|gpr[30][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][21] , chip|cpu|gpr|gpr[26][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][21] , chip|cpu|gpr|gpr[18][21], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][21] , chip|cpu|gpr|gpr[22][21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~463 , chip|cpu|id_stage|decoder|jr_target[19]~463, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~464 , chip|cpu|id_stage|decoder|jr_target[19]~464, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~472 , chip|cpu|id_stage|decoder|jr_target[19]~472, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[19]~473 , chip|cpu|id_stage|decoder|jr_target[19]~473, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[21]~15 , chip|cpu|id_stage|id_reg|id_alu_in_0[21]~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[21]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[21]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[19] , chip|cpu|ctrl|exp_vector[19], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~83 , chip|cpu|id_stage|id_reg|id_alu_in_0~83, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~50 , chip|cpu|id_stage|decoder|Add1~50, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~52 , chip|cpu|id_stage|decoder|Add1~52, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[18] , chip|cpu|ctrl|exp_vector[18], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~45 , chip|cpu|if_stage|if_reg|if_pc~45, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~12 , chip|cpu|id_stage|id_reg|id_pc~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[18] , chip|cpu|id_stage|id_reg|id_pc[18], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~13 , chip|cpu|ex_stage|ex_reg|ex_pc~13, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[18] , chip|cpu|ex_stage|ex_reg|ex_pc[18], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~13 , chip|cpu|mem_stage|mem_reg|mem_pc~13, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[18] , chip|cpu|mem_stage|mem_reg|mem_pc[18], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[18] , chip|cpu|ctrl|pre_pc[18], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~14 , chip|cpu|ctrl|epc~14, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[18] , chip|cpu|ctrl|epc[18], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~46 , chip|cpu|if_stage|if_reg|if_pc~46, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~47 , chip|cpu|if_stage|if_reg|if_pc~47, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[18] , chip|cpu|if_stage|if_reg|if_pc[18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~54 , chip|cpu|id_stage|decoder|Add1~54, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~11 , chip|cpu|id_stage|id_reg|id_pc~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[19] , chip|cpu|id_stage|id_reg|id_pc[19], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~12 , chip|cpu|ex_stage|ex_reg|ex_pc~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[19] , chip|cpu|ex_stage|ex_reg|ex_pc[19], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~12 , chip|cpu|mem_stage|mem_reg|mem_pc~12, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[19] , chip|cpu|mem_stage|mem_reg|mem_pc[19], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[19]~feeder , chip|cpu|ctrl|pre_pc[19]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[19] , chip|cpu|ctrl|pre_pc[19], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~13 , chip|cpu|ctrl|epc~13, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[19] , chip|cpu|ctrl|epc[19], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~42 , chip|cpu|if_stage|if_reg|if_pc~42, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~43 , chip|cpu|if_stage|if_reg|if_pc~43, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~44 , chip|cpu|if_stage|if_reg|if_pc~44, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[19] , chip|cpu|if_stage|if_reg|if_pc[19], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~5 , chip|cpu|id_stage|decoder|Add1~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~6 , chip|cpu|id_stage|decoder|Add1~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~38 , chip|cpu|id_stage|decoder|Add1~38, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~40 , chip|cpu|id_stage|decoder|Add1~40, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[12] , chip|cpu|ctrl|exp_vector[12], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~63 , chip|cpu|if_stage|if_reg|if_pc~63, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~25 , chip|cpu|id_stage|id_reg|id_pc~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[12] , chip|cpu|id_stage|id_reg|id_pc[12], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~19 , chip|cpu|ex_stage|ex_reg|ex_pc~19, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[12] , chip|cpu|ex_stage|ex_reg|ex_pc[12], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~19 , chip|cpu|mem_stage|mem_reg|mem_pc~19, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[12] , chip|cpu|mem_stage|mem_reg|mem_pc[12], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[12] , chip|cpu|ctrl|pre_pc[12], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~26 , chip|cpu|ctrl|epc~26, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[12] , chip|cpu|ctrl|epc[12], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~64 , chip|cpu|if_stage|if_reg|if_pc~64, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~65 , chip|cpu|if_stage|if_reg|if_pc~65, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[12] , chip|cpu|if_stage|if_reg|if_pc[12], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~42 , chip|cpu|id_stage|decoder|Add1~42, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[13] , chip|cpu|ctrl|exp_vector[13], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~2 , chip|cpu|ex_stage|alu|Mux23~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~95 , chip|cpu|ex_stage|alu|ShiftRight0~95, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~91 , chip|cpu|ex_stage|alu|ShiftLeft0~91, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[15]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[15]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~24 , chip|cpu|id_stage|id_reg|id_pc~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[13] , chip|cpu|id_stage|id_reg|id_pc[13], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~18 , chip|cpu|ex_stage|ex_reg|ex_pc~18, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[13] , chip|cpu|ex_stage|ex_reg|ex_pc[13], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~18 , chip|cpu|mem_stage|mem_reg|mem_pc~18, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[13] , chip|cpu|mem_stage|mem_reg|mem_pc[13], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[13]~feeder , chip|cpu|ctrl|pre_pc[13]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[13] , chip|cpu|ctrl|pre_pc[13], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~25 , chip|cpu|ctrl|epc~25, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[13] , chip|cpu|ctrl|epc[13], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~122 , chip|cpu|id_stage|id_reg|id_alu_in_0~122, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[12]~24 , chip|cpu|id_stage|decoder|ret_addr[12]~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[13]~26 , chip|cpu|id_stage|decoder|ret_addr[13]~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~121 , chip|cpu|id_stage|id_reg|id_alu_in_0~121, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~123 , chip|cpu|id_stage|id_reg|id_alu_in_0~123, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[15] , chip|cpu|id_stage|id_reg|id_alu_in_0[15], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~31 , chip|cpu|ex_stage|alu|ShiftLeft0~31, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~32 , chip|cpu|ex_stage|alu|ShiftLeft0~32, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~92 , chip|cpu|ex_stage|alu|ShiftLeft0~92, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~93 , chip|cpu|ex_stage|alu|ShiftLeft0~93, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux16~4 , chip|cpu|ex_stage|alu|Mux16~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~45 , chip|cpu|ex_stage|alu|ShiftRight0~45, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~46 , chip|cpu|ex_stage|alu|ShiftRight0~46, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~84 , chip|cpu|ex_stage|alu|ShiftRight0~84, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~69 , chip|cpu|ex_stage|alu|ShiftLeft0~69, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~93 , chip|cpu|ex_stage|alu|ShiftRight0~93, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~48 , chip|cpu|ex_stage|alu|ShiftRight0~48, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~73 , chip|cpu|ex_stage|alu|ShiftRight0~73, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~89 , chip|cpu|ex_stage|alu|ShiftRight0~89, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~94 , chip|cpu|ex_stage|alu|ShiftRight0~94, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~96 , chip|cpu|ex_stage|alu|ShiftLeft0~96, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux14~4 , chip|cpu|ex_stage|alu|Mux14~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~4 , chip|cpu|ex_stage|alu|Mux8~4, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[14] , chip|cpu|ctrl|exp_vector[14], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~119 , chip|cpu|id_stage|id_reg|id_alu_in_0~119, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[14]~28 , chip|cpu|id_stage|decoder|ret_addr[14]~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~118 , chip|cpu|id_stage|id_reg|id_alu_in_0~118, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~120 , chip|cpu|id_stage|id_reg|id_alu_in_0~120, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[16] , chip|cpu|id_stage|id_reg|id_alu_in_0[16], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~33 , chip|cpu|ex_stage|alu|ShiftLeft0~33, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~64 , chip|cpu|ex_stage|alu|ShiftLeft0~64, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~65 , chip|cpu|ex_stage|alu|ShiftLeft0~65, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux14~5 , chip|cpu|ex_stage|alu|Mux14~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~2 , chip|cpu|ex_stage|alu|Mux1~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[17] , chip|cpu|id_stage|id_reg|id_alu_in_1[17], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~20 , chip|cpu|ex_stage|alu|Add0~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[16] , chip|cpu|id_stage|id_reg|id_alu_in_1[16], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~21 , chip|cpu|ex_stage|alu|Add0~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[15]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[15]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|WideOr10~0 , chip|cpu|id_stage|decoder|WideOr10~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[0]~41 , chip|cpu|id_stage|id_reg|id_alu_in_1[0]~41, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[15] , chip|cpu|id_stage|id_reg|id_alu_in_1[15], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~22 , chip|cpu|ex_stage|alu|Add0~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[14]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[14]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[14]~17 , chip|cpu|if_stage|if_reg|if_insn[14]~17, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[14] , chip|cpu|if_stage|bus_if|rd_buf[14], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[14] , chip|cpu|if_stage|if_reg|if_insn[14], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[14] , chip|cpu|id_stage|id_reg|id_alu_in_1[14], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~23 , chip|cpu|ex_stage|alu|Add0~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[13]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[13]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[13] , chip|cpu|id_stage|id_reg|id_alu_in_1[13], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~24 , chip|cpu|ex_stage|alu|Add0~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[12]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[12]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[12] , chip|cpu|id_stage|id_reg|id_alu_in_1[12], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~25 , chip|cpu|ex_stage|alu|Add0~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[11]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[11]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[11] , chip|cpu|id_stage|id_reg|id_alu_in_1[11], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~26 , chip|cpu|ex_stage|alu|Add0~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[10]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[10]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[10] , chip|cpu|id_stage|id_reg|id_alu_in_1[10], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~27 , chip|cpu|ex_stage|alu|Add0~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[9] , chip|cpu|id_stage|id_reg|id_alu_in_1[9], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~28 , chip|cpu|ex_stage|alu|Add0~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[7]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[7]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[7] , chip|cpu|id_stage|id_reg|id_alu_in_1[7], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~30 , chip|cpu|ex_stage|alu|Add0~30, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[6]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[6]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[6] , chip|cpu|id_stage|id_reg|id_alu_in_1[6], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~31 , chip|cpu|ex_stage|alu|Add0~31, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[5]~26 , chip|cpu|if_stage|if_reg|if_insn[5]~26, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[5] , chip|cpu|if_stage|bus_if|rd_buf[5], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[5] , chip|cpu|if_stage|if_reg|if_insn[5], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[5] , chip|cpu|id_stage|id_reg|id_alu_in_1[5], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~32 , chip|cpu|ex_stage|alu|Add0~32, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~33 , chip|cpu|ex_stage|alu|Add0~33, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~34 , chip|cpu|ex_stage|alu|Add0~34, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~0 , chip|cpu|ex_stage|alu|Add0~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~1 , chip|cpu|ex_stage|alu|Add0~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~2 , chip|cpu|ex_stage|alu|Add0~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~4 , chip|cpu|ex_stage|alu|Add0~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~5 , chip|cpu|ex_stage|alu|Add0~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~7 , chip|cpu|ex_stage|alu|Add0~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~9 , chip|cpu|ex_stage|alu|Add0~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~35 , chip|cpu|ex_stage|alu|Add0~35, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~37 , chip|cpu|ex_stage|alu|Add0~37, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~39 , chip|cpu|ex_stage|alu|Add0~39, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~41 , chip|cpu|ex_stage|alu|Add0~41, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~43 , chip|cpu|ex_stage|alu|Add0~43, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~45 , chip|cpu|ex_stage|alu|Add0~45, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~47 , chip|cpu|ex_stage|alu|Add0~47, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~49 , chip|cpu|ex_stage|alu|Add0~49, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~51 , chip|cpu|ex_stage|alu|Add0~51, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~53 , chip|cpu|ex_stage|alu|Add0~53, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~55 , chip|cpu|ex_stage|alu|Add0~55, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~57 , chip|cpu|ex_stage|alu|Add0~57, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~59 , chip|cpu|ex_stage|alu|Add0~59, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~61 , chip|cpu|ex_stage|alu|Add0~61, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~63 , chip|cpu|ex_stage|alu|Add0~63, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux14~6 , chip|cpu|ex_stage|alu|Mux14~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux14~9 , chip|cpu|ex_stage|alu|Mux14~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux14~7 , chip|cpu|ex_stage|alu|Mux14~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux14~8 , chip|cpu|ex_stage|alu|Mux14~8, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][17] , chip|cpu|gpr|gpr[4][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][17] , chip|cpu|gpr|gpr[6][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~428 , chip|cpu|id_stage|decoder|mem_wr_data[17]~428, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][17] , chip|cpu|gpr|gpr[7][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][17] , chip|cpu|gpr|gpr[5][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~429 , chip|cpu|id_stage|decoder|mem_wr_data[17]~429, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][17] , chip|cpu|gpr|gpr[2][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][17] , chip|cpu|gpr|gpr[3][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][17] , chip|cpu|gpr|gpr[0][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][17] , chip|cpu|gpr|gpr[1][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~430 , chip|cpu|id_stage|decoder|mem_wr_data[17]~430, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~431 , chip|cpu|id_stage|decoder|mem_wr_data[17]~431, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~432 , chip|cpu|id_stage|decoder|mem_wr_data[17]~432, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][17] , chip|cpu|gpr|gpr[12][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][17] , chip|cpu|gpr|gpr[14][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~433 , chip|cpu|id_stage|decoder|mem_wr_data[17]~433, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][17] , chip|cpu|gpr|gpr[15][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][17] , chip|cpu|gpr|gpr[13][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~434 , chip|cpu|id_stage|decoder|mem_wr_data[17]~434, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][17] , chip|cpu|gpr|gpr[8][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][17] , chip|cpu|gpr|gpr[9][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~426 , chip|cpu|id_stage|decoder|mem_wr_data[17]~426, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][17] , chip|cpu|gpr|gpr[10][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][17] , chip|cpu|gpr|gpr[11][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~427 , chip|cpu|id_stage|decoder|mem_wr_data[17]~427, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~435 , chip|cpu|id_stage|decoder|mem_wr_data[17]~435, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~436 , chip|cpu|id_stage|decoder|mem_wr_data[17]~436, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][17] , chip|cpu|gpr|gpr[17][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][17] , chip|cpu|gpr|gpr[21][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~439 , chip|cpu|id_stage|decoder|mem_wr_data[17]~439, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][17] , chip|cpu|gpr|gpr[29][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][17] , chip|cpu|gpr|gpr[25][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~440 , chip|cpu|id_stage|decoder|mem_wr_data[17]~440, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][17] , chip|cpu|gpr|gpr[20][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][17] , chip|cpu|gpr|gpr[28][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][17] , chip|cpu|gpr|gpr[16][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][17] , chip|cpu|gpr|gpr[24][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~441 , chip|cpu|id_stage|decoder|mem_wr_data[17]~441, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~442 , chip|cpu|id_stage|decoder|mem_wr_data[17]~442, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~443 , chip|cpu|id_stage|decoder|mem_wr_data[17]~443, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][17] , chip|cpu|gpr|gpr[22][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][17] , chip|cpu|gpr|gpr[26][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][17] , chip|cpu|gpr|gpr[18][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~437 , chip|cpu|id_stage|decoder|mem_wr_data[17]~437, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][17] , chip|cpu|gpr|gpr[30][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~438 , chip|cpu|id_stage|decoder|mem_wr_data[17]~438, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][17] , chip|cpu|gpr|gpr[23][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~444 , chip|cpu|id_stage|decoder|mem_wr_data[17]~444, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][17] , chip|cpu|gpr|gpr[31][17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][17] , chip|cpu|gpr|gpr[27][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~445 , chip|cpu|id_stage|decoder|mem_wr_data[17]~445, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~446 , chip|cpu|id_stage|decoder|mem_wr_data[17]~446, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~33 , chip|cpu|ex_stage|ex_reg|ex_out~33, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[17] , chip|cpu|ex_stage|ex_reg|ex_out[17], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[17]~80 , chip|cpu|mem_stage|mem_ctrl|out[17]~80, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[17]~447 , chip|cpu|id_stage|decoder|mem_wr_data[17]~447, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[17]~14 , chip|cpu|id_stage|id_reg|id_alu_in_1[17]~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~17 , chip|cpu|id_stage|id_reg|id_mem_wr_data~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[17] , chip|cpu|id_stage|id_reg|id_mem_wr_data[17], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~17 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~17, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[17] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[17], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector83~0 , chip|cpu|mem_stage|bus_if|Selector83~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[17] , chip|cpu|mem_stage|bus_if|bus_wr_data[17], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[17]~17 , chip|bus|bus_master_mux|s_wr_data[17]~17, chip_top, 1
instance = comp, \chip|gpio|gpio_out[17]~feeder , chip|gpio|gpio_out[17]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[17] , chip|gpio|gpio_out[17], chip_top, 1
instance = comp, \chip|gpio|rd_data~18 , chip|gpio|rd_data~18, chip_top, 1
instance = comp, \chip|gpio|rd_data~20 , chip|gpio|rd_data~20, chip_top, 1
instance = comp, \chip|gpio|rd_data[17] , chip|gpio|rd_data[17], chip_top, 1
instance = comp, \chip|timer|expr_val[17]~feeder , chip|timer|expr_val[17]~feeder, chip_top, 1
instance = comp, \chip|timer|expr_val[17] , chip|timer|expr_val[17], chip_top, 1
instance = comp, \chip|timer|rd_data~24 , chip|timer|rd_data~24, chip_top, 1
instance = comp, \chip|timer|rd_data[17] , chip|timer|rd_data[17], chip_top, 1
instance = comp, \chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a7 , chip|rom|x_s3e_sprom|altsyncram_component|auto_generated|ram_block1a7, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[17]~58 , chip|bus|bus_slave_mux|m_rd_data[17]~58, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[17]~59 , chip|bus|bus_slave_mux|m_rd_data[17]~59, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[17]~73 , chip|bus|bus_slave_mux|m_rd_data[17]~73, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[17] , chip|cpu|mem_stage|bus_if|rd_buf[17], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a16 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a16, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[17]~78 , chip|cpu|mem_stage|mem_ctrl|out[17]~78, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[17]~79 , chip|cpu|mem_stage|mem_ctrl|out[17]~79, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~32 , chip|cpu|mem_stage|mem_reg|mem_out~32, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[17] , chip|cpu|mem_stage|mem_reg|mem_out[17], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][17] , chip|cpu|gpr|gpr[19][17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~382 , chip|cpu|id_stage|decoder|jr_target[15]~382, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~383 , chip|cpu|id_stage|decoder|jr_target[15]~383, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~377 , chip|cpu|id_stage|decoder|jr_target[15]~377, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~378 , chip|cpu|id_stage|decoder|jr_target[15]~378, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~379 , chip|cpu|id_stage|decoder|jr_target[15]~379, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~380 , chip|cpu|id_stage|decoder|jr_target[15]~380, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~381 , chip|cpu|id_stage|decoder|jr_target[15]~381, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~375 , chip|cpu|id_stage|decoder|jr_target[15]~375, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~376 , chip|cpu|id_stage|decoder|jr_target[15]~376, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~384 , chip|cpu|id_stage|decoder|jr_target[15]~384, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~371 , chip|cpu|id_stage|decoder|jr_target[15]~371, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~372 , chip|cpu|id_stage|decoder|jr_target[15]~372, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~364 , chip|cpu|id_stage|decoder|jr_target[15]~364, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~365 , chip|cpu|id_stage|decoder|jr_target[15]~365, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~366 , chip|cpu|id_stage|decoder|jr_target[15]~366, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~367 , chip|cpu|id_stage|decoder|jr_target[15]~367, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~368 , chip|cpu|id_stage|decoder|jr_target[15]~368, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~369 , chip|cpu|id_stage|decoder|jr_target[15]~369, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~370 , chip|cpu|id_stage|decoder|jr_target[15]~370, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~373 , chip|cpu|id_stage|decoder|jr_target[15]~373, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~374 , chip|cpu|id_stage|decoder|jr_target[15]~374, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[15]~385 , chip|cpu|id_stage|decoder|jr_target[15]~385, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[17]~7 , chip|cpu|id_stage|id_reg|id_alu_in_0[17]~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[17]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[17]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[15]~30 , chip|cpu|id_stage|decoder|ret_addr[15]~30, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~22 , chip|cpu|id_stage|id_reg|id_pc~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[15] , chip|cpu|id_stage|id_reg|id_pc[15], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~16 , chip|cpu|ex_stage|ex_reg|ex_pc~16, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[15] , chip|cpu|ex_stage|ex_reg|ex_pc[15], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~16 , chip|cpu|mem_stage|mem_reg|mem_pc~16, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[15] , chip|cpu|mem_stage|mem_reg|mem_pc[15], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[15] , chip|cpu|ctrl|pre_pc[15], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~23 , chip|cpu|ctrl|epc~23, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[15] , chip|cpu|ctrl|epc[15], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~115 , chip|cpu|id_stage|id_reg|id_alu_in_0~115, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[15] , chip|cpu|ctrl|exp_vector[15], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~116 , chip|cpu|id_stage|id_reg|id_alu_in_0~116, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~117 , chip|cpu|id_stage|id_reg|id_alu_in_0~117, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[17] , chip|cpu|id_stage|id_reg|id_alu_in_0[17], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~57 , chip|cpu|ex_stage|alu|ShiftRight0~57, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~58 , chip|cpu|ex_stage|alu|ShiftRight0~58, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~59 , chip|cpu|ex_stage|alu|ShiftRight0~59, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~49 , chip|cpu|ex_stage|alu|ShiftRight0~49, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~83 , chip|cpu|ex_stage|alu|ShiftRight0~83, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux16~5 , chip|cpu|ex_stage|alu|Mux16~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux16~6 , chip|cpu|ex_stage|alu|Mux16~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux16~9 , chip|cpu|ex_stage|alu|Mux16~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux16~7 , chip|cpu|ex_stage|alu|Mux16~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux16~8 , chip|cpu|ex_stage|alu|Mux16~8, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][15] , chip|cpu|gpr|gpr[18][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][15] , chip|cpu|gpr|gpr[22][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~286 , chip|cpu|id_stage|decoder|jr_target[13]~286, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][15] , chip|cpu|gpr|gpr[30][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][15] , chip|cpu|gpr|gpr[26][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~287 , chip|cpu|id_stage|decoder|jr_target[13]~287, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][15] , chip|cpu|gpr|gpr[23][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][15] , chip|cpu|gpr|gpr[31][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][15] , chip|cpu|gpr|gpr[19][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][15] , chip|cpu|gpr|gpr[27][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~293 , chip|cpu|id_stage|decoder|jr_target[13]~293, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~294 , chip|cpu|id_stage|decoder|jr_target[13]~294, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][15] , chip|cpu|gpr|gpr[24][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][15] , chip|cpu|gpr|gpr[28][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][15] , chip|cpu|gpr|gpr[16][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][15] , chip|cpu|gpr|gpr[20][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~290 , chip|cpu|id_stage|decoder|jr_target[13]~290, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~291 , chip|cpu|id_stage|decoder|jr_target[13]~291, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][15] , chip|cpu|gpr|gpr[17][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][15] , chip|cpu|gpr|gpr[25][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~288 , chip|cpu|id_stage|decoder|jr_target[13]~288, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][15] , chip|cpu|gpr|gpr[29][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][15] , chip|cpu|gpr|gpr[21][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~289 , chip|cpu|id_stage|decoder|jr_target[13]~289, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~292 , chip|cpu|id_stage|decoder|jr_target[13]~292, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~295 , chip|cpu|id_stage|decoder|jr_target[13]~295, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~30 , chip|cpu|ex_stage|ex_reg|ex_out~30, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[15] , chip|cpu|ex_stage|ex_reg|ex_out[15], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[15]~66 , chip|cpu|mem_stage|mem_ctrl|out[15]~66, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][15] , chip|cpu|gpr|gpr[12][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][15] , chip|cpu|gpr|gpr[14][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~282 , chip|cpu|id_stage|decoder|jr_target[13]~282, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][15] , chip|cpu|gpr|gpr[15][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][15] , chip|cpu|gpr|gpr[13][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~283 , chip|cpu|id_stage|decoder|jr_target[13]~283, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][15] , chip|cpu|gpr|gpr[6][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][15] , chip|cpu|gpr|gpr[4][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~275 , chip|cpu|id_stage|decoder|jr_target[13]~275, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][15] , chip|cpu|gpr|gpr[5][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][15] , chip|cpu|gpr|gpr[7][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~276 , chip|cpu|id_stage|decoder|jr_target[13]~276, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][15] , chip|cpu|gpr|gpr[1][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][15] , chip|cpu|gpr|gpr[0][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~279 , chip|cpu|id_stage|decoder|jr_target[13]~279, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][15] , chip|cpu|gpr|gpr[3][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][15] , chip|cpu|gpr|gpr[2][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~280 , chip|cpu|id_stage|decoder|jr_target[13]~280, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][15] , chip|cpu|gpr|gpr[8][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][15] , chip|cpu|gpr|gpr[9][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~277 , chip|cpu|id_stage|decoder|jr_target[13]~277, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][15] , chip|cpu|gpr|gpr[10][15], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][15] , chip|cpu|gpr|gpr[11][15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~278 , chip|cpu|id_stage|decoder|jr_target[13]~278, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~281 , chip|cpu|id_stage|decoder|jr_target[13]~281, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~284 , chip|cpu|id_stage|decoder|jr_target[13]~284, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~285 , chip|cpu|id_stage|decoder|jr_target[13]~285, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[13]~296 , chip|cpu|id_stage|decoder|jr_target[13]~296, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[15]~9 , chip|cpu|id_stage|id_reg|id_alu_in_0[15]~9, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~60 , chip|cpu|if_stage|if_reg|if_pc~60, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~61 , chip|cpu|if_stage|if_reg|if_pc~61, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~62 , chip|cpu|if_stage|if_reg|if_pc~62, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[13] , chip|cpu|if_stage|if_reg|if_pc[13], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[16]~32 , chip|cpu|id_stage|decoder|ret_addr[16]~32, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[17]~34 , chip|cpu|id_stage|decoder|ret_addr[17]~34, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[18]~36 , chip|cpu|id_stage|decoder|ret_addr[18]~36, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[19]~38 , chip|cpu|id_stage|decoder|ret_addr[19]~38, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~82 , chip|cpu|id_stage|id_reg|id_alu_in_0~82, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~84 , chip|cpu|id_stage|id_reg|id_alu_in_0~84, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[21] , chip|cpu|id_stage|id_reg|id_alu_in_0[21], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[22] , chip|cpu|id_stage|id_reg|id_alu_in_1[22], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux9~9 , chip|cpu|ex_stage|alu|Mux9~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~15 , chip|cpu|ex_stage|alu|Add0~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[21] , chip|cpu|id_stage|id_reg|id_alu_in_1[21], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~16 , chip|cpu|ex_stage|alu|Add0~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[19]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[19]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[19] , chip|cpu|id_stage|id_reg|id_alu_in_1[19], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~18 , chip|cpu|ex_stage|alu|Add0~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[18]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[18]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[18] , chip|cpu|id_stage|id_reg|id_alu_in_1[18], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~19 , chip|cpu|ex_stage|alu|Add0~19, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~65 , chip|cpu|ex_stage|alu|Add0~65, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~67 , chip|cpu|ex_stage|alu|Add0~67, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~69 , chip|cpu|ex_stage|alu|Add0~69, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~71 , chip|cpu|ex_stage|alu|Add0~71, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~73 , chip|cpu|ex_stage|alu|Add0~73, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux9~6 , chip|cpu|ex_stage|alu|Mux9~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux9~7 , chip|cpu|ex_stage|alu|Mux9~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~7 , chip|cpu|ex_stage|alu|ShiftLeft0~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~6 , chip|cpu|ex_stage|alu|ShiftLeft0~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~8 , chip|cpu|ex_stage|alu|ShiftLeft0~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~23 , chip|cpu|ex_stage|alu|ShiftLeft0~23, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~24 , chip|cpu|ex_stage|alu|ShiftLeft0~24, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~88 , chip|cpu|ex_stage|alu|ShiftLeft0~88, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~10 , chip|cpu|ex_stage|alu|ShiftRight0~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~9 , chip|cpu|ex_stage|alu|ShiftRight0~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~11 , chip|cpu|ex_stage|alu|ShiftRight0~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~81 , chip|cpu|ex_stage|alu|ShiftRight0~81, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~43 , chip|cpu|ex_stage|alu|ShiftRight0~43, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~82 , chip|cpu|ex_stage|alu|ShiftRight0~82, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux9~4 , chip|cpu|ex_stage|alu|Mux9~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~13 , chip|cpu|ex_stage|alu|ShiftLeft0~13, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~14 , chip|cpu|ex_stage|alu|ShiftLeft0~14, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~15 , chip|cpu|ex_stage|alu|ShiftLeft0~15, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~9 , chip|cpu|ex_stage|alu|ShiftLeft0~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~10 , chip|cpu|ex_stage|alu|ShiftLeft0~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~11 , chip|cpu|ex_stage|alu|ShiftLeft0~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~90 , chip|cpu|ex_stage|alu|ShiftLeft0~90, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux9~5 , chip|cpu|ex_stage|alu|Mux9~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux9~8 , chip|cpu|ex_stage|alu|Mux9~8, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector78~0 , chip|cpu|mem_stage|bus_if|Selector78~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[22] , chip|cpu|mem_stage|bus_if|bus_wr_data[22], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[22]~22 , chip|bus|bus_master_mux|s_wr_data[22]~22, chip_top, 1
instance = comp, \chip|timer|expr_val[22] , chip|timer|expr_val[22], chip_top, 1
instance = comp, \chip|timer|rd_data~29 , chip|timer|rd_data~29, chip_top, 1
instance = comp, \chip|timer|rd_data[22] , chip|timer|rd_data[22], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[22]~64 , chip|bus|bus_slave_mux|m_rd_data[22]~64, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[22] , chip|cpu|mem_stage|bus_if|rd_buf[22], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a22 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a22, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[22]~93 , chip|cpu|mem_stage|mem_ctrl|out[22]~93, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[22]~94 , chip|cpu|mem_stage|mem_ctrl|out[22]~94, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~38 , chip|cpu|ex_stage|ex_reg|ex_out~38, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[22] , chip|cpu|ex_stage|ex_reg|ex_out[22], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~37 , chip|cpu|mem_stage|mem_reg|mem_out~37, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[22] , chip|cpu|mem_stage|mem_reg|mem_out[22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][22] , chip|cpu|gpr|gpr[25][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][22] , chip|cpu|gpr|gpr[29][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][22] , chip|cpu|gpr|gpr[17][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][22] , chip|cpu|gpr|gpr[21][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~529 , chip|cpu|id_stage|decoder|jr_target[20]~529, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~530 , chip|cpu|id_stage|decoder|jr_target[20]~530, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][22] , chip|cpu|gpr|gpr[19][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][22] , chip|cpu|gpr|gpr[23][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~536 , chip|cpu|id_stage|decoder|jr_target[20]~536, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][22] , chip|cpu|gpr|gpr[31][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][22] , chip|cpu|gpr|gpr[27][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~537 , chip|cpu|id_stage|decoder|jr_target[20]~537, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][22] , chip|cpu|gpr|gpr[20][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][22] , chip|cpu|gpr|gpr[28][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][22] , chip|cpu|gpr|gpr[24][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][22] , chip|cpu|gpr|gpr[16][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~533 , chip|cpu|id_stage|decoder|jr_target[20]~533, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~534 , chip|cpu|id_stage|decoder|jr_target[20]~534, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][22] , chip|cpu|gpr|gpr[22][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][22] , chip|cpu|gpr|gpr[30][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][22] , chip|cpu|gpr|gpr[18][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][22] , chip|cpu|gpr|gpr[26][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~531 , chip|cpu|id_stage|decoder|jr_target[20]~531, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~532 , chip|cpu|id_stage|decoder|jr_target[20]~532, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~535 , chip|cpu|id_stage|decoder|jr_target[20]~535, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~538 , chip|cpu|id_stage|decoder|jr_target[20]~538, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][22] , chip|cpu|gpr|gpr[14][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][22] , chip|cpu|gpr|gpr[15][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][22] , chip|cpu|gpr|gpr[12][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][22] , chip|cpu|gpr|gpr[13][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~525 , chip|cpu|id_stage|decoder|jr_target[20]~525, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~526 , chip|cpu|id_stage|decoder|jr_target[20]~526, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][22] , chip|cpu|gpr|gpr[11][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][22] , chip|cpu|gpr|gpr[8][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][22] , chip|cpu|gpr|gpr[10][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~518 , chip|cpu|id_stage|decoder|jr_target[20]~518, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][22] , chip|cpu|gpr|gpr[9][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~519 , chip|cpu|id_stage|decoder|jr_target[20]~519, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][22] , chip|cpu|gpr|gpr[4][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][22] , chip|cpu|gpr|gpr[5][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~520 , chip|cpu|id_stage|decoder|jr_target[20]~520, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][22] , chip|cpu|gpr|gpr[6][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][22] , chip|cpu|gpr|gpr[7][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~521 , chip|cpu|id_stage|decoder|jr_target[20]~521, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][22] , chip|cpu|gpr|gpr[0][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][22] , chip|cpu|gpr|gpr[2][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~522 , chip|cpu|id_stage|decoder|jr_target[20]~522, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][22] , chip|cpu|gpr|gpr[3][22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][22] , chip|cpu|gpr|gpr[1][22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~523 , chip|cpu|id_stage|decoder|jr_target[20]~523, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~524 , chip|cpu|id_stage|decoder|jr_target[20]~524, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~527 , chip|cpu|id_stage|decoder|jr_target[20]~527, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[22]~95 , chip|cpu|mem_stage|mem_ctrl|out[22]~95, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~528 , chip|cpu|id_stage|decoder|jr_target[20]~528, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[20]~539 , chip|cpu|id_stage|decoder|jr_target[20]~539, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[22]~14 , chip|cpu|id_stage|id_reg|id_alu_in_0[22]~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[22]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[22]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~56 , chip|cpu|id_stage|decoder|Add1~56, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~10 , chip|cpu|id_stage|id_reg|id_pc~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[20] , chip|cpu|id_stage|id_reg|id_pc[20], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~11 , chip|cpu|ex_stage|ex_reg|ex_pc~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[20] , chip|cpu|ex_stage|ex_reg|ex_pc[20], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~11 , chip|cpu|mem_stage|mem_reg|mem_pc~11, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[20] , chip|cpu|mem_stage|mem_reg|mem_pc[20], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[20] , chip|cpu|ctrl|pre_pc[20], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~12 , chip|cpu|ctrl|epc~12, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[20] , chip|cpu|ctrl|epc[20], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[20] , chip|cpu|ctrl|exp_vector[20], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~39 , chip|cpu|if_stage|if_reg|if_pc~39, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~40 , chip|cpu|if_stage|if_reg|if_pc~40, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~41 , chip|cpu|if_stage|if_reg|if_pc~41, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[20] , chip|cpu|if_stage|if_reg|if_pc[20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[20]~40 , chip|cpu|id_stage|decoder|ret_addr[20]~40, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~79 , chip|cpu|id_stage|id_reg|id_alu_in_0~79, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~80 , chip|cpu|id_stage|id_reg|id_alu_in_0~80, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~81 , chip|cpu|id_stage|id_reg|id_alu_in_0~81, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[22] , chip|cpu|id_stage|id_reg|id_alu_in_0[22], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~47 , chip|cpu|ex_stage|alu|ShiftRight0~47, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~77 , chip|cpu|ex_stage|alu|ShiftRight0~77, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~78 , chip|cpu|ex_stage|alu|ShiftRight0~78, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~79 , chip|cpu|ex_stage|alu|ShiftRight0~79, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux10~4 , chip|cpu|ex_stage|alu|Mux10~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~27 , chip|cpu|ex_stage|alu|ShiftLeft0~27, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~62 , chip|cpu|ex_stage|alu|ShiftLeft0~62, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~85 , chip|cpu|ex_stage|alu|ShiftLeft0~85, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux10~5 , chip|cpu|ex_stage|alu|Mux10~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux10~6 , chip|cpu|ex_stage|alu|Mux10~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux10~9 , chip|cpu|ex_stage|alu|Mux10~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux10~7 , chip|cpu|ex_stage|alu|Mux10~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux10~8 , chip|cpu|ex_stage|alu|Mux10~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~37 , chip|cpu|ex_stage|ex_reg|ex_out~37, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[21] , chip|cpu|ex_stage|ex_reg|ex_out[21], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[21]~92 , chip|cpu|mem_stage|mem_ctrl|out[21]~92, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~514 , chip|cpu|id_stage|decoder|mem_wr_data[21]~514, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~515 , chip|cpu|id_stage|decoder|mem_wr_data[21]~515, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~521 , chip|cpu|id_stage|decoder|mem_wr_data[21]~521, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~522 , chip|cpu|id_stage|decoder|mem_wr_data[21]~522, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~516 , chip|cpu|id_stage|decoder|mem_wr_data[21]~516, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~517 , chip|cpu|id_stage|decoder|mem_wr_data[21]~517, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~518 , chip|cpu|id_stage|decoder|mem_wr_data[21]~518, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~519 , chip|cpu|id_stage|decoder|mem_wr_data[21]~519, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~520 , chip|cpu|id_stage|decoder|mem_wr_data[21]~520, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~523 , chip|cpu|id_stage|decoder|mem_wr_data[21]~523, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~524 , chip|cpu|id_stage|decoder|mem_wr_data[21]~524, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~525 , chip|cpu|id_stage|decoder|mem_wr_data[21]~525, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~526 , chip|cpu|id_stage|decoder|mem_wr_data[21]~526, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~532 , chip|cpu|id_stage|decoder|mem_wr_data[21]~532, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~533 , chip|cpu|id_stage|decoder|mem_wr_data[21]~533, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~529 , chip|cpu|id_stage|decoder|mem_wr_data[21]~529, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~530 , chip|cpu|id_stage|decoder|mem_wr_data[21]~530, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~527 , chip|cpu|id_stage|decoder|mem_wr_data[21]~527, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~528 , chip|cpu|id_stage|decoder|mem_wr_data[21]~528, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~531 , chip|cpu|id_stage|decoder|mem_wr_data[21]~531, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~534 , chip|cpu|id_stage|decoder|mem_wr_data[21]~534, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[21]~535 , chip|cpu|id_stage|decoder|mem_wr_data[21]~535, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[21]~10 , chip|cpu|id_stage|id_reg|id_alu_in_1[21]~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~24 , chip|cpu|id_stage|id_reg|id_mem_wr_data~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[21] , chip|cpu|id_stage|id_reg|id_mem_wr_data[21], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~24 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~24, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[21] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[21], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector79~0 , chip|cpu|mem_stage|bus_if|Selector79~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[21] , chip|cpu|mem_stage|bus_if|bus_wr_data[21], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[21]~21 , chip|bus|bus_master_mux|s_wr_data[21]~21, chip_top, 1
instance = comp, \chip|timer|counter~21 , chip|timer|counter~21, chip_top, 1
instance = comp, \chip|timer|counter[21] , chip|timer|counter[21], chip_top, 1
instance = comp, \chip|timer|Add0~44 , chip|timer|Add0~44, chip_top, 1
instance = comp, \chip|timer|counter~24 , chip|timer|counter~24, chip_top, 1
instance = comp, \chip|timer|counter[22] , chip|timer|counter[22], chip_top, 1
instance = comp, \chip|timer|Add0~46 , chip|timer|Add0~46, chip_top, 1
instance = comp, \chip|timer|counter~23 , chip|timer|counter~23, chip_top, 1
instance = comp, \chip|timer|counter[23] , chip|timer|counter[23], chip_top, 1
instance = comp, \chip|timer|rd_data~30 , chip|timer|rd_data~30, chip_top, 1
instance = comp, \chip|timer|rd_data[23] , chip|timer|rd_data[23], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[23]~65 , chip|bus|bus_slave_mux|m_rd_data[23]~65, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[23] , chip|cpu|mem_stage|bus_if|rd_buf[23], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[23]~96 , chip|cpu|mem_stage|mem_ctrl|out[23]~96, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[23]~97 , chip|cpu|mem_stage|mem_ctrl|out[23]~97, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~38 , chip|cpu|mem_stage|mem_reg|mem_out~38, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[23] , chip|cpu|mem_stage|mem_reg|mem_out[23], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[21]~feeder , chip|cpu|ctrl|pre_pc[21]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[21] , chip|cpu|ctrl|pre_pc[21], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~11 , chip|cpu|ctrl|epc~11, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[21] , chip|cpu|ctrl|epc[21], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[21] , chip|cpu|ctrl|exp_vector[21], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~37 , chip|cpu|if_stage|if_reg|if_pc~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~58 , chip|cpu|id_stage|decoder|Add1~58, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~38 , chip|cpu|if_stage|if_reg|if_pc~38, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[21] , chip|cpu|if_stage|if_reg|if_pc[21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~60 , chip|cpu|id_stage|decoder|Add1~60, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~8 , chip|cpu|id_stage|id_reg|id_pc~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[22] , chip|cpu|id_stage|id_reg|id_pc[22], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~9 , chip|cpu|ex_stage|ex_reg|ex_pc~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[22] , chip|cpu|ex_stage|ex_reg|ex_pc[22], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~9 , chip|cpu|mem_stage|mem_reg|mem_pc~9, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[22] , chip|cpu|mem_stage|mem_reg|mem_pc[22], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[22]~feeder , chip|cpu|ctrl|pre_pc[22]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[22] , chip|cpu|ctrl|pre_pc[22], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~10 , chip|cpu|ctrl|epc~10, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[22] , chip|cpu|ctrl|epc[22], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[22] , chip|cpu|ctrl|exp_vector[22], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~33 , chip|cpu|if_stage|if_reg|if_pc~33, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~34 , chip|cpu|if_stage|if_reg|if_pc~34, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~35 , chip|cpu|if_stage|if_reg|if_pc~35, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[22] , chip|cpu|if_stage|if_reg|if_pc[22], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[21]~42 , chip|cpu|id_stage|decoder|ret_addr[21]~42, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[22]~44 , chip|cpu|id_stage|decoder|ret_addr[22]~44, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~72 , chip|cpu|id_stage|id_reg|id_alu_in_0~72, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[25] , chip|cpu|id_stage|id_reg|id_alu_in_0[25], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[25] , chip|cpu|id_stage|id_reg|id_alu_in_1[25], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux6~10 , chip|cpu|ex_stage|alu|Mux6~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux6~11 , chip|cpu|ex_stage|alu|Mux6~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~12 , chip|cpu|ex_stage|alu|Add0~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[24]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[24]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[24] , chip|cpu|id_stage|id_reg|id_alu_in_1[24], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~13 , chip|cpu|ex_stage|alu|Add0~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[23] , chip|cpu|id_stage|id_reg|id_alu_in_1[23], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~14 , chip|cpu|ex_stage|alu|Add0~14, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~75 , chip|cpu|ex_stage|alu|Add0~75, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~77 , chip|cpu|ex_stage|alu|Add0~77, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~79 , chip|cpu|ex_stage|alu|Add0~79, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux6~12 , chip|cpu|ex_stage|alu|Mux6~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~42 , chip|cpu|ex_stage|alu|ShiftRight0~42, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~9 , chip|cpu|ex_stage|alu|Mux5~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~37 , chip|cpu|ex_stage|alu|ShiftLeft0~37, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~66 , chip|cpu|ex_stage|alu|ShiftLeft0~66, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~8 , chip|cpu|ex_stage|alu|Mux5~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux6~8 , chip|cpu|ex_stage|alu|Mux6~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~70 , chip|cpu|ex_stage|alu|ShiftLeft0~70, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux6~9 , chip|cpu|ex_stage|alu|Mux6~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux6~13 , chip|cpu|ex_stage|alu|Mux6~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~606 , chip|cpu|id_stage|decoder|mem_wr_data[25]~606, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~607 , chip|cpu|id_stage|decoder|mem_wr_data[25]~607, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~604 , chip|cpu|id_stage|decoder|mem_wr_data[25]~604, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~605 , chip|cpu|id_stage|decoder|mem_wr_data[25]~605, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~608 , chip|cpu|id_stage|decoder|mem_wr_data[25]~608, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~602 , chip|cpu|id_stage|decoder|mem_wr_data[25]~602, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~603 , chip|cpu|id_stage|decoder|mem_wr_data[25]~603, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~609 , chip|cpu|id_stage|decoder|mem_wr_data[25]~609, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~610 , chip|cpu|id_stage|decoder|mem_wr_data[25]~610, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~611 , chip|cpu|id_stage|decoder|mem_wr_data[25]~611, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~612 , chip|cpu|id_stage|decoder|mem_wr_data[25]~612, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~617 , chip|cpu|id_stage|decoder|mem_wr_data[25]~617, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~618 , chip|cpu|id_stage|decoder|mem_wr_data[25]~618, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~615 , chip|cpu|id_stage|decoder|mem_wr_data[25]~615, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~616 , chip|cpu|id_stage|decoder|mem_wr_data[25]~616, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~619 , chip|cpu|id_stage|decoder|mem_wr_data[25]~619, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~613 , chip|cpu|id_stage|decoder|mem_wr_data[25]~613, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~614 , chip|cpu|id_stage|decoder|mem_wr_data[25]~614, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~620 , chip|cpu|id_stage|decoder|mem_wr_data[25]~620, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~621 , chip|cpu|id_stage|decoder|mem_wr_data[25]~621, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~622 , chip|cpu|id_stage|decoder|mem_wr_data[25]~622, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[25]~623 , chip|cpu|id_stage|decoder|mem_wr_data[25]~623, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[25]~6 , chip|cpu|id_stage|id_reg|id_alu_in_1[25]~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~28 , chip|cpu|id_stage|id_reg|id_mem_wr_data~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[25] , chip|cpu|id_stage|id_reg|id_mem_wr_data[25], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~28 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~28, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[25] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[25], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a24 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a24, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~101 , chip|cpu|mem_stage|mem_ctrl|out~101, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[24] , chip|cpu|mem_stage|bus_if|rd_buf[24], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~39 , chip|cpu|mem_stage|mem_reg|mem_out~39, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~40 , chip|cpu|ex_stage|ex_reg|ex_out~40, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[24] , chip|cpu|ex_stage|ex_reg|ex_out[24], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~40 , chip|cpu|mem_stage|mem_reg|mem_out~40, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[24] , chip|cpu|mem_stage|mem_reg|mem_out[24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][24] , chip|cpu|gpr|gpr[11][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][24] , chip|cpu|gpr|gpr[9][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][24] , chip|cpu|gpr|gpr[10][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][24] , chip|cpu|gpr|gpr[8][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~562 , chip|cpu|id_stage|decoder|jr_target[22]~562, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~563 , chip|cpu|id_stage|decoder|jr_target[22]~563, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][24] , chip|cpu|gpr|gpr[6][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][24] , chip|cpu|gpr|gpr[7][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][24] , chip|cpu|gpr|gpr[4][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][24] , chip|cpu|gpr|gpr[5][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~564 , chip|cpu|id_stage|decoder|jr_target[22]~564, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~565 , chip|cpu|id_stage|decoder|jr_target[22]~565, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][24] , chip|cpu|gpr|gpr[2][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][24] , chip|cpu|gpr|gpr[0][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~566 , chip|cpu|id_stage|decoder|jr_target[22]~566, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][24] , chip|cpu|gpr|gpr[1][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][24] , chip|cpu|gpr|gpr[3][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~567 , chip|cpu|id_stage|decoder|jr_target[22]~567, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~568 , chip|cpu|id_stage|decoder|jr_target[22]~568, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][24] , chip|cpu|gpr|gpr[15][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][24] , chip|cpu|gpr|gpr[14][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][24] , chip|cpu|gpr|gpr[13][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][24] , chip|cpu|gpr|gpr[12][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~569 , chip|cpu|id_stage|decoder|jr_target[22]~569, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~570 , chip|cpu|id_stage|decoder|jr_target[22]~570, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~571 , chip|cpu|id_stage|decoder|jr_target[22]~571, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[24]~99 , chip|cpu|mem_stage|mem_ctrl|out[24]~99, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~100 , chip|cpu|mem_stage|mem_ctrl|out~100, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[24]~102 , chip|cpu|mem_stage|mem_ctrl|out[24]~102, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~572 , chip|cpu|id_stage|decoder|jr_target[22]~572, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][24] , chip|cpu|gpr|gpr[31][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][24] , chip|cpu|gpr|gpr[27][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][24] , chip|cpu|gpr|gpr[19][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][24] , chip|cpu|gpr|gpr[23][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~580 , chip|cpu|id_stage|decoder|jr_target[22]~580, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~581 , chip|cpu|id_stage|decoder|jr_target[22]~581, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][24] , chip|cpu|gpr|gpr[16][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][24] , chip|cpu|gpr|gpr[24][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~577 , chip|cpu|id_stage|decoder|jr_target[22]~577, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][24] , chip|cpu|gpr|gpr[20][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][24] , chip|cpu|gpr|gpr[28][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~578 , chip|cpu|id_stage|decoder|jr_target[22]~578, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][24] , chip|cpu|gpr|gpr[26][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][24] , chip|cpu|gpr|gpr[18][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~575 , chip|cpu|id_stage|decoder|jr_target[22]~575, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][24] , chip|cpu|gpr|gpr[22][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][24] , chip|cpu|gpr|gpr[30][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~576 , chip|cpu|id_stage|decoder|jr_target[22]~576, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~579 , chip|cpu|id_stage|decoder|jr_target[22]~579, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][24] , chip|cpu|gpr|gpr[17][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][24] , chip|cpu|gpr|gpr[21][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~573 , chip|cpu|id_stage|decoder|jr_target[22]~573, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][24] , chip|cpu|gpr|gpr[25][24], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][24] , chip|cpu|gpr|gpr[29][24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~574 , chip|cpu|id_stage|decoder|jr_target[22]~574, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~582 , chip|cpu|id_stage|decoder|jr_target[22]~582, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[22]~583 , chip|cpu|id_stage|decoder|jr_target[22]~583, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[24]~19 , chip|cpu|id_stage|id_reg|id_alu_in_0[24]~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~73 , chip|cpu|id_stage|id_reg|id_alu_in_0~73, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~74 , chip|cpu|id_stage|id_reg|id_alu_in_0~74, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~75 , chip|cpu|id_stage|id_reg|id_alu_in_0~75, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[24] , chip|cpu|id_stage|id_reg|id_alu_in_0[24], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux7~10 , chip|cpu|ex_stage|alu|Mux7~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux7~11 , chip|cpu|ex_stage|alu|Mux7~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux7~12 , chip|cpu|ex_stage|alu|Mux7~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~36 , chip|cpu|ex_stage|alu|ShiftRight0~36, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~4 , chip|cpu|ex_stage|alu|ShiftRight0~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~35 , chip|cpu|ex_stage|alu|ShiftRight0~35, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~37 , chip|cpu|ex_stage|alu|ShiftRight0~37, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~60 , chip|cpu|ex_stage|alu|ShiftLeft0~60, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~61 , chip|cpu|ex_stage|alu|ShiftLeft0~61, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~54 , chip|cpu|ex_stage|alu|ShiftLeft0~54, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~16 , chip|cpu|ex_stage|alu|ShiftLeft0~16, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~55 , chip|cpu|ex_stage|alu|ShiftLeft0~55, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux7~8 , chip|cpu|ex_stage|alu|Mux7~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~52 , chip|cpu|ex_stage|alu|ShiftLeft0~52, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~51 , chip|cpu|ex_stage|alu|ShiftLeft0~51, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~53 , chip|cpu|ex_stage|alu|ShiftLeft0~53, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux7~9 , chip|cpu|ex_stage|alu|Mux7~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux7~13 , chip|cpu|ex_stage|alu|Mux7~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~593 , chip|cpu|id_stage|decoder|mem_wr_data[24]~593, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~594 , chip|cpu|id_stage|decoder|mem_wr_data[24]~594, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~595 , chip|cpu|id_stage|decoder|mem_wr_data[24]~595, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~596 , chip|cpu|id_stage|decoder|mem_wr_data[24]~596, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~597 , chip|cpu|id_stage|decoder|mem_wr_data[24]~597, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~598 , chip|cpu|id_stage|decoder|mem_wr_data[24]~598, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~599 , chip|cpu|id_stage|decoder|mem_wr_data[24]~599, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~591 , chip|cpu|id_stage|decoder|mem_wr_data[24]~591, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~592 , chip|cpu|id_stage|decoder|mem_wr_data[24]~592, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~600 , chip|cpu|id_stage|decoder|mem_wr_data[24]~600, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~582 , chip|cpu|id_stage|decoder|mem_wr_data[24]~582, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~583 , chip|cpu|id_stage|decoder|mem_wr_data[24]~583, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~584 , chip|cpu|id_stage|decoder|mem_wr_data[24]~584, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~585 , chip|cpu|id_stage|decoder|mem_wr_data[24]~585, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~586 , chip|cpu|id_stage|decoder|mem_wr_data[24]~586, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~580 , chip|cpu|id_stage|decoder|mem_wr_data[24]~580, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~581 , chip|cpu|id_stage|decoder|mem_wr_data[24]~581, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~587 , chip|cpu|id_stage|decoder|mem_wr_data[24]~587, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~588 , chip|cpu|id_stage|decoder|mem_wr_data[24]~588, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~589 , chip|cpu|id_stage|decoder|mem_wr_data[24]~589, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~590 , chip|cpu|id_stage|decoder|mem_wr_data[24]~590, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[24]~601 , chip|cpu|id_stage|decoder|mem_wr_data[24]~601, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[24]~7 , chip|cpu|id_stage|id_reg|id_alu_in_1[24]~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~27 , chip|cpu|id_stage|id_reg|id_mem_wr_data~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[24] , chip|cpu|id_stage|id_reg|id_mem_wr_data[24], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~27 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~27, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[24] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[24], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~103 , chip|cpu|mem_stage|mem_ctrl|out~103, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[25]~104 , chip|cpu|mem_stage|mem_ctrl|out[25]~104, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~41 , chip|cpu|mem_stage|mem_reg|mem_out~41, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[25] , chip|cpu|mem_stage|mem_reg|mem_out[25], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~8 , chip|cpu|ex_stage|ex_reg|ex_pc~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[23] , chip|cpu|ex_stage|ex_reg|ex_pc[23], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~8 , chip|cpu|mem_stage|mem_reg|mem_pc~8, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[23] , chip|cpu|mem_stage|mem_reg|mem_pc[23], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[23] , chip|cpu|ctrl|pre_pc[23], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~9 , chip|cpu|ctrl|epc~9, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[23] , chip|cpu|ctrl|epc[23], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~30 , chip|cpu|if_stage|if_reg|if_pc~30, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~31 , chip|cpu|if_stage|if_reg|if_pc~31, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~62 , chip|cpu|id_stage|decoder|Add1~62, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~32 , chip|cpu|if_stage|if_reg|if_pc~32, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[23] , chip|cpu|if_stage|if_reg|if_pc[23], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~64 , chip|cpu|id_stage|decoder|Add1~64, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~27 , chip|cpu|if_stage|if_reg|if_pc~27, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~28 , chip|cpu|if_stage|if_reg|if_pc~28, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~29 , chip|cpu|if_stage|if_reg|if_pc~29, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[24] , chip|cpu|if_stage|if_reg|if_pc[24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~66 , chip|cpu|id_stage|decoder|Add1~66, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~3 , chip|cpu|id_stage|id_reg|id_pc~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[25] , chip|cpu|id_stage|id_reg|id_pc[25], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~6 , chip|cpu|ex_stage|ex_reg|ex_pc~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[25] , chip|cpu|ex_stage|ex_reg|ex_pc[25], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~6 , chip|cpu|mem_stage|mem_reg|mem_pc~6, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[25] , chip|cpu|mem_stage|mem_reg|mem_pc[25], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~24 , chip|cpu|if_stage|if_reg|if_pc~24, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[25]~feeder , chip|cpu|ctrl|pre_pc[25]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[25] , chip|cpu|ctrl|pre_pc[25], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~7 , chip|cpu|ctrl|epc~7, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[25] , chip|cpu|ctrl|epc[25], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~25 , chip|cpu|if_stage|if_reg|if_pc~25, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~26 , chip|cpu|if_stage|if_reg|if_pc~26, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[25] , chip|cpu|if_stage|if_reg|if_pc[25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[25]~50 , chip|cpu|id_stage|decoder|ret_addr[25]~50, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~58 , chip|cpu|id_stage|id_reg|id_alu_in_0~58, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~60 , chip|cpu|id_stage|id_reg|id_alu_in_0~60, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[27] , chip|cpu|id_stage|id_reg|id_alu_in_0[27], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~5 , chip|cpu|ex_stage|alu|ShiftRight0~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~6 , chip|cpu|ex_stage|alu|ShiftRight0~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~8 , chip|cpu|ex_stage|alu|ShiftRight0~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~29 , chip|cpu|ex_stage|alu|ShiftRight0~29, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[26] , chip|cpu|id_stage|id_reg|id_alu_in_1[26], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~11 , chip|cpu|ex_stage|alu|Add0~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~81 , chip|cpu|ex_stage|alu|Add0~81, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~15 , chip|cpu|ex_stage|alu|Mux5~15, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~16 , chip|cpu|ex_stage|alu|Mux5~16, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~17 , chip|cpu|ex_stage|alu|Mux5~17, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~4 , chip|cpu|ex_stage|alu|ShiftLeft0~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~5 , chip|cpu|ex_stage|alu|ShiftLeft0~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~25 , chip|cpu|ex_stage|alu|ShiftLeft0~25, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~26 , chip|cpu|ex_stage|alu|ShiftLeft0~26, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~17 , chip|cpu|ex_stage|alu|ShiftLeft0~17, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~18 , chip|cpu|ex_stage|alu|ShiftLeft0~18, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~10 , chip|cpu|ex_stage|alu|Mux5~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~12 , chip|cpu|ex_stage|alu|ShiftLeft0~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~11 , chip|cpu|ex_stage|alu|Mux5~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux5~18 , chip|cpu|ex_stage|alu|Mux5~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~146 , chip|cpu|id_stage|decoder|mem_wr_data[26]~146, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~147 , chip|cpu|id_stage|decoder|mem_wr_data[26]~147, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~141 , chip|cpu|id_stage|decoder|mem_wr_data[26]~141, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~142 , chip|cpu|id_stage|decoder|mem_wr_data[26]~142, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~143 , chip|cpu|id_stage|decoder|mem_wr_data[26]~143, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~144 , chip|cpu|id_stage|decoder|mem_wr_data[26]~144, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~145 , chip|cpu|id_stage|decoder|mem_wr_data[26]~145, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~139 , chip|cpu|id_stage|decoder|mem_wr_data[26]~139, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~140 , chip|cpu|id_stage|decoder|mem_wr_data[26]~140, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~148 , chip|cpu|id_stage|decoder|mem_wr_data[26]~148, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~150 , chip|cpu|id_stage|decoder|mem_wr_data[26]~150, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~151 , chip|cpu|id_stage|decoder|mem_wr_data[26]~151, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~157 , chip|cpu|id_stage|decoder|mem_wr_data[26]~157, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~158 , chip|cpu|id_stage|decoder|mem_wr_data[26]~158, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~152 , chip|cpu|id_stage|decoder|mem_wr_data[26]~152, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~153 , chip|cpu|id_stage|decoder|mem_wr_data[26]~153, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~154 , chip|cpu|id_stage|decoder|mem_wr_data[26]~154, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~155 , chip|cpu|id_stage|decoder|mem_wr_data[26]~155, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~156 , chip|cpu|id_stage|decoder|mem_wr_data[26]~156, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~159 , chip|cpu|id_stage|decoder|mem_wr_data[26]~159, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~149 , chip|cpu|id_stage|decoder|mem_wr_data[26]~149, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[26]~160 , chip|cpu|id_stage|decoder|mem_wr_data[26]~160, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[26]~5 , chip|cpu|id_stage|id_reg|id_alu_in_1[26]~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~18 , chip|cpu|id_stage|id_reg|id_mem_wr_data~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[26] , chip|cpu|id_stage|id_reg|id_mem_wr_data[26], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~18 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~18, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[26] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[26], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector74~0 , chip|cpu|mem_stage|bus_if|Selector74~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[26] , chip|cpu|mem_stage|bus_if|bus_wr_data[26], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[26]~26 , chip|bus|bus_master_mux|s_wr_data[26]~26, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector75~0 , chip|cpu|mem_stage|bus_if|Selector75~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[25] , chip|cpu|mem_stage|bus_if|bus_wr_data[25], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[25]~25 , chip|bus|bus_master_mux|s_wr_data[25]~25, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector76~0 , chip|cpu|mem_stage|bus_if|Selector76~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[24] , chip|cpu|mem_stage|bus_if|bus_wr_data[24], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[24]~24 , chip|bus|bus_master_mux|s_wr_data[24]~24, chip_top, 1
instance = comp, \chip|timer|Add0~48 , chip|timer|Add0~48, chip_top, 1
instance = comp, \chip|timer|counter~26 , chip|timer|counter~26, chip_top, 1
instance = comp, \chip|timer|counter[24] , chip|timer|counter[24], chip_top, 1
instance = comp, \chip|timer|Add0~50 , chip|timer|Add0~50, chip_top, 1
instance = comp, \chip|timer|counter~25 , chip|timer|counter~25, chip_top, 1
instance = comp, \chip|timer|counter[25] , chip|timer|counter[25], chip_top, 1
instance = comp, \chip|timer|Add0~52 , chip|timer|Add0~52, chip_top, 1
instance = comp, \chip|timer|counter~28 , chip|timer|counter~28, chip_top, 1
instance = comp, \chip|timer|counter[26] , chip|timer|counter[26], chip_top, 1
instance = comp, \chip|timer|Add0~54 , chip|timer|Add0~54, chip_top, 1
instance = comp, \chip|timer|counter~27 , chip|timer|counter~27, chip_top, 1
instance = comp, \chip|timer|counter[27] , chip|timer|counter[27], chip_top, 1
instance = comp, \chip|timer|Add0~56 , chip|timer|Add0~56, chip_top, 1
instance = comp, \chip|timer|counter~30 , chip|timer|counter~30, chip_top, 1
instance = comp, \chip|timer|counter[28] , chip|timer|counter[28], chip_top, 1
instance = comp, \chip|timer|Add0~58 , chip|timer|Add0~58, chip_top, 1
instance = comp, \chip|timer|counter~29 , chip|timer|counter~29, chip_top, 1
instance = comp, \chip|timer|counter[29] , chip|timer|counter[29], chip_top, 1
instance = comp, \chip|timer|Add0~60 , chip|timer|Add0~60, chip_top, 1
instance = comp, \chip|timer|counter~32 , chip|timer|counter~32, chip_top, 1
instance = comp, \chip|timer|counter[30] , chip|timer|counter[30], chip_top, 1
instance = comp, \chip|timer|Add0~62 , chip|timer|Add0~62, chip_top, 1
instance = comp, \chip|timer|counter~31 , chip|timer|counter~31, chip_top, 1
instance = comp, \chip|timer|counter[31] , chip|timer|counter[31], chip_top, 1
instance = comp, \chip|timer|rd_data~35 , chip|timer|rd_data~35, chip_top, 1
instance = comp, \chip|timer|rd_data[31] , chip|timer|rd_data[31], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[31]~70 , chip|bus|bus_slave_mux|m_rd_data[31]~70, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~113 , chip|cpu|mem_stage|mem_ctrl|out~113, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[31] , chip|cpu|mem_stage|bus_if|rd_buf[31], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[31]~114 , chip|cpu|mem_stage|mem_ctrl|out[31]~114, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[31]~115 , chip|cpu|mem_stage|mem_ctrl|out[31]~115, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][31] , chip|cpu|gpr|gpr[18][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][31] , chip|cpu|gpr|gpr[26][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~675 , chip|cpu|id_stage|decoder|mem_wr_data[31]~675, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][31] , chip|cpu|gpr|gpr[22][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][31] , chip|cpu|gpr|gpr[30][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~676 , chip|cpu|id_stage|decoder|mem_wr_data[31]~676, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][31] , chip|cpu|gpr|gpr[25][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][31] , chip|cpu|gpr|gpr[29][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][31] , chip|cpu|gpr|gpr[17][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][31] , chip|cpu|gpr|gpr[21][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~677 , chip|cpu|id_stage|decoder|mem_wr_data[31]~677, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~678 , chip|cpu|id_stage|decoder|mem_wr_data[31]~678, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][31] , chip|cpu|gpr|gpr[16][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][31] , chip|cpu|gpr|gpr[24][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~679 , chip|cpu|id_stage|decoder|mem_wr_data[31]~679, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][31] , chip|cpu|gpr|gpr[28][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][31] , chip|cpu|gpr|gpr[20][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~680 , chip|cpu|id_stage|decoder|mem_wr_data[31]~680, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~681 , chip|cpu|id_stage|decoder|mem_wr_data[31]~681, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][31] , chip|cpu|gpr|gpr[27][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][31] , chip|cpu|gpr|gpr[31][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][31] , chip|cpu|gpr|gpr[19][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][31] , chip|cpu|gpr|gpr[23][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~682 , chip|cpu|id_stage|decoder|mem_wr_data[31]~682, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~683 , chip|cpu|id_stage|decoder|mem_wr_data[31]~683, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[31]~36 , chip|cpu|id_stage|id_reg|id_alu_in_1[31]~36, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][31] , chip|cpu|gpr|gpr[14][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][31] , chip|cpu|gpr|gpr[12][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~672 , chip|cpu|id_stage|decoder|mem_wr_data[31]~672, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][31] , chip|cpu|gpr|gpr[15][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][31] , chip|cpu|gpr|gpr[13][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~673 , chip|cpu|id_stage|decoder|mem_wr_data[31]~673, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][31]~feeder , chip|cpu|gpr|gpr[10][31]~feeder, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][31] , chip|cpu|gpr|gpr[10][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][31] , chip|cpu|gpr|gpr[11][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][31] , chip|cpu|gpr|gpr[8][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][31] , chip|cpu|gpr|gpr[9][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~665 , chip|cpu|id_stage|decoder|mem_wr_data[31]~665, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~666 , chip|cpu|id_stage|decoder|mem_wr_data[31]~666, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][31] , chip|cpu|gpr|gpr[2][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][31] , chip|cpu|gpr|gpr[3][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][31] , chip|cpu|gpr|gpr[0][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][31] , chip|cpu|gpr|gpr[1][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~669 , chip|cpu|id_stage|decoder|mem_wr_data[31]~669, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~670 , chip|cpu|id_stage|decoder|mem_wr_data[31]~670, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][31]~feeder , chip|cpu|gpr|gpr[6][31]~feeder, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][31] , chip|cpu|gpr|gpr[6][31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][31] , chip|cpu|gpr|gpr[4][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~667 , chip|cpu|id_stage|decoder|mem_wr_data[31]~667, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][31] , chip|cpu|gpr|gpr[5][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~668 , chip|cpu|id_stage|decoder|mem_wr_data[31]~668, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~671 , chip|cpu|id_stage|decoder|mem_wr_data[31]~671, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[31]~674 , chip|cpu|id_stage|decoder|mem_wr_data[31]~674, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[31]~37 , chip|cpu|id_stage|id_reg|id_alu_in_1[31]~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[31]~38 , chip|cpu|id_stage|id_reg|id_alu_in_1[31]~38, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[31]~39 , chip|cpu|id_stage|id_reg|id_alu_in_1[31]~39, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[31]~0 , chip|cpu|id_stage|id_reg|id_alu_in_1[31]~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[31]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[31]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[31] , chip|cpu|id_stage|id_reg|id_alu_in_1[31], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux0~2 , chip|cpu|ex_stage|alu|Mux0~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~95 , chip|cpu|ex_stage|alu|Add0~95, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[30]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[30]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[30] , chip|cpu|id_stage|id_reg|id_alu_in_1[30], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~92 , chip|cpu|ex_stage|alu|Add0~92, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[29] , chip|cpu|id_stage|id_reg|id_alu_in_1[29], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~89 , chip|cpu|ex_stage|alu|Add0~89, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~87 , chip|cpu|ex_stage|alu|Add0~87, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~90 , chip|cpu|ex_stage|alu|Add0~90, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~93 , chip|cpu|ex_stage|alu|Add0~93, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~96 , chip|cpu|ex_stage|alu|Add0~96, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux0~3 , chip|cpu|ex_stage|alu|Mux0~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~6 , chip|cpu|ex_stage|alu|Mux1~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux0~4 , chip|cpu|ex_stage|alu|Mux0~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~94 , chip|cpu|ex_stage|alu|ShiftLeft0~94, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~84 , chip|cpu|ex_stage|alu|ShiftLeft0~84, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~38 , chip|cpu|ex_stage|alu|ShiftLeft0~38, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~39 , chip|cpu|ex_stage|alu|ShiftLeft0~39, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux0~0 , chip|cpu|ex_stage|alu|Mux0~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux0~1 , chip|cpu|ex_stage|alu|Mux0~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux0~5 , chip|cpu|ex_stage|alu|Mux0~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~45 , chip|cpu|ex_stage|ex_reg|ex_out~45, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[31] , chip|cpu|ex_stage|ex_reg|ex_out[31], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~45 , chip|cpu|mem_stage|mem_reg|mem_out~45, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[31] , chip|cpu|mem_stage|mem_reg|mem_out[31], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][31] , chip|cpu|gpr|gpr[7][31], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~620 , chip|cpu|id_stage|decoder|jr_target[29]~620, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~621 , chip|cpu|id_stage|decoder|jr_target[29]~621, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~622 , chip|cpu|id_stage|decoder|jr_target[29]~622, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~623 , chip|cpu|id_stage|decoder|jr_target[29]~623, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~617 , chip|cpu|id_stage|decoder|jr_target[29]~617, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~618 , chip|cpu|id_stage|decoder|jr_target[29]~618, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~615 , chip|cpu|id_stage|decoder|jr_target[29]~615, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~616 , chip|cpu|id_stage|decoder|jr_target[29]~616, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~619 , chip|cpu|id_stage|decoder|jr_target[29]~619, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[31]~35 , chip|cpu|id_stage|id_reg|id_alu_in_0[31]~35, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~606 , chip|cpu|id_stage|decoder|jr_target[29]~606, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~607 , chip|cpu|id_stage|decoder|jr_target[29]~607, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~613 , chip|cpu|id_stage|decoder|jr_target[29]~613, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~614 , chip|cpu|id_stage|decoder|jr_target[29]~614, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~608 , chip|cpu|id_stage|decoder|jr_target[29]~608, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~609 , chip|cpu|id_stage|decoder|jr_target[29]~609, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~610 , chip|cpu|id_stage|decoder|jr_target[29]~610, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~611 , chip|cpu|id_stage|decoder|jr_target[29]~611, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[29]~612 , chip|cpu|id_stage|decoder|jr_target[29]~612, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[31]~34 , chip|cpu|id_stage|id_reg|id_alu_in_0[31]~34, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[31]~36 , chip|cpu|id_stage|id_reg|id_alu_in_0[31]~36, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[31]~37 , chip|cpu|id_stage|id_reg|id_alu_in_0[31]~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[31]~38 , chip|cpu|id_stage|id_reg|id_alu_in_0[31]~38, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[31]~0 , chip|cpu|id_stage|id_reg|id_alu_in_0[31]~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[31]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[31]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[29] , chip|cpu|ctrl|exp_vector[29], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~12 , chip|cpu|if_stage|if_reg|if_pc~12, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~13 , chip|cpu|if_stage|if_reg|if_pc~13, chip_top, 1
instance = comp, \chip|timer|expr_val[28] , chip|timer|expr_val[28], chip_top, 1
instance = comp, \chip|timer|rd_data~22 , chip|timer|rd_data~22, chip_top, 1
instance = comp, \chip|timer|rd_data[28] , chip|timer|rd_data[28], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[28]~55 , chip|bus|bus_slave_mux|m_rd_data[28]~55, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[28] , chip|cpu|mem_stage|bus_if|rd_buf[28], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a7 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a7, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[28]~71 , chip|cpu|mem_stage|mem_ctrl|out[28]~71, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[28]~72 , chip|cpu|mem_stage|mem_ctrl|out[28]~72, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~53 , chip|cpu|ex_stage|ex_reg|ex_out~53, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[28] , chip|cpu|ex_stage|ex_reg|ex_out[28], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~29 , chip|cpu|mem_stage|mem_reg|mem_out~29, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[28] , chip|cpu|mem_stage|mem_reg|mem_out[28], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[26] , chip|cpu|ctrl|exp_vector[26], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~21 , chip|cpu|if_stage|if_reg|if_pc~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~2 , chip|cpu|id_stage|id_reg|id_pc~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[26] , chip|cpu|id_stage|id_reg|id_pc[26], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~5 , chip|cpu|ex_stage|ex_reg|ex_pc~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[26] , chip|cpu|ex_stage|ex_reg|ex_pc[26], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~5 , chip|cpu|mem_stage|mem_reg|mem_pc~5, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[26] , chip|cpu|mem_stage|mem_reg|mem_pc[26], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[26]~feeder , chip|cpu|ctrl|pre_pc[26]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[26] , chip|cpu|ctrl|pre_pc[26], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~6 , chip|cpu|ctrl|epc~6, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[26] , chip|cpu|ctrl|epc[26], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~22 , chip|cpu|if_stage|if_reg|if_pc~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~68 , chip|cpu|id_stage|decoder|Add1~68, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~23 , chip|cpu|if_stage|if_reg|if_pc~23, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[26] , chip|cpu|if_stage|if_reg|if_pc[26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~70 , chip|cpu|id_stage|decoder|Add1~70, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~72 , chip|cpu|id_stage|decoder|Add1~72, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~74 , chip|cpu|id_stage|decoder|Add1~74, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~14 , chip|cpu|if_stage|if_reg|if_pc~14, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[29] , chip|cpu|if_stage|if_reg|if_pc[29], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~5 , chip|cpu|id_stage|id_reg|id_pc~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[29] , chip|cpu|id_stage|id_reg|id_pc[29], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~2 , chip|cpu|ex_stage|ex_reg|ex_pc~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[29] , chip|cpu|ex_stage|ex_reg|ex_pc[29], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~2 , chip|cpu|mem_stage|mem_reg|mem_pc~2, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[29] , chip|cpu|mem_stage|mem_reg|mem_pc[29], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[29]~feeder , chip|cpu|ctrl|pre_pc[29]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[29] , chip|cpu|ctrl|pre_pc[29], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~3 , chip|cpu|ctrl|epc~3, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[29] , chip|cpu|ctrl|epc[29], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~65 , chip|cpu|id_stage|id_reg|id_alu_in_0~65, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[26]~52 , chip|cpu|id_stage|decoder|ret_addr[26]~52, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[27]~54 , chip|cpu|id_stage|decoder|ret_addr[27]~54, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[28]~56 , chip|cpu|id_stage|decoder|ret_addr[28]~56, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ret_addr[29]~58 , chip|cpu|id_stage|decoder|ret_addr[29]~58, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~64 , chip|cpu|id_stage|id_reg|id_alu_in_0~64, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~66 , chip|cpu|id_stage|id_reg|id_alu_in_0~66, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[31] , chip|cpu|id_stage|id_reg|id_alu_in_0[31], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~30 , chip|cpu|ex_stage|alu|ShiftRight0~30, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~85 , chip|cpu|ex_stage|alu|ShiftRight0~85, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~76 , chip|cpu|ex_stage|alu|ShiftLeft0~76, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~7 , chip|cpu|ex_stage|alu|Mux8~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~8 , chip|cpu|ex_stage|alu|Mux8~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~9 , chip|cpu|ex_stage|alu|Mux8~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~12 , chip|cpu|ex_stage|alu|Mux8~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~10 , chip|cpu|ex_stage|alu|Mux8~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux8~11 , chip|cpu|ex_stage|alu|Mux8~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~39 , chip|cpu|ex_stage|ex_reg|ex_out~39, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[23] , chip|cpu|ex_stage|ex_reg|ex_out[23], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[23]~98 , chip|cpu|mem_stage|mem_ctrl|out[23]~98, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~514 , chip|cpu|id_stage|decoder|jr_target[21]~514, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~515 , chip|cpu|id_stage|decoder|jr_target[21]~515, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~507 , chip|cpu|id_stage|decoder|jr_target[21]~507, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~508 , chip|cpu|id_stage|decoder|jr_target[21]~508, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~509 , chip|cpu|id_stage|decoder|jr_target[21]~509, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~510 , chip|cpu|id_stage|decoder|jr_target[21]~510, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~511 , chip|cpu|id_stage|decoder|jr_target[21]~511, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~512 , chip|cpu|id_stage|decoder|jr_target[21]~512, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~513 , chip|cpu|id_stage|decoder|jr_target[21]~513, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~516 , chip|cpu|id_stage|decoder|jr_target[21]~516, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~503 , chip|cpu|id_stage|decoder|jr_target[21]~503, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~504 , chip|cpu|id_stage|decoder|jr_target[21]~504, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~496 , chip|cpu|id_stage|decoder|jr_target[21]~496, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~497 , chip|cpu|id_stage|decoder|jr_target[21]~497, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~500 , chip|cpu|id_stage|decoder|jr_target[21]~500, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~501 , chip|cpu|id_stage|decoder|jr_target[21]~501, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~498 , chip|cpu|id_stage|decoder|jr_target[21]~498, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~499 , chip|cpu|id_stage|decoder|jr_target[21]~499, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~502 , chip|cpu|id_stage|decoder|jr_target[21]~502, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~505 , chip|cpu|id_stage|decoder|jr_target[21]~505, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~506 , chip|cpu|id_stage|decoder|jr_target[21]~506, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~517 , chip|cpu|id_stage|decoder|jr_target[21]~517, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[23]~20 , chip|cpu|id_stage|id_reg|id_alu_in_0[23]~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~77 , chip|cpu|id_stage|id_reg|id_alu_in_0~77, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~76 , chip|cpu|id_stage|id_reg|id_alu_in_0~76, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~78 , chip|cpu|id_stage|id_reg|id_alu_in_0~78, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[23] , chip|cpu|id_stage|id_reg|id_alu_in_0[23], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~28 , chip|cpu|ex_stage|alu|ShiftLeft0~28, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~29 , chip|cpu|ex_stage|alu|ShiftLeft0~29, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux4~8 , chip|cpu|ex_stage|alu|Mux4~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux4~9 , chip|cpu|ex_stage|alu|Mux4~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux4~10 , chip|cpu|ex_stage|alu|Mux4~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux4~11 , chip|cpu|ex_stage|alu|Mux4~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~84 , chip|cpu|ex_stage|alu|Add0~84, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux4~12 , chip|cpu|ex_stage|alu|Mux4~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux4~13 , chip|cpu|ex_stage|alu|Mux4~13, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~25 , chip|cpu|ex_stage|ex_reg|ex_out~25, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[27] , chip|cpu|ex_stage|ex_reg|ex_out[27], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~15 , chip|cpu|mem_stage|mem_reg|mem_out~15, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[27] , chip|cpu|mem_stage|mem_reg|mem_out[27], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][27] , chip|cpu|gpr|gpr[22][27], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~172 , chip|cpu|id_stage|decoder|mem_wr_data[27]~172, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~173 , chip|cpu|id_stage|decoder|mem_wr_data[27]~173, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~179 , chip|cpu|id_stage|decoder|mem_wr_data[27]~179, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~180 , chip|cpu|id_stage|decoder|mem_wr_data[27]~180, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~174 , chip|cpu|id_stage|decoder|mem_wr_data[27]~174, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~175 , chip|cpu|id_stage|decoder|mem_wr_data[27]~175, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~176 , chip|cpu|id_stage|decoder|mem_wr_data[27]~176, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~177 , chip|cpu|id_stage|decoder|mem_wr_data[27]~177, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~178 , chip|cpu|id_stage|decoder|mem_wr_data[27]~178, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~181 , chip|cpu|id_stage|decoder|mem_wr_data[27]~181, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~168 , chip|cpu|id_stage|decoder|mem_wr_data[27]~168, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~169 , chip|cpu|id_stage|decoder|mem_wr_data[27]~169, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~165 , chip|cpu|id_stage|decoder|mem_wr_data[27]~165, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~166 , chip|cpu|id_stage|decoder|mem_wr_data[27]~166, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~163 , chip|cpu|id_stage|decoder|mem_wr_data[27]~163, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~164 , chip|cpu|id_stage|decoder|mem_wr_data[27]~164, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~167 , chip|cpu|id_stage|decoder|mem_wr_data[27]~167, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~161 , chip|cpu|id_stage|decoder|mem_wr_data[27]~161, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~162 , chip|cpu|id_stage|decoder|mem_wr_data[27]~162, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~170 , chip|cpu|id_stage|decoder|mem_wr_data[27]~170, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~171 , chip|cpu|id_stage|decoder|mem_wr_data[27]~171, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[27]~182 , chip|cpu|id_stage|decoder|mem_wr_data[27]~182, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[27]~4 , chip|cpu|id_stage|id_reg|id_alu_in_1[27]~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[27] , chip|cpu|id_stage|id_reg|id_alu_in_1[27], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~83 , chip|cpu|ex_stage|alu|Add0~83, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux3~3 , chip|cpu|ex_stage|alu|Mux3~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux3~4 , chip|cpu|ex_stage|alu|Mux3~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~86 , chip|cpu|ex_stage|alu|ShiftRight0~86, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux3~5 , chip|cpu|ex_stage|alu|Mux3~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~78 , chip|cpu|ex_stage|alu|ShiftLeft0~78, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~77 , chip|cpu|ex_stage|alu|ShiftLeft0~77, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~79 , chip|cpu|ex_stage|alu|ShiftLeft0~79, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~81 , chip|cpu|ex_stage|alu|ShiftLeft0~81, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~80 , chip|cpu|ex_stage|alu|ShiftLeft0~80, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux3~1 , chip|cpu|ex_stage|alu|Mux3~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux3~2 , chip|cpu|ex_stage|alu|Mux3~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux3~6 , chip|cpu|ex_stage|alu|Mux3~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux3~7 , chip|cpu|ex_stage|alu|Mux3~7, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][28] , chip|cpu|gpr|gpr[27][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][28] , chip|cpu|gpr|gpr[19][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~400 , chip|cpu|id_stage|decoder|mem_wr_data[28]~400, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][28] , chip|cpu|gpr|gpr[31][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][28] , chip|cpu|gpr|gpr[23][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~401 , chip|cpu|id_stage|decoder|mem_wr_data[28]~401, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][28] , chip|cpu|gpr|gpr[18][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][28] , chip|cpu|gpr|gpr[22][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~395 , chip|cpu|id_stage|decoder|mem_wr_data[28]~395, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][28] , chip|cpu|gpr|gpr[26][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][28] , chip|cpu|gpr|gpr[30][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~396 , chip|cpu|id_stage|decoder|mem_wr_data[28]~396, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][28] , chip|cpu|gpr|gpr[28][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][28] , chip|cpu|gpr|gpr[24][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][28] , chip|cpu|gpr|gpr[16][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][28] , chip|cpu|gpr|gpr[20][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~397 , chip|cpu|id_stage|decoder|mem_wr_data[28]~397, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~398 , chip|cpu|id_stage|decoder|mem_wr_data[28]~398, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~399 , chip|cpu|id_stage|decoder|mem_wr_data[28]~399, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][28] , chip|cpu|gpr|gpr[25][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][28] , chip|cpu|gpr|gpr[17][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~393 , chip|cpu|id_stage|decoder|mem_wr_data[28]~393, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][28] , chip|cpu|gpr|gpr[21][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][28] , chip|cpu|gpr|gpr[29][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~394 , chip|cpu|id_stage|decoder|mem_wr_data[28]~394, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~402 , chip|cpu|id_stage|decoder|mem_wr_data[28]~402, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][28] , chip|cpu|gpr|gpr[8][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][28] , chip|cpu|gpr|gpr[10][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~384 , chip|cpu|id_stage|decoder|mem_wr_data[28]~384, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][28] , chip|cpu|gpr|gpr[11][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][28] , chip|cpu|gpr|gpr[9][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~385 , chip|cpu|id_stage|decoder|mem_wr_data[28]~385, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][28] , chip|cpu|gpr|gpr[0][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][28] , chip|cpu|gpr|gpr[2][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~386 , chip|cpu|id_stage|decoder|mem_wr_data[28]~386, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][28] , chip|cpu|gpr|gpr[1][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][28] , chip|cpu|gpr|gpr[3][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~387 , chip|cpu|id_stage|decoder|mem_wr_data[28]~387, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~388 , chip|cpu|id_stage|decoder|mem_wr_data[28]~388, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][28] , chip|cpu|gpr|gpr[15][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][28] , chip|cpu|gpr|gpr[14][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][28] , chip|cpu|gpr|gpr[13][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][28] , chip|cpu|gpr|gpr[12][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~389 , chip|cpu|id_stage|decoder|mem_wr_data[28]~389, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~390 , chip|cpu|id_stage|decoder|mem_wr_data[28]~390, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][28] , chip|cpu|gpr|gpr[5][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][28] , chip|cpu|gpr|gpr[4][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~382 , chip|cpu|id_stage|decoder|mem_wr_data[28]~382, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][28] , chip|cpu|gpr|gpr[6][28], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][28] , chip|cpu|gpr|gpr[7][28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~383 , chip|cpu|id_stage|decoder|mem_wr_data[28]~383, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~391 , chip|cpu|id_stage|decoder|mem_wr_data[28]~391, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[28]~73 , chip|cpu|mem_stage|mem_ctrl|out[28]~73, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~392 , chip|cpu|id_stage|decoder|mem_wr_data[28]~392, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[28]~403 , chip|cpu|id_stage|decoder|mem_wr_data[28]~403, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[28]~3 , chip|cpu|id_stage|id_reg|id_alu_in_1[28]~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~20 , chip|cpu|id_stage|id_reg|id_mem_wr_data~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[28] , chip|cpu|id_stage|id_reg|id_mem_wr_data[28], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~20 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~20, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[28] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[28], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[7]~67 , chip|cpu|mem_stage|mem_ctrl|out[7]~67, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[7]~68 , chip|cpu|mem_stage|mem_ctrl|out[7]~68, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[7] , chip|cpu|mem_stage|bus_if|rd_buf[7], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[7]~69 , chip|cpu|mem_stage|mem_ctrl|out[7]~69, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~28 , chip|cpu|mem_stage|mem_reg|mem_out~28, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[7] , chip|cpu|mem_stage|mem_reg|mem_out[7], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[5] , chip|cpu|ctrl|exp_vector[5], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~19 , chip|cpu|id_stage|id_reg|id_pc~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[5] , chip|cpu|id_stage|id_reg|id_pc[5], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~26 , chip|cpu|ex_stage|ex_reg|ex_pc~26, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[5] , chip|cpu|ex_stage|ex_reg|ex_pc[5], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~26 , chip|cpu|mem_stage|mem_reg|mem_pc~26, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[5] , chip|cpu|mem_stage|mem_reg|mem_pc[5], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[5] , chip|cpu|ctrl|pre_pc[5], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~21 , chip|cpu|ctrl|epc~21, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[5] , chip|cpu|ctrl|epc[5], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~108 , chip|cpu|id_stage|id_reg|id_alu_in_0~108, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[7]~6 , chip|cpu|ctrl|mask[7]~6, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[7] , chip|cpu|ctrl|mask[7], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~109 , chip|cpu|id_stage|id_reg|id_alu_in_0~109, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[7]~24 , chip|cpu|id_stage|id_reg|id_alu_in_0[7]~24, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][7] , chip|cpu|gpr|gpr[24][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][7] , chip|cpu|gpr|gpr[28][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][7] , chip|cpu|gpr|gpr[16][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][7] , chip|cpu|gpr|gpr[20][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~334 , chip|cpu|id_stage|decoder|jr_target[5]~334, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~335 , chip|cpu|id_stage|decoder|jr_target[5]~335, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][7] , chip|cpu|gpr|gpr[17][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][7] , chip|cpu|gpr|gpr[25][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~332 , chip|cpu|id_stage|decoder|jr_target[5]~332, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][7] , chip|cpu|gpr|gpr[29][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][7] , chip|cpu|gpr|gpr[21][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~333 , chip|cpu|id_stage|decoder|jr_target[5]~333, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~336 , chip|cpu|id_stage|decoder|jr_target[5]~336, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][7] , chip|cpu|gpr|gpr[23][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][7] , chip|cpu|gpr|gpr[31][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][7] , chip|cpu|gpr|gpr[19][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][7] , chip|cpu|gpr|gpr[27][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~337 , chip|cpu|id_stage|decoder|jr_target[5]~337, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~338 , chip|cpu|id_stage|decoder|jr_target[5]~338, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][7] , chip|cpu|gpr|gpr[22][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][7] , chip|cpu|gpr|gpr[18][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~330 , chip|cpu|id_stage|decoder|jr_target[5]~330, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][7] , chip|cpu|gpr|gpr[30][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][7] , chip|cpu|gpr|gpr[26][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~331 , chip|cpu|id_stage|decoder|jr_target[5]~331, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~339 , chip|cpu|id_stage|decoder|jr_target[5]~339, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][7] , chip|cpu|gpr|gpr[15][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][7] , chip|cpu|gpr|gpr[13][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][7] , chip|cpu|gpr|gpr[14][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][7] , chip|cpu|gpr|gpr[12][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~326 , chip|cpu|id_stage|decoder|jr_target[5]~326, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~327 , chip|cpu|id_stage|decoder|jr_target[5]~327, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][7] , chip|cpu|gpr|gpr[6][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][7] , chip|cpu|gpr|gpr[4][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~319 , chip|cpu|id_stage|decoder|jr_target[5]~319, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][7] , chip|cpu|gpr|gpr[5][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][7] , chip|cpu|gpr|gpr[7][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~320 , chip|cpu|id_stage|decoder|jr_target[5]~320, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][7] , chip|cpu|gpr|gpr[0][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][7] , chip|cpu|gpr|gpr[1][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~323 , chip|cpu|id_stage|decoder|jr_target[5]~323, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][7] , chip|cpu|gpr|gpr[2][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][7] , chip|cpu|gpr|gpr[3][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~324 , chip|cpu|id_stage|decoder|jr_target[5]~324, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][7] , chip|cpu|gpr|gpr[10][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][7] , chip|cpu|gpr|gpr[11][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][7] , chip|cpu|gpr|gpr[9][7], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][7] , chip|cpu|gpr|gpr[8][7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~321 , chip|cpu|id_stage|decoder|jr_target[5]~321, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~322 , chip|cpu|id_stage|decoder|jr_target[5]~322, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~325 , chip|cpu|id_stage|decoder|jr_target[5]~325, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~328 , chip|cpu|id_stage|decoder|jr_target[5]~328, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~329 , chip|cpu|id_stage|decoder|jr_target[5]~329, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[7]~70 , chip|cpu|mem_stage|mem_ctrl|out[7]~70, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~340 , chip|cpu|id_stage|decoder|jr_target[5]~340, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[5]~341 , chip|cpu|id_stage|decoder|jr_target[5]~341, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[7] , chip|cpu|id_stage|id_reg|id_alu_in_0[7], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~22 , chip|cpu|ex_stage|alu|ShiftLeft0~22, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~58 , chip|cpu|ex_stage|alu|ShiftLeft0~58, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~59 , chip|cpu|ex_stage|alu|ShiftLeft0~59, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~91 , chip|cpu|ex_stage|alu|ShiftRight0~91, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~69 , chip|cpu|ex_stage|alu|ShiftRight0~69, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~87 , chip|cpu|ex_stage|alu|ShiftRight0~87, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~92 , chip|cpu|ex_stage|alu|ShiftRight0~92, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~86 , chip|cpu|ex_stage|alu|ShiftLeft0~86, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux15~4 , chip|cpu|ex_stage|alu|Mux15~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux15~5 , chip|cpu|ex_stage|alu|Mux15~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux15~6 , chip|cpu|ex_stage|alu|Mux15~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux15~9 , chip|cpu|ex_stage|alu|Mux15~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux15~7 , chip|cpu|ex_stage|alu|Mux15~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux15~8 , chip|cpu|ex_stage|alu|Mux15~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~32 , chip|cpu|ex_stage|ex_reg|ex_out~32, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[16] , chip|cpu|ex_stage|ex_reg|ex_out[16], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[16]~74 , chip|cpu|mem_stage|mem_ctrl|out[16]~74, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[16]~77 , chip|cpu|mem_stage|mem_ctrl|out[16]~77, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~396 , chip|cpu|id_stage|decoder|jr_target[14]~396, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][16] , chip|cpu|gpr|gpr[10][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][16] , chip|cpu|gpr|gpr[8][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~386 , chip|cpu|id_stage|decoder|jr_target[14]~386, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][16] , chip|cpu|gpr|gpr[9][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][16] , chip|cpu|gpr|gpr[11][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~387 , chip|cpu|id_stage|decoder|jr_target[14]~387, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][16] , chip|cpu|gpr|gpr[13][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][16] , chip|cpu|gpr|gpr[12][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~393 , chip|cpu|id_stage|decoder|jr_target[14]~393, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][16] , chip|cpu|gpr|gpr[14][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][16] , chip|cpu|gpr|gpr[15][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~394 , chip|cpu|id_stage|decoder|jr_target[14]~394, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][16] , chip|cpu|gpr|gpr[2][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][16] , chip|cpu|gpr|gpr[0][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~390 , chip|cpu|id_stage|decoder|jr_target[14]~390, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][16] , chip|cpu|gpr|gpr[1][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][16] , chip|cpu|gpr|gpr[3][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~391 , chip|cpu|id_stage|decoder|jr_target[14]~391, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][16] , chip|cpu|gpr|gpr[4][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][16] , chip|cpu|gpr|gpr[5][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~388 , chip|cpu|id_stage|decoder|jr_target[14]~388, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][16] , chip|cpu|gpr|gpr[7][16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][16] , chip|cpu|gpr|gpr[6][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~389 , chip|cpu|id_stage|decoder|jr_target[14]~389, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~392 , chip|cpu|id_stage|decoder|jr_target[14]~392, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~395 , chip|cpu|id_stage|decoder|jr_target[14]~395, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[14]~407 , chip|cpu|id_stage|decoder|jr_target[14]~407, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[16]~8 , chip|cpu|id_stage|id_reg|id_alu_in_0[16]~8, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~57 , chip|cpu|if_stage|if_reg|if_pc~57, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~58 , chip|cpu|if_stage|if_reg|if_pc~58, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~4 , chip|cpu|id_stage|decoder|Add1~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~44 , chip|cpu|id_stage|decoder|Add1~44, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~59 , chip|cpu|if_stage|if_reg|if_pc~59, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[14] , chip|cpu|if_stage|if_reg|if_pc[14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~46 , chip|cpu|id_stage|decoder|Add1~46, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~54 , chip|cpu|if_stage|if_reg|if_pc~54, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~55 , chip|cpu|if_stage|if_reg|if_pc~55, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~56 , chip|cpu|if_stage|if_reg|if_pc~56, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[15] , chip|cpu|if_stage|if_reg|if_pc[15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~48 , chip|cpu|id_stage|decoder|Add1~48, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[16] , chip|cpu|ctrl|exp_vector[16], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~51 , chip|cpu|if_stage|if_reg|if_pc~51, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~14 , chip|cpu|id_stage|id_reg|id_pc~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[16] , chip|cpu|id_stage|id_reg|id_pc[16], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~15 , chip|cpu|ex_stage|ex_reg|ex_pc~15, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[16] , chip|cpu|ex_stage|ex_reg|ex_pc[16], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~15 , chip|cpu|mem_stage|mem_reg|mem_pc~15, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[16] , chip|cpu|mem_stage|mem_reg|mem_pc[16], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[16]~feeder , chip|cpu|ctrl|pre_pc[16]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[16] , chip|cpu|ctrl|pre_pc[16], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~16 , chip|cpu|ctrl|epc~16, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[16] , chip|cpu|ctrl|epc[16], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~52 , chip|cpu|if_stage|if_reg|if_pc~52, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~53 , chip|cpu|if_stage|if_reg|if_pc~53, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[16] , chip|cpu|if_stage|if_reg|if_pc[16], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~50 , chip|cpu|if_stage|if_reg|if_pc~50, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[17] , chip|cpu|if_stage|if_reg|if_pc[17], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~88 , chip|cpu|id_stage|id_reg|id_alu_in_0~88, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~90 , chip|cpu|id_stage|id_reg|id_alu_in_0~90, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[19] , chip|cpu|id_stage|id_reg|id_alu_in_0[19], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~34 , chip|cpu|ex_stage|alu|ShiftLeft0~34, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~35 , chip|cpu|ex_stage|alu|ShiftLeft0~35, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~36 , chip|cpu|ex_stage|alu|ShiftLeft0~36, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~71 , chip|cpu|ex_stage|alu|ShiftLeft0~71, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~44 , chip|cpu|ex_stage|alu|ShiftRight0~44, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~50 , chip|cpu|ex_stage|alu|ShiftRight0~50, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~51 , chip|cpu|ex_stage|alu|ShiftRight0~51, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux12~4 , chip|cpu|ex_stage|alu|Mux12~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux12~5 , chip|cpu|ex_stage|alu|Mux12~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux12~6 , chip|cpu|ex_stage|alu|Mux12~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux12~9 , chip|cpu|ex_stage|alu|Mux12~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux12~7 , chip|cpu|ex_stage|alu|Mux12~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux12~8 , chip|cpu|ex_stage|alu|Mux12~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~483 , chip|cpu|id_stage|decoder|mem_wr_data[19]~483, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~484 , chip|cpu|id_stage|decoder|mem_wr_data[19]~484, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~485 , chip|cpu|id_stage|decoder|mem_wr_data[19]~485, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~486 , chip|cpu|id_stage|decoder|mem_wr_data[19]~486, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~487 , chip|cpu|id_stage|decoder|mem_wr_data[19]~487, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~481 , chip|cpu|id_stage|decoder|mem_wr_data[19]~481, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~482 , chip|cpu|id_stage|decoder|mem_wr_data[19]~482, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~488 , chip|cpu|id_stage|decoder|mem_wr_data[19]~488, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~489 , chip|cpu|id_stage|decoder|mem_wr_data[19]~489, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~490 , chip|cpu|id_stage|decoder|mem_wr_data[19]~490, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~477 , chip|cpu|id_stage|decoder|mem_wr_data[19]~477, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~478 , chip|cpu|id_stage|decoder|mem_wr_data[19]~478, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~472 , chip|cpu|id_stage|decoder|mem_wr_data[19]~472, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~473 , chip|cpu|id_stage|decoder|mem_wr_data[19]~473, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~474 , chip|cpu|id_stage|decoder|mem_wr_data[19]~474, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~475 , chip|cpu|id_stage|decoder|mem_wr_data[19]~475, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~476 , chip|cpu|id_stage|decoder|mem_wr_data[19]~476, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~470 , chip|cpu|id_stage|decoder|mem_wr_data[19]~470, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~471 , chip|cpu|id_stage|decoder|mem_wr_data[19]~471, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~479 , chip|cpu|id_stage|decoder|mem_wr_data[19]~479, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~480 , chip|cpu|id_stage|decoder|mem_wr_data[19]~480, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[19]~491 , chip|cpu|id_stage|decoder|mem_wr_data[19]~491, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[19]~12 , chip|cpu|id_stage|id_reg|id_alu_in_1[19]~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~22 , chip|cpu|id_stage|id_reg|id_mem_wr_data~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[19] , chip|cpu|id_stage|id_reg|id_mem_wr_data[19], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~22 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~22, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[19] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[19], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[18]~81 , chip|cpu|mem_stage|mem_ctrl|out[18]~81, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[18]~82 , chip|cpu|mem_stage|mem_ctrl|out[18]~82, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[18]~83 , chip|cpu|mem_stage|mem_ctrl|out[18]~83, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~458 , chip|cpu|id_stage|decoder|mem_wr_data[18]~458, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[18]~469 , chip|cpu|id_stage|decoder|mem_wr_data[18]~469, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[18]~13 , chip|cpu|id_stage|id_reg|id_alu_in_1[18]~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~21 , chip|cpu|id_stage|id_reg|id_mem_wr_data~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[18] , chip|cpu|id_stage|id_reg|id_mem_wr_data[18], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~21 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~21, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[18] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[18], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[19]~14 , chip|cpu|if_stage|if_reg|if_insn[19]~14, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[19]~feeder , chip|cpu|if_stage|bus_if|rd_buf[19]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[19] , chip|cpu|if_stage|bus_if|rd_buf[19], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[19] , chip|cpu|if_stage|if_reg|if_insn[19], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~6 , chip|cpu|id_stage|id_reg|id_dst_addr~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~7 , chip|cpu|id_stage|id_reg|id_dst_addr~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr[3] , chip|cpu|id_stage|id_reg|id_dst_addr[3], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr~2 , chip|cpu|ex_stage|ex_reg|ex_dst_addr~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr[3] , chip|cpu|ex_stage|ex_reg|ex_dst_addr[3], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr~3 , chip|cpu|mem_stage|mem_reg|mem_dst_addr~3, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr[3] , chip|cpu|mem_stage|mem_reg|mem_dst_addr[3], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~8 , chip|cpu|ctrl|Decoder0~8, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][31]~29 , chip|cpu|gpr|gpr[27][31]~29, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][14] , chip|cpu|gpr|gpr[27][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][14] , chip|cpu|gpr|gpr[23][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][14] , chip|cpu|gpr|gpr[19][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~315 , chip|cpu|id_stage|decoder|jr_target[12]~315, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][14] , chip|cpu|gpr|gpr[31][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~316 , chip|cpu|id_stage|decoder|jr_target[12]~316, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][14] , chip|cpu|gpr|gpr[21][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][14] , chip|cpu|gpr|gpr[17][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~308 , chip|cpu|id_stage|decoder|jr_target[12]~308, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][14] , chip|cpu|gpr|gpr[29][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][14] , chip|cpu|gpr|gpr[25][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~309 , chip|cpu|id_stage|decoder|jr_target[12]~309, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][14] , chip|cpu|gpr|gpr[22][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][14] , chip|cpu|gpr|gpr[30][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][14] , chip|cpu|gpr|gpr[18][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][14] , chip|cpu|gpr|gpr[26][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~310 , chip|cpu|id_stage|decoder|jr_target[12]~310, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~311 , chip|cpu|id_stage|decoder|jr_target[12]~311, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][14] , chip|cpu|gpr|gpr[16][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][14] , chip|cpu|gpr|gpr[24][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~312 , chip|cpu|id_stage|decoder|jr_target[12]~312, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][14] , chip|cpu|gpr|gpr[28][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][14] , chip|cpu|gpr|gpr[20][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~313 , chip|cpu|id_stage|decoder|jr_target[12]~313, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~314 , chip|cpu|id_stage|decoder|jr_target[12]~314, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~317 , chip|cpu|id_stage|decoder|jr_target[12]~317, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~61 , chip|cpu|mem_stage|mem_ctrl|out~61, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[14]~60 , chip|cpu|mem_stage|mem_ctrl|out[14]~60, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[14]~63 , chip|cpu|mem_stage|mem_ctrl|out[14]~63, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~307 , chip|cpu|id_stage|decoder|jr_target[12]~307, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][14] , chip|cpu|gpr|gpr[10][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][14] , chip|cpu|gpr|gpr[8][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~297 , chip|cpu|id_stage|decoder|jr_target[12]~297, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][14] , chip|cpu|gpr|gpr[9][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][14] , chip|cpu|gpr|gpr[11][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~298 , chip|cpu|id_stage|decoder|jr_target[12]~298, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][14] , chip|cpu|gpr|gpr[12][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][14] , chip|cpu|gpr|gpr[13][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~304 , chip|cpu|id_stage|decoder|jr_target[12]~304, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][14] , chip|cpu|gpr|gpr[14][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][14] , chip|cpu|gpr|gpr[15][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~305 , chip|cpu|id_stage|decoder|jr_target[12]~305, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][14] , chip|cpu|gpr|gpr[6][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][14] , chip|cpu|gpr|gpr[7][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][14] , chip|cpu|gpr|gpr[4][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][14] , chip|cpu|gpr|gpr[5][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~299 , chip|cpu|id_stage|decoder|jr_target[12]~299, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~300 , chip|cpu|id_stage|decoder|jr_target[12]~300, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][14] , chip|cpu|gpr|gpr[2][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][14] , chip|cpu|gpr|gpr[0][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~301 , chip|cpu|id_stage|decoder|jr_target[12]~301, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][14] , chip|cpu|gpr|gpr[1][14], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][14] , chip|cpu|gpr|gpr[3][14], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~302 , chip|cpu|id_stage|decoder|jr_target[12]~302, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~303 , chip|cpu|id_stage|decoder|jr_target[12]~303, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~306 , chip|cpu|id_stage|decoder|jr_target[12]~306, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[12]~318 , chip|cpu|id_stage|decoder|jr_target[12]~318, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[14]~10 , chip|cpu|id_stage|id_reg|id_alu_in_0[14]~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[14]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[14]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~125 , chip|cpu|id_stage|id_reg|id_alu_in_0~125, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~126 , chip|cpu|id_stage|id_reg|id_alu_in_0~126, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~124 , chip|cpu|id_stage|id_reg|id_alu_in_0~124, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~127 , chip|cpu|id_stage|id_reg|id_alu_in_0~127, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[14] , chip|cpu|id_stage|id_reg|id_alu_in_0[14], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~60 , chip|cpu|ex_stage|alu|ShiftRight0~60, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~74 , chip|cpu|ex_stage|alu|ShiftRight0~74, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~75 , chip|cpu|ex_stage|alu|ShiftRight0~75, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~96 , chip|cpu|ex_stage|alu|ShiftRight0~96, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~83 , chip|cpu|ex_stage|alu|ShiftLeft0~83, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux18~4 , chip|cpu|ex_stage|alu|Mux18~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux18~5 , chip|cpu|ex_stage|alu|Mux18~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux18~6 , chip|cpu|ex_stage|alu|Mux18~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux18~9 , chip|cpu|ex_stage|alu|Mux18~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux18~7 , chip|cpu|ex_stage|alu|Mux18~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux18~8 , chip|cpu|ex_stage|alu|Mux18~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~28 , chip|cpu|ex_stage|ex_reg|ex_out~28, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[13] , chip|cpu|ex_stage|ex_reg|ex_out[13], chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a29 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a29, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~111 , chip|cpu|mem_stage|mem_ctrl|out~111, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~43 , chip|cpu|mem_stage|mem_reg|mem_out~43, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~44 , chip|cpu|mem_stage|mem_reg|mem_out~44, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[30] , chip|cpu|mem_stage|mem_reg|mem_out[30], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][30] , chip|cpu|gpr|gpr[20][30], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~626 , chip|cpu|id_stage|decoder|jr_target[28]~626, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~627 , chip|cpu|id_stage|decoder|jr_target[28]~627, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~628 , chip|cpu|id_stage|decoder|jr_target[28]~628, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~629 , chip|cpu|id_stage|decoder|jr_target[28]~629, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~630 , chip|cpu|id_stage|decoder|jr_target[28]~630, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~631 , chip|cpu|id_stage|decoder|jr_target[28]~631, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~632 , chip|cpu|id_stage|decoder|jr_target[28]~632, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~624 , chip|cpu|id_stage|decoder|jr_target[28]~624, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~625 , chip|cpu|id_stage|decoder|jr_target[28]~625, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~633 , chip|cpu|id_stage|decoder|jr_target[28]~633, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~634 , chip|cpu|id_stage|decoder|jr_target[28]~634, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~635 , chip|cpu|id_stage|decoder|jr_target[28]~635, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~638 , chip|cpu|id_stage|decoder|jr_target[28]~638, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~639 , chip|cpu|id_stage|decoder|jr_target[28]~639, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~636 , chip|cpu|id_stage|decoder|jr_target[28]~636, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~637 , chip|cpu|id_stage|decoder|jr_target[28]~637, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~640 , chip|cpu|id_stage|decoder|jr_target[28]~640, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~641 , chip|cpu|id_stage|decoder|jr_target[28]~641, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[28]~642 , chip|cpu|id_stage|decoder|jr_target[28]~642, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[30]~39 , chip|cpu|id_stage|id_reg|id_alu_in_0[30]~39, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[30]~32 , chip|cpu|id_stage|id_reg|id_alu_in_0[30]~32, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[30]~33 , chip|cpu|id_stage|id_reg|id_alu_in_0[30]~33, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[30]~40 , chip|cpu|id_stage|id_reg|id_alu_in_0[30]~40, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[30]~5 , chip|cpu|id_stage|id_reg|id_alu_in_0[30]~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[30]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[30]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~6 , chip|cpu|id_stage|id_reg|id_pc~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[28] , chip|cpu|id_stage|id_reg|id_pc[28], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~3 , chip|cpu|ex_stage|ex_reg|ex_pc~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[28] , chip|cpu|ex_stage|ex_reg|ex_pc[28], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~3 , chip|cpu|mem_stage|mem_reg|mem_pc~3, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[28] , chip|cpu|mem_stage|mem_reg|mem_pc[28], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[28]~feeder , chip|cpu|ctrl|pre_pc[28]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[28] , chip|cpu|ctrl|pre_pc[28], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~4 , chip|cpu|ctrl|epc~4, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[28] , chip|cpu|ctrl|epc[28], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~67 , chip|cpu|id_stage|id_reg|id_alu_in_0~67, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[28] , chip|cpu|ctrl|exp_vector[28], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~68 , chip|cpu|id_stage|id_reg|id_alu_in_0~68, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~69 , chip|cpu|id_stage|id_reg|id_alu_in_0~69, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[30] , chip|cpu|id_stage|id_reg|id_alu_in_0[30], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~7 , chip|cpu|ex_stage|alu|ShiftRight0~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~97 , chip|cpu|ex_stage|alu|ShiftRight0~97, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux17~4 , chip|cpu|ex_stage|alu|Mux17~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~22 , chip|cpu|ex_stage|alu|ShiftRight0~22, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~23 , chip|cpu|ex_stage|alu|ShiftRight0~23, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~24 , chip|cpu|ex_stage|alu|ShiftRight0~24, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~80 , chip|cpu|ex_stage|alu|ShiftRight0~80, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux17~5 , chip|cpu|ex_stage|alu|Mux17~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux17~6 , chip|cpu|ex_stage|alu|Mux17~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux17~9 , chip|cpu|ex_stage|alu|Mux17~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux17~7 , chip|cpu|ex_stage|alu|Mux17~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux17~8 , chip|cpu|ex_stage|alu|Mux17~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~320 , chip|cpu|id_stage|decoder|mem_wr_data[14]~320, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~321 , chip|cpu|id_stage|decoder|mem_wr_data[14]~321, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~318 , chip|cpu|id_stage|decoder|mem_wr_data[14]~318, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~319 , chip|cpu|id_stage|decoder|mem_wr_data[14]~319, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~322 , chip|cpu|id_stage|decoder|mem_wr_data[14]~322, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~323 , chip|cpu|id_stage|decoder|mem_wr_data[14]~323, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~324 , chip|cpu|id_stage|decoder|mem_wr_data[14]~324, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~316 , chip|cpu|id_stage|decoder|mem_wr_data[14]~316, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~317 , chip|cpu|id_stage|decoder|mem_wr_data[14]~317, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~325 , chip|cpu|id_stage|decoder|mem_wr_data[14]~325, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~327 , chip|cpu|id_stage|decoder|mem_wr_data[14]~327, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~328 , chip|cpu|id_stage|decoder|mem_wr_data[14]~328, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~334 , chip|cpu|id_stage|decoder|mem_wr_data[14]~334, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~335 , chip|cpu|id_stage|decoder|mem_wr_data[14]~335, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~331 , chip|cpu|id_stage|decoder|mem_wr_data[14]~331, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~332 , chip|cpu|id_stage|decoder|mem_wr_data[14]~332, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~329 , chip|cpu|id_stage|decoder|mem_wr_data[14]~329, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~330 , chip|cpu|id_stage|decoder|mem_wr_data[14]~330, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~333 , chip|cpu|id_stage|decoder|mem_wr_data[14]~333, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~336 , chip|cpu|id_stage|decoder|mem_wr_data[14]~336, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~326 , chip|cpu|id_stage|decoder|mem_wr_data[14]~326, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[14]~337 , chip|cpu|id_stage|decoder|mem_wr_data[14]~337, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[14]~17 , chip|cpu|id_stage|id_reg|id_alu_in_1[14]~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~14 , chip|cpu|id_stage|id_reg|id_mem_wr_data~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[14] , chip|cpu|id_stage|id_reg|id_mem_wr_data[14], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~14 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~14, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[14] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[14], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector86~0 , chip|cpu|mem_stage|bus_if|Selector86~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[14] , chip|cpu|mem_stage|bus_if|bus_wr_data[14], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[14]~14 , chip|bus|bus_master_mux|s_wr_data[14]~14, chip_top, 1
instance = comp, \chip|timer|Add0~28 , chip|timer|Add0~28, chip_top, 1
instance = comp, \chip|timer|counter~16 , chip|timer|counter~16, chip_top, 1
instance = comp, \chip|timer|counter[14] , chip|timer|counter[14], chip_top, 1
instance = comp, \chip|timer|Add0~30 , chip|timer|Add0~30, chip_top, 1
instance = comp, \chip|timer|counter~15 , chip|timer|counter~15, chip_top, 1
instance = comp, \chip|timer|counter[15] , chip|timer|counter[15], chip_top, 1
instance = comp, \chip|timer|rd_data~20 , chip|timer|rd_data~20, chip_top, 1
instance = comp, \chip|timer|rd_data[15] , chip|timer|rd_data[15], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[15]~51 , chip|bus|bus_slave_mux|m_rd_data[15]~51, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[15]~52 , chip|bus|bus_slave_mux|m_rd_data[15]~52, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[15]~82 , chip|bus|bus_slave_mux|m_rd_data[15]~82, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[15] , chip|cpu|mem_stage|bus_if|rd_buf[15], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[15]~64 , chip|cpu|mem_stage|mem_ctrl|out[15]~64, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[15]~65 , chip|cpu|mem_stage|mem_ctrl|out[15]~65, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~27 , chip|cpu|mem_stage|mem_reg|mem_out~27, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[15] , chip|cpu|mem_stage|mem_reg|mem_out[15], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~338 , chip|cpu|id_stage|decoder|mem_wr_data[15]~338, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~339 , chip|cpu|id_stage|decoder|mem_wr_data[15]~339, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~342 , chip|cpu|id_stage|decoder|mem_wr_data[15]~342, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~343 , chip|cpu|id_stage|decoder|mem_wr_data[15]~343, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~340 , chip|cpu|id_stage|decoder|mem_wr_data[15]~340, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~341 , chip|cpu|id_stage|decoder|mem_wr_data[15]~341, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~344 , chip|cpu|id_stage|decoder|mem_wr_data[15]~344, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~345 , chip|cpu|id_stage|decoder|mem_wr_data[15]~345, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~346 , chip|cpu|id_stage|decoder|mem_wr_data[15]~346, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~347 , chip|cpu|id_stage|decoder|mem_wr_data[15]~347, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~348 , chip|cpu|id_stage|decoder|mem_wr_data[15]~348, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~353 , chip|cpu|id_stage|decoder|mem_wr_data[15]~353, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~354 , chip|cpu|id_stage|decoder|mem_wr_data[15]~354, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~351 , chip|cpu|id_stage|decoder|mem_wr_data[15]~351, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~352 , chip|cpu|id_stage|decoder|mem_wr_data[15]~352, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~355 , chip|cpu|id_stage|decoder|mem_wr_data[15]~355, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~356 , chip|cpu|id_stage|decoder|mem_wr_data[15]~356, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~357 , chip|cpu|id_stage|decoder|mem_wr_data[15]~357, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~349 , chip|cpu|id_stage|decoder|mem_wr_data[15]~349, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~350 , chip|cpu|id_stage|decoder|mem_wr_data[15]~350, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~358 , chip|cpu|id_stage|decoder|mem_wr_data[15]~358, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[15]~359 , chip|cpu|id_stage|decoder|mem_wr_data[15]~359, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[15]~16 , chip|cpu|id_stage|id_reg|id_alu_in_1[15]~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~15 , chip|cpu|id_stage|id_reg|id_mem_wr_data~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[15] , chip|cpu|id_stage|id_reg|id_mem_wr_data[15], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~15 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~15, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[15] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[15], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector85~0 , chip|cpu|mem_stage|bus_if|Selector85~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[15] , chip|cpu|mem_stage|bus_if|bus_wr_data[15], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[15]~15 , chip|bus|bus_master_mux|s_wr_data[15]~15, chip_top, 1
instance = comp, \chip|timer|expr_val[15] , chip|timer|expr_val[15], chip_top, 1
instance = comp, \chip|timer|Equal0~8 , chip|timer|Equal0~8, chip_top, 1
instance = comp, \chip|timer|expr_val[10] , chip|timer|expr_val[10], chip_top, 1
instance = comp, \chip|timer|Equal0~6 , chip|timer|Equal0~6, chip_top, 1
instance = comp, \chip|timer|expr_val[8] , chip|timer|expr_val[8], chip_top, 1
instance = comp, \chip|timer|expr_val[9]~feeder , chip|timer|expr_val[9]~feeder, chip_top, 1
instance = comp, \chip|timer|expr_val[9] , chip|timer|expr_val[9], chip_top, 1
instance = comp, \chip|timer|Equal0~5 , chip|timer|Equal0~5, chip_top, 1
instance = comp, \chip|timer|expr_val[12] , chip|timer|expr_val[12], chip_top, 1
instance = comp, \chip|timer|Equal0~7 , chip|timer|Equal0~7, chip_top, 1
instance = comp, \chip|timer|Equal0~9 , chip|timer|Equal0~9, chip_top, 1
instance = comp, \chip|timer|expr_val[30] , chip|timer|expr_val[30], chip_top, 1
instance = comp, \chip|timer|Equal0~18 , chip|timer|Equal0~18, chip_top, 1
instance = comp, \chip|timer|expr_val[25] , chip|timer|expr_val[25], chip_top, 1
instance = comp, \chip|timer|expr_val[24] , chip|timer|expr_val[24], chip_top, 1
instance = comp, \chip|timer|Equal0~15 , chip|timer|Equal0~15, chip_top, 1
instance = comp, \chip|timer|Equal0~16 , chip|timer|Equal0~16, chip_top, 1
instance = comp, \chip|timer|Equal0~17 , chip|timer|Equal0~17, chip_top, 1
instance = comp, \chip|timer|Equal0~19 , chip|timer|Equal0~19, chip_top, 1
instance = comp, \chip|timer|Equal0~0 , chip|timer|Equal0~0, chip_top, 1
instance = comp, \chip|timer|Equal0~3 , chip|timer|Equal0~3, chip_top, 1
instance = comp, \chip|timer|expr_val[3] , chip|timer|expr_val[3], chip_top, 1
instance = comp, \chip|timer|expr_val[2] , chip|timer|expr_val[2], chip_top, 1
instance = comp, \chip|timer|Equal0~1 , chip|timer|Equal0~1, chip_top, 1
instance = comp, \chip|timer|expr_val[5] , chip|timer|expr_val[5], chip_top, 1
instance = comp, \chip|timer|Equal0~2 , chip|timer|Equal0~2, chip_top, 1
instance = comp, \chip|timer|Equal0~4 , chip|timer|Equal0~4, chip_top, 1
instance = comp, \chip|timer|Add0~32 , chip|timer|Add0~32, chip_top, 1
instance = comp, \chip|timer|counter~18 , chip|timer|counter~18, chip_top, 1
instance = comp, \chip|timer|counter[16] , chip|timer|counter[16], chip_top, 1
instance = comp, \chip|timer|expr_val[16] , chip|timer|expr_val[16], chip_top, 1
instance = comp, \chip|timer|Equal0~10 , chip|timer|Equal0~10, chip_top, 1
instance = comp, \chip|timer|Equal0~13 , chip|timer|Equal0~13, chip_top, 1
instance = comp, \chip|timer|expr_val[20] , chip|timer|expr_val[20], chip_top, 1
instance = comp, \chip|timer|Equal0~12 , chip|timer|Equal0~12, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector82~0 , chip|cpu|mem_stage|bus_if|Selector82~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[18] , chip|cpu|mem_stage|bus_if|bus_wr_data[18], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[18]~18 , chip|bus|bus_master_mux|s_wr_data[18]~18, chip_top, 1
instance = comp, \chip|timer|expr_val[18] , chip|timer|expr_val[18], chip_top, 1
instance = comp, \chip|timer|Equal0~11 , chip|timer|Equal0~11, chip_top, 1
instance = comp, \chip|timer|Equal0~14 , chip|timer|Equal0~14, chip_top, 1
instance = comp, \chip|timer|Equal0~20 , chip|timer|Equal0~20, chip_top, 1
instance = comp, \chip|timer|start~0 , chip|timer|start~0, chip_top, 1
instance = comp, \chip|timer|start~1 , chip|timer|start~1, chip_top, 1
instance = comp, \chip|timer|start , chip|timer|start, chip_top, 1
instance = comp, \chip|timer|counter~0 , chip|timer|counter~0, chip_top, 1
instance = comp, \chip|timer|Add0~34 , chip|timer|Add0~34, chip_top, 1
instance = comp, \chip|timer|counter~17 , chip|timer|counter~17, chip_top, 1
instance = comp, \chip|timer|counter[17] , chip|timer|counter[17], chip_top, 1
instance = comp, \chip|timer|counter~20 , chip|timer|counter~20, chip_top, 1
instance = comp, \chip|timer|counter[18] , chip|timer|counter[18], chip_top, 1
instance = comp, \chip|timer|rd_data~25 , chip|timer|rd_data~25, chip_top, 1
instance = comp, \chip|timer|rd_data[18] , chip|timer|rd_data[18], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[18]~60 , chip|bus|bus_slave_mux|m_rd_data[18]~60, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[18]~13 , chip|cpu|if_stage|if_reg|if_insn[18]~13, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[18]~feeder , chip|cpu|if_stage|bus_if|rd_buf[18]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[18] , chip|cpu|if_stage|bus_if|rd_buf[18], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[18] , chip|cpu|if_stage|if_reg|if_insn[18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~538 , chip|cpu|id_stage|decoder|mem_wr_data[22]~538, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~539 , chip|cpu|id_stage|decoder|mem_wr_data[22]~539, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~540 , chip|cpu|id_stage|decoder|mem_wr_data[22]~540, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~541 , chip|cpu|id_stage|decoder|mem_wr_data[22]~541, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~542 , chip|cpu|id_stage|decoder|mem_wr_data[22]~542, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~536 , chip|cpu|id_stage|decoder|mem_wr_data[22]~536, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~537 , chip|cpu|id_stage|decoder|mem_wr_data[22]~537, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~543 , chip|cpu|id_stage|decoder|mem_wr_data[22]~543, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~544 , chip|cpu|id_stage|decoder|mem_wr_data[22]~544, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~545 , chip|cpu|id_stage|decoder|mem_wr_data[22]~545, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~547 , chip|cpu|id_stage|decoder|mem_wr_data[22]~547, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~548 , chip|cpu|id_stage|decoder|mem_wr_data[22]~548, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~549 , chip|cpu|id_stage|decoder|mem_wr_data[22]~549, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~550 , chip|cpu|id_stage|decoder|mem_wr_data[22]~550, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~551 , chip|cpu|id_stage|decoder|mem_wr_data[22]~551, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~552 , chip|cpu|id_stage|decoder|mem_wr_data[22]~552, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~553 , chip|cpu|id_stage|decoder|mem_wr_data[22]~553, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~554 , chip|cpu|id_stage|decoder|mem_wr_data[22]~554, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~555 , chip|cpu|id_stage|decoder|mem_wr_data[22]~555, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~556 , chip|cpu|id_stage|decoder|mem_wr_data[22]~556, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~546 , chip|cpu|id_stage|decoder|mem_wr_data[22]~546, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[22]~557 , chip|cpu|id_stage|decoder|mem_wr_data[22]~557, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[22]~9 , chip|cpu|id_stage|id_reg|id_alu_in_1[22]~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~25 , chip|cpu|id_stage|id_reg|id_mem_wr_data~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[22] , chip|cpu|id_stage|id_reg|id_mem_wr_data[22], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~25 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~25, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[22] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[22], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[22]~7 , chip|cpu|if_stage|if_reg|if_insn[22]~7, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[22] , chip|cpu|if_stage|bus_if|rd_buf[22], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[22] , chip|cpu|if_stage|if_reg|if_insn[22], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][9] , chip|cpu|gpr|gpr[18][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][9] , chip|cpu|gpr|gpr[22][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~154 , chip|cpu|id_stage|decoder|jr_target[7]~154, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][9] , chip|cpu|gpr|gpr[30][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][9] , chip|cpu|gpr|gpr[26][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~155 , chip|cpu|id_stage|decoder|jr_target[7]~155, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][9] , chip|cpu|gpr|gpr[23][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][9] , chip|cpu|gpr|gpr[31][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][9] , chip|cpu|gpr|gpr[19][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][9] , chip|cpu|gpr|gpr[27][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~161 , chip|cpu|id_stage|decoder|jr_target[7]~161, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~162 , chip|cpu|id_stage|decoder|jr_target[7]~162, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][9] , chip|cpu|gpr|gpr[17][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][9] , chip|cpu|gpr|gpr[25][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~156 , chip|cpu|id_stage|decoder|jr_target[7]~156, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][9] , chip|cpu|gpr|gpr[29][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][9] , chip|cpu|gpr|gpr[21][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~157 , chip|cpu|id_stage|decoder|jr_target[7]~157, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][9] , chip|cpu|gpr|gpr[24][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][9] , chip|cpu|gpr|gpr[28][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][9] , chip|cpu|gpr|gpr[16][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][9] , chip|cpu|gpr|gpr[20][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~158 , chip|cpu|id_stage|decoder|jr_target[7]~158, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~159 , chip|cpu|id_stage|decoder|jr_target[7]~159, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~160 , chip|cpu|id_stage|decoder|jr_target[7]~160, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~163 , chip|cpu|id_stage|decoder|jr_target[7]~163, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][9] , chip|cpu|gpr|gpr[6][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][9] , chip|cpu|gpr|gpr[4][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~143 , chip|cpu|id_stage|decoder|jr_target[7]~143, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][9] , chip|cpu|gpr|gpr[5][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][9] , chip|cpu|gpr|gpr[7][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~144 , chip|cpu|id_stage|decoder|jr_target[7]~144, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][9] , chip|cpu|gpr|gpr[12][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][9] , chip|cpu|gpr|gpr[14][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~150 , chip|cpu|id_stage|decoder|jr_target[7]~150, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][9] , chip|cpu|gpr|gpr[15][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][9] , chip|cpu|gpr|gpr[13][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~151 , chip|cpu|id_stage|decoder|jr_target[7]~151, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][9] , chip|cpu|gpr|gpr[1][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][9] , chip|cpu|gpr|gpr[0][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~147 , chip|cpu|id_stage|decoder|jr_target[7]~147, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][9] , chip|cpu|gpr|gpr[3][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][9] , chip|cpu|gpr|gpr[2][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~148 , chip|cpu|id_stage|decoder|jr_target[7]~148, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][9] , chip|cpu|gpr|gpr[8][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][9] , chip|cpu|gpr|gpr[9][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~145 , chip|cpu|id_stage|decoder|jr_target[7]~145, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][9] , chip|cpu|gpr|gpr[11][9], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][9] , chip|cpu|gpr|gpr[10][9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~146 , chip|cpu|id_stage|decoder|jr_target[7]~146, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~149 , chip|cpu|id_stage|decoder|jr_target[7]~149, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~152 , chip|cpu|id_stage|decoder|jr_target[7]~152, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~153 , chip|cpu|id_stage|decoder|jr_target[7]~153, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[9]~44 , chip|cpu|mem_stage|mem_ctrl|out[9]~44, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[7]~164 , chip|cpu|id_stage|decoder|jr_target[7]~164, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux22~2 , chip|cpu|ex_stage|alu|Mux22~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux22~3 , chip|cpu|ex_stage|alu|Mux22~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux22~0 , chip|cpu|ex_stage|alu|Mux22~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~53 , chip|cpu|ex_stage|alu|ShiftRight0~53, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~72 , chip|cpu|ex_stage|alu|ShiftRight0~72, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~90 , chip|cpu|ex_stage|alu|ShiftRight0~90, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux22~1 , chip|cpu|ex_stage|alu|Mux22~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux22~4 , chip|cpu|ex_stage|alu|Mux22~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux22~5 , chip|cpu|ex_stage|alu|Mux22~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[9]~22 , chip|cpu|id_stage|id_reg|id_alu_in_0[9]~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[9]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[9]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~17 , chip|cpu|id_stage|id_reg|id_pc~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[7] , chip|cpu|id_stage|id_reg|id_pc[7], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~102 , chip|cpu|id_stage|id_reg|id_alu_in_0~102, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[7] , chip|cpu|ctrl|exp_vector[7], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~103 , chip|cpu|id_stage|id_reg|id_alu_in_0~103, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~104 , chip|cpu|id_stage|id_reg|id_alu_in_0~104, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[9] , chip|cpu|id_stage|id_reg|id_alu_in_0[9], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~51 , chip|cpu|ex_stage|ex_reg|ex_out~51, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[9] , chip|cpu|ex_stage|ex_reg|ex_out[9], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[13]~18 , chip|cpu|if_stage|if_reg|if_insn[13]~18, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[13]~feeder , chip|cpu|if_stage|bus_if|rd_buf[13]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[13] , chip|cpu|if_stage|bus_if|rd_buf[13], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[13] , chip|cpu|if_stage|if_reg|if_insn[13], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~8 , chip|cpu|id_stage|id_reg|id_dst_addr~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~9 , chip|cpu|id_stage|id_reg|id_dst_addr~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr[2] , chip|cpu|id_stage|id_reg|id_dst_addr[2], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr~3 , chip|cpu|ex_stage|ex_reg|ex_dst_addr~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr[2] , chip|cpu|ex_stage|ex_reg|ex_dst_addr[2], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr~2 , chip|cpu|mem_stage|mem_reg|mem_dst_addr~2, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr[2] , chip|cpu|mem_stage|mem_reg|mem_dst_addr[2], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~4 , chip|cpu|ctrl|Decoder0~4, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][31]~3 , chip|cpu|gpr|gpr[7][31]~3, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][20] , chip|cpu|gpr|gpr[7][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][20] , chip|cpu|gpr|gpr[6][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][20] , chip|cpu|gpr|gpr[4][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][20] , chip|cpu|gpr|gpr[5][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~492 , chip|cpu|id_stage|decoder|mem_wr_data[20]~492, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~493 , chip|cpu|id_stage|decoder|mem_wr_data[20]~493, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][20] , chip|cpu|gpr|gpr[12][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][20] , chip|cpu|gpr|gpr[13][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~499 , chip|cpu|id_stage|decoder|mem_wr_data[20]~499, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][20] , chip|cpu|gpr|gpr[15][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][20] , chip|cpu|gpr|gpr[14][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~500 , chip|cpu|id_stage|decoder|mem_wr_data[20]~500, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][20] , chip|cpu|gpr|gpr[8][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][20] , chip|cpu|gpr|gpr[10][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~494 , chip|cpu|id_stage|decoder|mem_wr_data[20]~494, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][20] , chip|cpu|gpr|gpr[11][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][20] , chip|cpu|gpr|gpr[9][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~495 , chip|cpu|id_stage|decoder|mem_wr_data[20]~495, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][20] , chip|cpu|gpr|gpr[1][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][20] , chip|cpu|gpr|gpr[3][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][20] , chip|cpu|gpr|gpr[0][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][20] , chip|cpu|gpr|gpr[2][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~496 , chip|cpu|id_stage|decoder|mem_wr_data[20]~496, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~497 , chip|cpu|id_stage|decoder|mem_wr_data[20]~497, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~498 , chip|cpu|id_stage|decoder|mem_wr_data[20]~498, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~501 , chip|cpu|id_stage|decoder|mem_wr_data[20]~501, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][20] , chip|cpu|gpr|gpr[23][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][20] , chip|cpu|gpr|gpr[31][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][20] , chip|cpu|gpr|gpr[27][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][20] , chip|cpu|gpr|gpr[19][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~510 , chip|cpu|id_stage|decoder|mem_wr_data[20]~510, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~511 , chip|cpu|id_stage|decoder|mem_wr_data[20]~511, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][20] , chip|cpu|gpr|gpr[26][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][20] , chip|cpu|gpr|gpr[30][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][20] , chip|cpu|gpr|gpr[22][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][20] , chip|cpu|gpr|gpr[18][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~505 , chip|cpu|id_stage|decoder|mem_wr_data[20]~505, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~506 , chip|cpu|id_stage|decoder|mem_wr_data[20]~506, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][20] , chip|cpu|gpr|gpr[20][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][20] , chip|cpu|gpr|gpr[16][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~507 , chip|cpu|id_stage|decoder|mem_wr_data[20]~507, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][20] , chip|cpu|gpr|gpr[28][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][20] , chip|cpu|gpr|gpr[24][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~508 , chip|cpu|id_stage|decoder|mem_wr_data[20]~508, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~509 , chip|cpu|id_stage|decoder|mem_wr_data[20]~509, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][20] , chip|cpu|gpr|gpr[21][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][20] , chip|cpu|gpr|gpr[17][20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][20] , chip|cpu|gpr|gpr[25][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~503 , chip|cpu|id_stage|decoder|mem_wr_data[20]~503, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~504 , chip|cpu|id_stage|decoder|mem_wr_data[20]~504, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~512 , chip|cpu|id_stage|decoder|mem_wr_data[20]~512, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[20] , chip|cpu|mem_stage|bus_if|rd_buf[20], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[20]~87 , chip|cpu|mem_stage|mem_ctrl|out[20]~87, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[20]~88 , chip|cpu|mem_stage|mem_ctrl|out[20]~88, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[20]~89 , chip|cpu|mem_stage|mem_ctrl|out[20]~89, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~502 , chip|cpu|id_stage|decoder|mem_wr_data[20]~502, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[20]~513 , chip|cpu|id_stage|decoder|mem_wr_data[20]~513, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[20]~11 , chip|cpu|id_stage|id_reg|id_alu_in_1[20]~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[20]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[20]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[20] , chip|cpu|id_stage|id_reg|id_alu_in_1[20], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~17 , chip|cpu|ex_stage|alu|Add0~17, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux11~6 , chip|cpu|ex_stage|alu|Mux11~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux11~9 , chip|cpu|ex_stage|alu|Mux11~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux11~7 , chip|cpu|ex_stage|alu|Mux11~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~70 , chip|cpu|ex_stage|alu|ShiftRight0~70, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~71 , chip|cpu|ex_stage|alu|ShiftRight0~71, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux11~4 , chip|cpu|ex_stage|alu|Mux11~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux11~5 , chip|cpu|ex_stage|alu|Mux11~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux11~8 , chip|cpu|ex_stage|alu|Mux11~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~36 , chip|cpu|ex_stage|ex_reg|ex_out~36, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[20] , chip|cpu|ex_stage|ex_reg|ex_out[20], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~35 , chip|cpu|mem_stage|mem_reg|mem_out~35, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[20] , chip|cpu|mem_stage|mem_reg|mem_out[20], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][20] , chip|cpu|gpr|gpr[29][20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~485 , chip|cpu|id_stage|decoder|jr_target[18]~485, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~486 , chip|cpu|id_stage|decoder|jr_target[18]~486, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~489 , chip|cpu|id_stage|decoder|jr_target[18]~489, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~490 , chip|cpu|id_stage|decoder|jr_target[18]~490, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~487 , chip|cpu|id_stage|decoder|jr_target[18]~487, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~488 , chip|cpu|id_stage|decoder|jr_target[18]~488, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~491 , chip|cpu|id_stage|decoder|jr_target[18]~491, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~492 , chip|cpu|id_stage|decoder|jr_target[18]~492, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~493 , chip|cpu|id_stage|decoder|jr_target[18]~493, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~494 , chip|cpu|id_stage|decoder|jr_target[18]~494, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~484 , chip|cpu|id_stage|decoder|jr_target[18]~484, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~474 , chip|cpu|id_stage|decoder|jr_target[18]~474, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~475 , chip|cpu|id_stage|decoder|jr_target[18]~475, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~481 , chip|cpu|id_stage|decoder|jr_target[18]~481, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~482 , chip|cpu|id_stage|decoder|jr_target[18]~482, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~476 , chip|cpu|id_stage|decoder|jr_target[18]~476, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~477 , chip|cpu|id_stage|decoder|jr_target[18]~477, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~478 , chip|cpu|id_stage|decoder|jr_target[18]~478, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~479 , chip|cpu|id_stage|decoder|jr_target[18]~479, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~480 , chip|cpu|id_stage|decoder|jr_target[18]~480, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~483 , chip|cpu|id_stage|decoder|jr_target[18]~483, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[18]~495 , chip|cpu|id_stage|decoder|jr_target[18]~495, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[20]~16 , chip|cpu|id_stage|id_reg|id_alu_in_0[20]~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[20]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[20]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~86 , chip|cpu|id_stage|id_reg|id_alu_in_0~86, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~85 , chip|cpu|id_stage|id_reg|id_alu_in_0~85, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~87 , chip|cpu|id_stage|id_reg|id_alu_in_0~87, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[20] , chip|cpu|id_stage|id_reg|id_alu_in_0[20], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~12 , chip|cpu|ex_stage|alu|ShiftRight0~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~14 , chip|cpu|ex_stage|alu|ShiftRight0~14, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~15 , chip|cpu|ex_stage|alu|ShiftRight0~15, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~16 , chip|cpu|ex_stage|alu|ShiftRight0~16, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~95 , chip|cpu|ex_stage|alu|ShiftLeft0~95, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux13~4 , chip|cpu|ex_stage|alu|Mux13~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux13~5 , chip|cpu|ex_stage|alu|Mux13~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux13~9 , chip|cpu|ex_stage|alu|Mux13~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux13~6 , chip|cpu|ex_stage|alu|Mux13~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux13~7 , chip|cpu|ex_stage|alu|Mux13~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux13~8 , chip|cpu|ex_stage|alu|Mux13~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~34 , chip|cpu|ex_stage|ex_reg|ex_out~34, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[18] , chip|cpu|ex_stage|ex_reg|ex_out[18], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~33 , chip|cpu|mem_stage|mem_reg|mem_out~33, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[18] , chip|cpu|mem_stage|mem_reg|mem_out[18], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][18] , chip|cpu|gpr|gpr[21][18], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~441 , chip|cpu|id_stage|decoder|jr_target[16]~441, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~442 , chip|cpu|id_stage|decoder|jr_target[16]~442, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~448 , chip|cpu|id_stage|decoder|jr_target[16]~448, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~449 , chip|cpu|id_stage|decoder|jr_target[16]~449, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~443 , chip|cpu|id_stage|decoder|jr_target[16]~443, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~444 , chip|cpu|id_stage|decoder|jr_target[16]~444, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~445 , chip|cpu|id_stage|decoder|jr_target[16]~445, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~446 , chip|cpu|id_stage|decoder|jr_target[16]~446, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~447 , chip|cpu|id_stage|decoder|jr_target[16]~447, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~450 , chip|cpu|id_stage|decoder|jr_target[16]~450, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~440 , chip|cpu|id_stage|decoder|jr_target[16]~440, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~430 , chip|cpu|id_stage|decoder|jr_target[16]~430, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~431 , chip|cpu|id_stage|decoder|jr_target[16]~431, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~437 , chip|cpu|id_stage|decoder|jr_target[16]~437, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~438 , chip|cpu|id_stage|decoder|jr_target[16]~438, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~432 , chip|cpu|id_stage|decoder|jr_target[16]~432, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~433 , chip|cpu|id_stage|decoder|jr_target[16]~433, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~434 , chip|cpu|id_stage|decoder|jr_target[16]~434, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~435 , chip|cpu|id_stage|decoder|jr_target[16]~435, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~436 , chip|cpu|id_stage|decoder|jr_target[16]~436, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~439 , chip|cpu|id_stage|decoder|jr_target[16]~439, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[16]~451 , chip|cpu|id_stage|decoder|jr_target[16]~451, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[18]~6 , chip|cpu|id_stage|id_reg|id_alu_in_0[18]~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[18]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[18]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~91 , chip|cpu|id_stage|id_reg|id_alu_in_0~91, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~92 , chip|cpu|id_stage|id_reg|id_alu_in_0~92, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~93 , chip|cpu|id_stage|id_reg|id_alu_in_0~93, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[18] , chip|cpu|id_stage|id_reg|id_alu_in_0[18], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~13 , chip|cpu|ex_stage|alu|ShiftRight0~13, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~64 , chip|cpu|ex_stage|alu|ShiftRight0~64, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~25 , chip|cpu|ex_stage|alu|ShiftRight0~25, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~65 , chip|cpu|ex_stage|alu|ShiftRight0~65, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~66 , chip|cpu|ex_stage|alu|ShiftRight0~66, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux19~4 , chip|cpu|ex_stage|alu|Mux19~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux19~5 , chip|cpu|ex_stage|alu|Mux19~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux19~9 , chip|cpu|ex_stage|alu|Mux19~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux19~6 , chip|cpu|ex_stage|alu|Mux19~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux19~7 , chip|cpu|ex_stage|alu|Mux19~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux19~8 , chip|cpu|ex_stage|alu|Mux19~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~27 , chip|cpu|ex_stage|ex_reg|ex_out~27, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[12] , chip|cpu|ex_stage|ex_reg|ex_out[12], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[12]~53 , chip|cpu|mem_stage|mem_ctrl|out[12]~53, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~54 , chip|cpu|mem_stage|mem_ctrl|out~54, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[12]~56 , chip|cpu|mem_stage|mem_ctrl|out[12]~56, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~282 , chip|cpu|id_stage|decoder|mem_wr_data[12]~282, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~272 , chip|cpu|id_stage|decoder|mem_wr_data[12]~272, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~273 , chip|cpu|id_stage|decoder|mem_wr_data[12]~273, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~274 , chip|cpu|id_stage|decoder|mem_wr_data[12]~274, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~275 , chip|cpu|id_stage|decoder|mem_wr_data[12]~275, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~276 , chip|cpu|id_stage|decoder|mem_wr_data[12]~276, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~277 , chip|cpu|id_stage|decoder|mem_wr_data[12]~277, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~278 , chip|cpu|id_stage|decoder|mem_wr_data[12]~278, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~279 , chip|cpu|id_stage|decoder|mem_wr_data[12]~279, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~280 , chip|cpu|id_stage|decoder|mem_wr_data[12]~280, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~281 , chip|cpu|id_stage|decoder|mem_wr_data[12]~281, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~283 , chip|cpu|id_stage|decoder|mem_wr_data[12]~283, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~284 , chip|cpu|id_stage|decoder|mem_wr_data[12]~284, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~285 , chip|cpu|id_stage|decoder|mem_wr_data[12]~285, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~286 , chip|cpu|id_stage|decoder|mem_wr_data[12]~286, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~287 , chip|cpu|id_stage|decoder|mem_wr_data[12]~287, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~288 , chip|cpu|id_stage|decoder|mem_wr_data[12]~288, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~289 , chip|cpu|id_stage|decoder|mem_wr_data[12]~289, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~290 , chip|cpu|id_stage|decoder|mem_wr_data[12]~290, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~291 , chip|cpu|id_stage|decoder|mem_wr_data[12]~291, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~292 , chip|cpu|id_stage|decoder|mem_wr_data[12]~292, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[12]~293 , chip|cpu|id_stage|decoder|mem_wr_data[12]~293, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[12]~19 , chip|cpu|id_stage|id_reg|id_alu_in_1[12]~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~12 , chip|cpu|id_stage|id_reg|id_mem_wr_data~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[12] , chip|cpu|id_stage|id_reg|id_mem_wr_data[12], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~12 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[12] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[12], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector88~0 , chip|cpu|mem_stage|bus_if|Selector88~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[12] , chip|cpu|mem_stage|bus_if|bus_wr_data[12], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[12]~12 , chip|bus|bus_master_mux|s_wr_data[12]~12, chip_top, 1
instance = comp, \chip|gpio|io_dir[12] , chip|gpio|io_dir[12], chip_top, 1
instance = comp, \gpio_io[12]~input , gpio_io[12]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[12]~11 , chip|gpio|rd_data[12]~11, chip_top, 1
instance = comp, \chip|gpio|gpio_out[12]~feeder , chip|gpio|gpio_out[12]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[12] , chip|gpio|gpio_out[12], chip_top, 1
instance = comp, \chip|gpio|rd_data[12] , chip|gpio|rd_data[12], chip_top, 1
instance = comp, \chip|timer|rd_data~17 , chip|timer|rd_data~17, chip_top, 1
instance = comp, \chip|timer|rd_data[12] , chip|timer|rd_data[12], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[12]~45 , chip|bus|bus_slave_mux|m_rd_data[12]~45, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[12]~46 , chip|bus|bus_slave_mux|m_rd_data[12]~46, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[12]~79 , chip|bus|bus_slave_mux|m_rd_data[12]~79, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[12]~19 , chip|cpu|if_stage|if_reg|if_insn[12]~19, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[12] , chip|cpu|if_stage|bus_if|rd_buf[12], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[12] , chip|cpu|if_stage|if_reg|if_insn[12], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~4 , chip|cpu|id_stage|id_reg|id_dst_addr~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~5 , chip|cpu|id_stage|id_reg|id_dst_addr~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr[1] , chip|cpu|id_stage|id_reg|id_dst_addr[1], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr~1 , chip|cpu|ex_stage|ex_reg|ex_dst_addr~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr[1] , chip|cpu|ex_stage|ex_reg|ex_dst_addr[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr~0 , chip|cpu|mem_stage|mem_reg|mem_dst_addr~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr[1] , chip|cpu|mem_stage|mem_reg|mem_dst_addr[1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~10 , chip|cpu|id_stage|decoder|mem_wr_data[16]~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~2 , chip|cpu|id_stage|decoder|always0~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~3 , chip|cpu|id_stage|decoder|always0~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~13 , chip|cpu|id_stage|decoder|mem_wr_data[16]~13, chip_top, 1
instance = comp, \gpio_io[8]~input , gpio_io[8]~input, chip_top, 1
instance = comp, \chip|gpio|io_dir[8]~feeder , chip|gpio|io_dir[8]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_dir[8] , chip|gpio|io_dir[8], chip_top, 1
instance = comp, \chip|gpio|rd_data[8]~7 , chip|gpio|rd_data[8]~7, chip_top, 1
instance = comp, \chip|gpio|gpio_out[8]~feeder , chip|gpio|gpio_out[8]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[8] , chip|gpio|gpio_out[8], chip_top, 1
instance = comp, \chip|gpio|rd_data[8] , chip|gpio|rd_data[8], chip_top, 1
instance = comp, \chip|timer|rd_data~13 , chip|timer|rd_data~13, chip_top, 1
instance = comp, \chip|timer|rd_data[8] , chip|timer|rd_data[8], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[8]~37 , chip|bus|bus_slave_mux|m_rd_data[8]~37, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[8]~38 , chip|bus|bus_slave_mux|m_rd_data[8]~38, chip_top, 1
instance = comp, \chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a8 , chip|cpu|spm|x_s3e_dpram|altsyncram_component|auto_generated|ram_block1a8, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~39 , chip|cpu|mem_stage|mem_ctrl|out~39, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~40 , chip|cpu|mem_stage|mem_ctrl|out~40, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[8]~75 , chip|bus|bus_slave_mux|m_rd_data[8]~75, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[8] , chip|cpu|mem_stage|bus_if|rd_buf[8], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~16 , chip|cpu|mem_stage|mem_reg|mem_out~16, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~17 , chip|cpu|mem_stage|mem_reg|mem_out~17, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[8] , chip|cpu|mem_stage|mem_reg|mem_out[8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][8] , chip|cpu|gpr|gpr[17][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][8] , chip|cpu|gpr|gpr[25][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~195 , chip|cpu|id_stage|decoder|mem_wr_data[8]~195, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][8] , chip|cpu|gpr|gpr[29][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][8] , chip|cpu|gpr|gpr[21][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~196 , chip|cpu|id_stage|decoder|mem_wr_data[8]~196, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][8] , chip|cpu|gpr|gpr[31][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][8] , chip|cpu|gpr|gpr[23][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][8] , chip|cpu|gpr|gpr[27][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][8] , chip|cpu|gpr|gpr[19][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~202 , chip|cpu|id_stage|decoder|mem_wr_data[8]~202, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~203 , chip|cpu|id_stage|decoder|mem_wr_data[8]~203, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][8] , chip|cpu|gpr|gpr[28][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][8] , chip|cpu|gpr|gpr[24][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][8] , chip|cpu|gpr|gpr[20][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][8] , chip|cpu|gpr|gpr[16][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~199 , chip|cpu|id_stage|decoder|mem_wr_data[8]~199, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~200 , chip|cpu|id_stage|decoder|mem_wr_data[8]~200, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][8] , chip|cpu|gpr|gpr[18][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][8] , chip|cpu|gpr|gpr[22][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~197 , chip|cpu|id_stage|decoder|mem_wr_data[8]~197, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][8] , chip|cpu|gpr|gpr[26][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][8] , chip|cpu|gpr|gpr[30][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~198 , chip|cpu|id_stage|decoder|mem_wr_data[8]~198, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~201 , chip|cpu|id_stage|decoder|mem_wr_data[8]~201, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~204 , chip|cpu|id_stage|decoder|mem_wr_data[8]~204, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][8] , chip|cpu|gpr|gpr[15][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][8] , chip|cpu|gpr|gpr[14][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][8] , chip|cpu|gpr|gpr[13][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][8] , chip|cpu|gpr|gpr[12][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~190 , chip|cpu|id_stage|decoder|mem_wr_data[8]~190, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~191 , chip|cpu|id_stage|decoder|mem_wr_data[8]~191, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][8] , chip|cpu|gpr|gpr[5][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][8] , chip|cpu|gpr|gpr[4][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~183 , chip|cpu|id_stage|decoder|mem_wr_data[8]~183, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][8] , chip|cpu|gpr|gpr[6][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][8] , chip|cpu|gpr|gpr[7][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~184 , chip|cpu|id_stage|decoder|mem_wr_data[8]~184, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][8] , chip|cpu|gpr|gpr[10][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][8] , chip|cpu|gpr|gpr[8][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~185 , chip|cpu|id_stage|decoder|mem_wr_data[8]~185, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][8] , chip|cpu|gpr|gpr[11][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][8] , chip|cpu|gpr|gpr[9][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~186 , chip|cpu|id_stage|decoder|mem_wr_data[8]~186, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][8] , chip|cpu|gpr|gpr[2][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][8] , chip|cpu|gpr|gpr[0][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~187 , chip|cpu|id_stage|decoder|mem_wr_data[8]~187, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][8] , chip|cpu|gpr|gpr[1][8], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][8] , chip|cpu|gpr|gpr[3][8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~188 , chip|cpu|id_stage|decoder|mem_wr_data[8]~188, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~189 , chip|cpu|id_stage|decoder|mem_wr_data[8]~189, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~192 , chip|cpu|id_stage|decoder|mem_wr_data[8]~192, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~36 , chip|cpu|mem_stage|mem_ctrl|out~36, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[8]~37 , chip|cpu|mem_stage|mem_ctrl|out[8]~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~193 , chip|cpu|id_stage|decoder|mem_wr_data[8]~193, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~194 , chip|cpu|id_stage|decoder|mem_wr_data[8]~194, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[8]~205 , chip|cpu|id_stage|decoder|mem_wr_data[8]~205, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[8]~23 , chip|cpu|id_stage|id_reg|id_alu_in_1[8]~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[8] , chip|cpu|id_stage|id_reg|id_alu_in_1[8], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Add0~29 , chip|cpu|ex_stage|alu|Add0~29, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~5 , chip|cpu|ex_stage|alu|Mux23~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~6 , chip|cpu|ex_stage|alu|Mux23~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~18 , chip|cpu|ex_stage|alu|ShiftRight0~18, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~26 , chip|cpu|ex_stage|alu|ShiftRight0~26, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~67 , chip|cpu|ex_stage|alu|ShiftRight0~67, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~88 , chip|cpu|ex_stage|alu|ShiftRight0~88, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~3 , chip|cpu|ex_stage|alu|Mux23~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~4 , chip|cpu|ex_stage|alu|Mux23~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~7 , chip|cpu|ex_stage|alu|Mux23~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux23~8 , chip|cpu|ex_stage|alu|Mux23~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~183 , chip|cpu|id_stage|decoder|jr_target[6]~183, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~184 , chip|cpu|id_stage|decoder|jr_target[6]~184, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~176 , chip|cpu|id_stage|decoder|jr_target[6]~176, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~177 , chip|cpu|id_stage|decoder|jr_target[6]~177, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~180 , chip|cpu|id_stage|decoder|jr_target[6]~180, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~181 , chip|cpu|id_stage|decoder|jr_target[6]~181, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~178 , chip|cpu|id_stage|decoder|jr_target[6]~178, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~179 , chip|cpu|id_stage|decoder|jr_target[6]~179, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~182 , chip|cpu|id_stage|decoder|jr_target[6]~182, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~185 , chip|cpu|id_stage|decoder|jr_target[6]~185, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~169 , chip|cpu|id_stage|decoder|jr_target[6]~169, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~170 , chip|cpu|id_stage|decoder|jr_target[6]~170, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~167 , chip|cpu|id_stage|decoder|jr_target[6]~167, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~168 , chip|cpu|id_stage|decoder|jr_target[6]~168, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~171 , chip|cpu|id_stage|decoder|jr_target[6]~171, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~165 , chip|cpu|id_stage|decoder|jr_target[6]~165, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~166 , chip|cpu|id_stage|decoder|jr_target[6]~166, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~172 , chip|cpu|id_stage|decoder|jr_target[6]~172, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~173 , chip|cpu|id_stage|decoder|jr_target[6]~173, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~174 , chip|cpu|id_stage|decoder|jr_target[6]~174, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~175 , chip|cpu|id_stage|decoder|jr_target[6]~175, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[6]~186 , chip|cpu|id_stage|decoder|jr_target[6]~186, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[8]~23 , chip|cpu|id_stage|id_reg|id_alu_in_0[8]~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[8]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[8]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~18 , chip|cpu|id_stage|id_reg|id_pc~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[6] , chip|cpu|id_stage|id_reg|id_pc[6], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~25 , chip|cpu|ex_stage|ex_reg|ex_pc~25, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[6] , chip|cpu|ex_stage|ex_reg|ex_pc[6], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~25 , chip|cpu|mem_stage|mem_reg|mem_pc~25, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[6] , chip|cpu|mem_stage|mem_reg|mem_pc[6], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[6] , chip|cpu|ctrl|pre_pc[6], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~20 , chip|cpu|ctrl|epc~20, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[6] , chip|cpu|ctrl|epc[6], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~105 , chip|cpu|id_stage|id_reg|id_alu_in_0~105, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[6] , chip|cpu|ctrl|exp_vector[6], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~106 , chip|cpu|id_stage|id_reg|id_alu_in_0~106, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~107 , chip|cpu|id_stage|id_reg|id_alu_in_0~107, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[8] , chip|cpu|id_stage|id_reg|id_alu_in_0[8], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~50 , chip|cpu|ex_stage|ex_reg|ex_out~50, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[8] , chip|cpu|ex_stage|ex_reg|ex_out[8], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector61~0 , chip|cpu|mem_stage|bus_if|Selector61~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[6] , chip|cpu|mem_stage|bus_if|bus_addr[6], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[6]~9 , chip|bus|bus_master_mux|s_addr[6]~9, chip_top, 1
instance = comp, \chip|gpio|io_dir[5]~feeder , chip|gpio|io_dir[5]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_dir[5] , chip|gpio|io_dir[5], chip_top, 1
instance = comp, \gpio_io[5]~input , gpio_io[5]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[5]~4 , chip|gpio|rd_data[5]~4, chip_top, 1
instance = comp, \chip|gpio|gpio_out[5]~feeder , chip|gpio|gpio_out[5]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[5] , chip|gpio|gpio_out[5], chip_top, 1
instance = comp, \chip|gpio|rd_data[5] , chip|gpio|rd_data[5], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[5]~28 , chip|bus|bus_slave_mux|m_rd_data[5]~28, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[5]~29 , chip|bus|bus_slave_mux|m_rd_data[5]~29, chip_top, 1
instance = comp, \chip|timer|rd_data~8 , chip|timer|rd_data~8, chip_top, 1
instance = comp, \chip|timer|rd_data[5] , chip|timer|rd_data[5], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[5]~feeder , chip|uart|uart_ctrl|rx_buf[5]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[5] , chip|uart|uart_ctrl|rx_buf[5], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data~3 , chip|uart|uart_ctrl|rd_data~3, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data[5] , chip|uart|uart_ctrl|rd_data[5], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[5] , chip|bus|bus_slave_mux|m_rd_data[5], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[5] , chip|cpu|mem_stage|bus_if|rd_buf[5], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~17 , chip|cpu|mem_stage|mem_ctrl|out~17, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~18 , chip|cpu|mem_stage|mem_ctrl|out~18, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~8 , chip|cpu|mem_stage|mem_reg|mem_out~8, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~9 , chip|cpu|mem_stage|mem_reg|mem_out~9, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[5] , chip|cpu|mem_stage|mem_reg|mem_out[5], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~28 , chip|cpu|ex_stage|ex_reg|ex_pc~28, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[3] , chip|cpu|ex_stage|ex_reg|ex_pc[3], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~28 , chip|cpu|mem_stage|mem_reg|mem_pc~28, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[3] , chip|cpu|mem_stage|mem_reg|mem_pc[3], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[3]~feeder , chip|cpu|ctrl|pre_pc[3]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[3] , chip|cpu|ctrl|pre_pc[3], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~17 , chip|cpu|ctrl|epc~17, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[3] , chip|cpu|ctrl|epc[3], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~96 , chip|cpu|id_stage|id_reg|id_alu_in_0~96, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[5]~4 , chip|cpu|ctrl|mask[5]~4, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[5] , chip|cpu|ctrl|mask[5], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[3] , chip|cpu|ctrl|exp_vector[3], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~97 , chip|cpu|id_stage|id_reg|id_alu_in_0~97, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[5]~26 , chip|cpu|id_stage|id_reg|id_alu_in_0[5]~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~7 , chip|cpu|id_stage|decoder|jr_target[3]~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~8 , chip|cpu|id_stage|decoder|jr_target[3]~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~14 , chip|cpu|id_stage|decoder|jr_target[3]~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~15 , chip|cpu|id_stage|decoder|jr_target[3]~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~11 , chip|cpu|id_stage|decoder|jr_target[3]~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~12 , chip|cpu|id_stage|decoder|jr_target[3]~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~9 , chip|cpu|id_stage|decoder|jr_target[3]~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~10 , chip|cpu|id_stage|decoder|jr_target[3]~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~13 , chip|cpu|id_stage|decoder|jr_target[3]~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~16 , chip|cpu|id_stage|decoder|jr_target[3]~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~17 , chip|cpu|id_stage|decoder|jr_target[3]~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~25 , chip|cpu|id_stage|decoder|jr_target[3]~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~26 , chip|cpu|id_stage|decoder|jr_target[3]~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~22 , chip|cpu|id_stage|decoder|jr_target[3]~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~23 , chip|cpu|id_stage|decoder|jr_target[3]~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~20 , chip|cpu|id_stage|decoder|jr_target[3]~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~21 , chip|cpu|id_stage|decoder|jr_target[3]~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~24 , chip|cpu|id_stage|decoder|jr_target[3]~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~18 , chip|cpu|id_stage|decoder|jr_target[3]~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~19 , chip|cpu|id_stage|decoder|jr_target[3]~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~27 , chip|cpu|id_stage|decoder|jr_target[3]~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~28 , chip|cpu|id_stage|decoder|jr_target[3]~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[3]~29 , chip|cpu|id_stage|decoder|jr_target[3]~29, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[5] , chip|cpu|id_stage|id_reg|id_alu_in_0[5], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux26~3 , chip|cpu|ex_stage|alu|Mux26~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux26~4 , chip|cpu|ex_stage|alu|Mux26~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux26~2 , chip|cpu|ex_stage|alu|Mux26~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux26~5 , chip|cpu|ex_stage|alu|Mux26~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~54 , chip|cpu|ex_stage|alu|ShiftRight0~54, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~52 , chip|cpu|ex_stage|alu|ShiftRight0~52, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~76 , chip|cpu|ex_stage|alu|ShiftRight0~76, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux26~0 , chip|cpu|ex_stage|alu|Mux26~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux26~1 , chip|cpu|ex_stage|alu|Mux26~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux27~2 , chip|cpu|ex_stage|alu|Mux27~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux26~6 , chip|cpu|ex_stage|alu|Mux26~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~23 , chip|cpu|ex_stage|ex_reg|ex_out~23, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[5] , chip|cpu|ex_stage|ex_reg|ex_out[5], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector64~0 , chip|cpu|mem_stage|bus_if|Selector64~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[3] , chip|cpu|mem_stage|bus_if|bus_addr[3], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector64~0 , chip|cpu|if_stage|bus_if|Selector64~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[3] , chip|cpu|if_stage|bus_if|bus_addr[3], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[3]~6 , chip|bus|bus_master_mux|s_addr[3]~6, chip_top, 1
instance = comp, \chip|timer|rd_data~31 , chip|timer|rd_data~31, chip_top, 1
instance = comp, \chip|timer|rd_data[24] , chip|timer|rd_data[24], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[24]~66 , chip|bus|bus_slave_mux|m_rd_data[24]~66, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[24]~8 , chip|cpu|if_stage|if_reg|if_insn[24]~8, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[24] , chip|cpu|if_stage|bus_if|rd_buf[24], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[24] , chip|cpu|if_stage|if_reg|if_insn[24], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~349 , chip|cpu|id_stage|decoder|jr_target[26]~349, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~350 , chip|cpu|id_stage|decoder|jr_target[26]~350, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~342 , chip|cpu|id_stage|decoder|jr_target[26]~342, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~343 , chip|cpu|id_stage|decoder|jr_target[26]~343, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~346 , chip|cpu|id_stage|decoder|jr_target[26]~346, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~347 , chip|cpu|id_stage|decoder|jr_target[26]~347, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~344 , chip|cpu|id_stage|decoder|jr_target[26]~344, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~345 , chip|cpu|id_stage|decoder|jr_target[26]~345, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~348 , chip|cpu|id_stage|decoder|jr_target[26]~348, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~351 , chip|cpu|id_stage|decoder|jr_target[26]~351, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~360 , chip|cpu|id_stage|decoder|jr_target[26]~360, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~361 , chip|cpu|id_stage|decoder|jr_target[26]~361, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~357 , chip|cpu|id_stage|decoder|jr_target[26]~357, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~358 , chip|cpu|id_stage|decoder|jr_target[26]~358, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~355 , chip|cpu|id_stage|decoder|jr_target[26]~355, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~356 , chip|cpu|id_stage|decoder|jr_target[26]~356, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~359 , chip|cpu|id_stage|decoder|jr_target[26]~359, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~353 , chip|cpu|id_stage|decoder|jr_target[26]~353, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~354 , chip|cpu|id_stage|decoder|jr_target[26]~354, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~362 , chip|cpu|id_stage|decoder|jr_target[26]~362, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~352 , chip|cpu|id_stage|decoder|jr_target[26]~352, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[26]~363 , chip|cpu|id_stage|decoder|jr_target[26]~363, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[28]~3 , chip|cpu|id_stage|id_reg|id_alu_in_0[28]~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[28]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[28]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~55 , chip|cpu|id_stage|id_reg|id_alu_in_0~55, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~56 , chip|cpu|id_stage|id_reg|id_alu_in_0~56, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~57 , chip|cpu|id_stage|id_reg|id_alu_in_0~57, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[28] , chip|cpu|id_stage|id_reg|id_alu_in_0[28], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~32 , chip|cpu|ex_stage|alu|ShiftRight0~32, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~31 , chip|cpu|ex_stage|alu|ShiftRight0~31, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~33 , chip|cpu|ex_stage|alu|ShiftRight0~33, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~34 , chip|cpu|ex_stage|alu|ShiftRight0~34, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux20~4 , chip|cpu|ex_stage|alu|Mux20~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~63 , chip|cpu|ex_stage|alu|ShiftRight0~63, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux20~5 , chip|cpu|ex_stage|alu|Mux20~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux20~6 , chip|cpu|ex_stage|alu|Mux20~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux20~9 , chip|cpu|ex_stage|alu|Mux20~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux20~7 , chip|cpu|ex_stage|alu|Mux20~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux20~8 , chip|cpu|ex_stage|alu|Mux20~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~205 , chip|cpu|id_stage|decoder|jr_target[9]~205, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~206 , chip|cpu|id_stage|decoder|jr_target[9]~206, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~200 , chip|cpu|id_stage|decoder|jr_target[9]~200, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~201 , chip|cpu|id_stage|decoder|jr_target[9]~201, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~202 , chip|cpu|id_stage|decoder|jr_target[9]~202, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~203 , chip|cpu|id_stage|decoder|jr_target[9]~203, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~204 , chip|cpu|id_stage|decoder|jr_target[9]~204, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~198 , chip|cpu|id_stage|decoder|jr_target[9]~198, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~199 , chip|cpu|id_stage|decoder|jr_target[9]~199, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~207 , chip|cpu|id_stage|decoder|jr_target[9]~207, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~187 , chip|cpu|id_stage|decoder|jr_target[9]~187, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~188 , chip|cpu|id_stage|decoder|jr_target[9]~188, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~191 , chip|cpu|id_stage|decoder|jr_target[9]~191, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~192 , chip|cpu|id_stage|decoder|jr_target[9]~192, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~189 , chip|cpu|id_stage|decoder|jr_target[9]~189, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~190 , chip|cpu|id_stage|decoder|jr_target[9]~190, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~193 , chip|cpu|id_stage|decoder|jr_target[9]~193, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~194 , chip|cpu|id_stage|decoder|jr_target[9]~194, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~195 , chip|cpu|id_stage|decoder|jr_target[9]~195, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~196 , chip|cpu|id_stage|decoder|jr_target[9]~196, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~197 , chip|cpu|id_stage|decoder|jr_target[9]~197, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[9]~208 , chip|cpu|id_stage|decoder|jr_target[9]~208, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[11]~13 , chip|cpu|id_stage|id_reg|id_alu_in_0[11]~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[11]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[11]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[9] , chip|cpu|ctrl|exp_vector[9], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~135 , chip|cpu|id_stage|id_reg|id_alu_in_0~135, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~28 , chip|cpu|id_stage|id_reg|id_pc~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[9] , chip|cpu|id_stage|id_reg|id_pc[9], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~134 , chip|cpu|id_stage|id_reg|id_alu_in_0~134, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~22 , chip|cpu|ex_stage|ex_reg|ex_pc~22, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[9] , chip|cpu|ex_stage|ex_reg|ex_pc[9], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~22 , chip|cpu|mem_stage|mem_reg|mem_pc~22, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[9] , chip|cpu|mem_stage|mem_reg|mem_pc[9], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[9] , chip|cpu|ctrl|pre_pc[9], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~29 , chip|cpu|ctrl|epc~29, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[9] , chip|cpu|ctrl|epc[9], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~136 , chip|cpu|id_stage|id_reg|id_alu_in_0~136, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[11] , chip|cpu|id_stage|id_reg|id_alu_in_0[11], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~61 , chip|cpu|ex_stage|alu|ShiftRight0~61, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~62 , chip|cpu|ex_stage|alu|ShiftRight0~62, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~55 , chip|cpu|ex_stage|alu|ShiftRight0~55, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux24~10 , chip|cpu|ex_stage|alu|Mux24~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux24~11 , chip|cpu|ex_stage|alu|Mux24~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux24~12 , chip|cpu|ex_stage|alu|Mux24~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux24~13 , chip|cpu|ex_stage|alu|Mux24~13, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux24~14 , chip|cpu|ex_stage|alu|Mux24~14, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux24~15 , chip|cpu|ex_stage|alu|Mux24~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~367 , chip|cpu|id_stage|decoder|mem_wr_data[7]~367, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~368 , chip|cpu|id_stage|decoder|mem_wr_data[7]~368, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~360 , chip|cpu|id_stage|decoder|mem_wr_data[7]~360, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~361 , chip|cpu|id_stage|decoder|mem_wr_data[7]~361, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~362 , chip|cpu|id_stage|decoder|mem_wr_data[7]~362, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~363 , chip|cpu|id_stage|decoder|mem_wr_data[7]~363, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~364 , chip|cpu|id_stage|decoder|mem_wr_data[7]~364, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~365 , chip|cpu|id_stage|decoder|mem_wr_data[7]~365, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~366 , chip|cpu|id_stage|decoder|mem_wr_data[7]~366, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~369 , chip|cpu|id_stage|decoder|mem_wr_data[7]~369, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~370 , chip|cpu|id_stage|decoder|mem_wr_data[7]~370, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~375 , chip|cpu|id_stage|decoder|mem_wr_data[7]~375, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~376 , chip|cpu|id_stage|decoder|mem_wr_data[7]~376, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~373 , chip|cpu|id_stage|decoder|mem_wr_data[7]~373, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~374 , chip|cpu|id_stage|decoder|mem_wr_data[7]~374, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~377 , chip|cpu|id_stage|decoder|mem_wr_data[7]~377, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~371 , chip|cpu|id_stage|decoder|mem_wr_data[7]~371, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~372 , chip|cpu|id_stage|decoder|mem_wr_data[7]~372, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~378 , chip|cpu|id_stage|decoder|mem_wr_data[7]~378, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~379 , chip|cpu|id_stage|decoder|mem_wr_data[7]~379, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~380 , chip|cpu|id_stage|decoder|mem_wr_data[7]~380, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[7]~381 , chip|cpu|id_stage|decoder|mem_wr_data[7]~381, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[7]~24 , chip|cpu|id_stage|id_reg|id_alu_in_1[7]~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~7 , chip|cpu|id_stage|id_reg|id_mem_wr_data~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[7] , chip|cpu|id_stage|id_reg|id_mem_wr_data[7], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~7 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[7] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[7], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector93~0 , chip|cpu|mem_stage|bus_if|Selector93~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[7] , chip|cpu|mem_stage|bus_if|bus_wr_data[7], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[7]~7 , chip|bus|bus_master_mux|s_wr_data[7]~7, chip_top, 1
instance = comp, \chip|timer|expr_val[7] , chip|timer|expr_val[7], chip_top, 1
instance = comp, \chip|timer|rd_data~21 , chip|timer|rd_data~21, chip_top, 1
instance = comp, \chip|timer|rd_data[7] , chip|timer|rd_data[7], chip_top, 1
instance = comp, \chip|gpio|io_dir[7] , chip|gpio|io_dir[7], chip_top, 1
instance = comp, \gpio_io[7]~input , gpio_io[7]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[7]~6 , chip|gpio|rd_data[7]~6, chip_top, 1
instance = comp, \chip|gpio|gpio_out[7]~feeder , chip|gpio|gpio_out[7]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[7] , chip|gpio|gpio_out[7], chip_top, 1
instance = comp, \chip|gpio|rd_data[7] , chip|gpio|rd_data[7], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[7]~53 , chip|bus|bus_slave_mux|m_rd_data[7]~53, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[7]~54 , chip|bus|bus_slave_mux|m_rd_data[7]~54, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[7]~feeder , chip|uart|uart_ctrl|rx_buf[7]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[7] , chip|uart|uart_ctrl|rx_buf[7], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data~6 , chip|uart|uart_ctrl|rd_data~6, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data[7] , chip|uart|uart_ctrl|rd_data[7], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[7] , chip|bus|bus_slave_mux|m_rd_data[7], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[7]~24 , chip|cpu|if_stage|if_reg|if_insn[7]~24, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[7] , chip|cpu|if_stage|bus_if|rd_buf[7], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[7] , chip|cpu|if_stage|if_reg|if_insn[7], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~11 , chip|cpu|id_stage|decoder|Add1~11, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[1]~30 , chip|cpu|if_stage|if_reg|if_insn[1]~30, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[1] , chip|cpu|if_stage|bus_if|rd_buf[1], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[1] , chip|cpu|if_stage|if_reg|if_insn[1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~17 , chip|cpu|id_stage|decoder|Add1~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~1 , chip|cpu|id_stage|decoder|Add1~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~18 , chip|cpu|id_stage|decoder|Add1~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~20 , chip|cpu|id_stage|decoder|Add1~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~22 , chip|cpu|id_stage|decoder|Add1~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~24 , chip|cpu|id_stage|decoder|Add1~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~26 , chip|cpu|id_stage|decoder|Add1~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~28 , chip|cpu|id_stage|decoder|Add1~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~30 , chip|cpu|id_stage|decoder|Add1~30, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~32 , chip|cpu|id_stage|decoder|Add1~32, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~34 , chip|cpu|id_stage|decoder|Add1~34, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~36 , chip|cpu|id_stage|decoder|Add1~36, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~66 , chip|cpu|if_stage|if_reg|if_pc~66, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~67 , chip|cpu|if_stage|if_reg|if_pc~67, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~68 , chip|cpu|if_stage|if_reg|if_pc~68, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[11] , chip|cpu|if_stage|if_reg|if_pc[11], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[21]~6 , chip|cpu|if_stage|if_reg|if_insn[21]~6, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[21]~feeder , chip|cpu|if_stage|bus_if|rd_buf[21]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[21] , chip|cpu|if_stage|bus_if|rd_buf[21], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[21] , chip|cpu|if_stage|if_reg|if_insn[21], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~8 , chip|cpu|id_stage|decoder|always0~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~9 , chip|cpu|id_stage|decoder|always0~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~10 , chip|cpu|id_stage|decoder|always0~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~11 , chip|cpu|id_stage|decoder|always0~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~3 , chip|cpu|id_stage|decoder|jr_target[21]~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~2 , chip|cpu|id_stage|decoder|jr_target[21]~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~4 , chip|cpu|id_stage|decoder|jr_target[21]~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[21]~5 , chip|cpu|id_stage|decoder|jr_target[21]~5, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[10]~46 , chip|cpu|mem_stage|mem_ctrl|out[10]~46, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[10] , chip|cpu|mem_stage|bus_if|rd_buf[10], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[10]~47 , chip|cpu|mem_stage|mem_ctrl|out[10]~47, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[10]~48 , chip|cpu|mem_stage|mem_ctrl|out[10]~48, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[10]~49 , chip|cpu|mem_stage|mem_ctrl|out[10]~49, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~124 , chip|cpu|mem_stage|mem_ctrl|out~124, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~125 , chip|cpu|mem_stage|mem_ctrl|out~125, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~19 , chip|cpu|mem_stage|mem_reg|mem_out~19, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~20 , chip|cpu|mem_stage|mem_reg|mem_out~20, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[10] , chip|cpu|mem_stage|mem_reg|mem_out[10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~219 , chip|cpu|id_stage|decoder|jr_target[8]~219, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][10] , chip|cpu|gpr|gpr[22][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][10] , chip|cpu|gpr|gpr[30][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][10] , chip|cpu|gpr|gpr[18][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][10] , chip|cpu|gpr|gpr[26][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~222 , chip|cpu|id_stage|decoder|jr_target[8]~222, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~223 , chip|cpu|id_stage|decoder|jr_target[8]~223, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][10] , chip|cpu|gpr|gpr[20][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][10] , chip|cpu|gpr|gpr[28][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][10] , chip|cpu|gpr|gpr[16][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][10] , chip|cpu|gpr|gpr[24][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~224 , chip|cpu|id_stage|decoder|jr_target[8]~224, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~225 , chip|cpu|id_stage|decoder|jr_target[8]~225, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~226 , chip|cpu|id_stage|decoder|jr_target[8]~226, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][10] , chip|cpu|gpr|gpr[23][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][10] , chip|cpu|gpr|gpr[19][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~227 , chip|cpu|id_stage|decoder|jr_target[8]~227, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][10] , chip|cpu|gpr|gpr[31][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][10] , chip|cpu|gpr|gpr[27][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~228 , chip|cpu|id_stage|decoder|jr_target[8]~228, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][10] , chip|cpu|gpr|gpr[25][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][10] , chip|cpu|gpr|gpr[29][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][10] , chip|cpu|gpr|gpr[21][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][10] , chip|cpu|gpr|gpr[17][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~220 , chip|cpu|id_stage|decoder|jr_target[8]~220, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~221 , chip|cpu|id_stage|decoder|jr_target[8]~221, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~229 , chip|cpu|id_stage|decoder|jr_target[8]~229, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][10] , chip|cpu|gpr|gpr[0][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][10] , chip|cpu|gpr|gpr[2][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~213 , chip|cpu|id_stage|decoder|jr_target[8]~213, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][10] , chip|cpu|gpr|gpr[1][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][10] , chip|cpu|gpr|gpr[3][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~214 , chip|cpu|id_stage|decoder|jr_target[8]~214, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][10] , chip|cpu|gpr|gpr[4][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][10] , chip|cpu|gpr|gpr[5][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~211 , chip|cpu|id_stage|decoder|jr_target[8]~211, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][10] , chip|cpu|gpr|gpr[7][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][10] , chip|cpu|gpr|gpr[6][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~212 , chip|cpu|id_stage|decoder|jr_target[8]~212, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~215 , chip|cpu|id_stage|decoder|jr_target[8]~215, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][10] , chip|cpu|gpr|gpr[12][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][10] , chip|cpu|gpr|gpr[13][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~216 , chip|cpu|id_stage|decoder|jr_target[8]~216, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][10] , chip|cpu|gpr|gpr[15][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][10] , chip|cpu|gpr|gpr[14][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~217 , chip|cpu|id_stage|decoder|jr_target[8]~217, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][10] , chip|cpu|gpr|gpr[10][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][10] , chip|cpu|gpr|gpr[8][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~209 , chip|cpu|id_stage|decoder|jr_target[8]~209, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][10] , chip|cpu|gpr|gpr[9][10], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][10] , chip|cpu|gpr|gpr[11][10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~210 , chip|cpu|id_stage|decoder|jr_target[8]~210, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~218 , chip|cpu|id_stage|decoder|jr_target[8]~218, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[8]~230 , chip|cpu|id_stage|decoder|jr_target[8]~230, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[10]~21 , chip|cpu|id_stage|id_reg|id_alu_in_0[10]~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[10]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[10]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[8] , chip|cpu|ctrl|exp_vector[8], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~138 , chip|cpu|id_stage|id_reg|id_alu_in_0~138, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~29 , chip|cpu|id_stage|id_reg|id_pc~29, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[8] , chip|cpu|id_stage|id_reg|id_pc[8], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~23 , chip|cpu|ex_stage|ex_reg|ex_pc~23, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[8] , chip|cpu|ex_stage|ex_reg|ex_pc[8], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~23 , chip|cpu|mem_stage|mem_reg|mem_pc~23, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[8] , chip|cpu|mem_stage|mem_reg|mem_pc[8], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[8] , chip|cpu|ctrl|pre_pc[8], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~30 , chip|cpu|ctrl|epc~30, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[8] , chip|cpu|ctrl|epc[8], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~137 , chip|cpu|id_stage|id_reg|id_alu_in_0~137, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~139 , chip|cpu|id_stage|id_reg|id_alu_in_0~139, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[10] , chip|cpu|id_stage|id_reg|id_alu_in_0[10], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux21~2 , chip|cpu|ex_stage|alu|Mux21~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux21~3 , chip|cpu|ex_stage|alu|Mux21~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux21~0 , chip|cpu|ex_stage|alu|Mux21~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~27 , chip|cpu|ex_stage|alu|ShiftRight0~27, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~28 , chip|cpu|ex_stage|alu|ShiftRight0~28, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux21~1 , chip|cpu|ex_stage|alu|Mux21~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux21~4 , chip|cpu|ex_stage|alu|Mux21~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux21~5 , chip|cpu|ex_stage|alu|Mux21~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~246 , chip|cpu|id_stage|decoder|mem_wr_data[10]~246, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~247 , chip|cpu|id_stage|decoder|mem_wr_data[10]~247, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~241 , chip|cpu|id_stage|decoder|mem_wr_data[10]~241, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~242 , chip|cpu|id_stage|decoder|mem_wr_data[10]~242, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~243 , chip|cpu|id_stage|decoder|mem_wr_data[10]~243, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~244 , chip|cpu|id_stage|decoder|mem_wr_data[10]~244, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~245 , chip|cpu|id_stage|decoder|mem_wr_data[10]~245, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~239 , chip|cpu|id_stage|decoder|mem_wr_data[10]~239, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~240 , chip|cpu|id_stage|decoder|mem_wr_data[10]~240, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~248 , chip|cpu|id_stage|decoder|mem_wr_data[10]~248, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~235 , chip|cpu|id_stage|decoder|mem_wr_data[10]~235, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~236 , chip|cpu|id_stage|decoder|mem_wr_data[10]~236, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~228 , chip|cpu|id_stage|decoder|mem_wr_data[10]~228, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~229 , chip|cpu|id_stage|decoder|mem_wr_data[10]~229, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~230 , chip|cpu|id_stage|decoder|mem_wr_data[10]~230, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~231 , chip|cpu|id_stage|decoder|mem_wr_data[10]~231, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~232 , chip|cpu|id_stage|decoder|mem_wr_data[10]~232, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~233 , chip|cpu|id_stage|decoder|mem_wr_data[10]~233, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~234 , chip|cpu|id_stage|decoder|mem_wr_data[10]~234, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~237 , chip|cpu|id_stage|decoder|mem_wr_data[10]~237, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~238 , chip|cpu|id_stage|decoder|mem_wr_data[10]~238, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[10]~249 , chip|cpu|id_stage|decoder|mem_wr_data[10]~249, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[10]~21 , chip|cpu|id_stage|id_reg|id_alu_in_1[10]~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~10 , chip|cpu|id_stage|id_reg|id_mem_wr_data~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[10] , chip|cpu|id_stage|id_reg|id_mem_wr_data[10], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~10 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[10] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[10], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector90~0 , chip|cpu|mem_stage|bus_if|Selector90~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[10] , chip|cpu|mem_stage|bus_if|bus_wr_data[10], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[10]~10 , chip|bus|bus_master_mux|s_wr_data[10]~10, chip_top, 1
instance = comp, \chip|gpio|io_dir[10]~feeder , chip|gpio|io_dir[10]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_dir[10] , chip|gpio|io_dir[10], chip_top, 1
instance = comp, \chip|gpio|rd_data[10]~9 , chip|gpio|rd_data[10]~9, chip_top, 1
instance = comp, \chip|gpio|gpio_out[10]~feeder , chip|gpio|gpio_out[10]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[10] , chip|gpio|gpio_out[10], chip_top, 1
instance = comp, \chip|gpio|rd_data[10] , chip|gpio|rd_data[10], chip_top, 1
instance = comp, \chip|timer|rd_data~15 , chip|timer|rd_data~15, chip_top, 1
instance = comp, \chip|timer|rd_data[10] , chip|timer|rd_data[10], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[10]~41 , chip|bus|bus_slave_mux|m_rd_data[10]~41, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[10]~42 , chip|bus|bus_slave_mux|m_rd_data[10]~42, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[10]~77 , chip|bus|bus_slave_mux|m_rd_data[10]~77, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[10]~21 , chip|cpu|if_stage|if_reg|if_insn[10]~21, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[10] , chip|cpu|if_stage|bus_if|rd_buf[10], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[10] , chip|cpu|if_stage|if_reg|if_insn[10], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~8 , chip|cpu|id_stage|decoder|Add1~8, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~69 , chip|cpu|if_stage|if_reg|if_pc~69, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~70 , chip|cpu|if_stage|if_reg|if_pc~70, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~71 , chip|cpu|if_stage|if_reg|if_pc~71, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[10] , chip|cpu|if_stage|if_reg|if_pc[10], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[23]~9 , chip|cpu|if_stage|if_reg|if_insn[23]~9, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[23] , chip|cpu|if_stage|bus_if|rd_buf[23], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[23] , chip|cpu|if_stage|if_reg|if_insn[23], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[6]~95 , chip|cpu|id_stage|id_reg|id_alu_in_0[6]~95, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~20 , chip|cpu|id_stage|id_reg|id_pc~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[4] , chip|cpu|id_stage|id_reg|id_pc[4], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~27 , chip|cpu|ex_stage|ex_reg|ex_pc~27, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[4] , chip|cpu|ex_stage|ex_reg|ex_pc[4], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~27 , chip|cpu|mem_stage|mem_reg|mem_pc~27, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[4] , chip|cpu|mem_stage|mem_reg|mem_pc[4], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[4] , chip|cpu|ctrl|pre_pc[4], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~22 , chip|cpu|ctrl|epc~22, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[4] , chip|cpu|ctrl|epc[4], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[4] , chip|cpu|ctrl|exp_vector[4], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~110 , chip|cpu|id_stage|id_reg|id_alu_in_0~110, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[6]~7 , chip|cpu|ctrl|mask[6]~7, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[6] , chip|cpu|ctrl|mask[6], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~111 , chip|cpu|id_stage|id_reg|id_alu_in_0~111, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[6]~25 , chip|cpu|id_stage|id_reg|id_alu_in_0[6]~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~653 , chip|cpu|id_stage|decoder|jr_target[4]~653, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~661 , chip|cpu|id_stage|decoder|jr_target[4]~661, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~662 , chip|cpu|id_stage|decoder|jr_target[4]~662, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~658 , chip|cpu|id_stage|decoder|jr_target[4]~658, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~659 , chip|cpu|id_stage|decoder|jr_target[4]~659, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~656 , chip|cpu|id_stage|decoder|jr_target[4]~656, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~657 , chip|cpu|id_stage|decoder|jr_target[4]~657, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~660 , chip|cpu|id_stage|decoder|jr_target[4]~660, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~654 , chip|cpu|id_stage|decoder|jr_target[4]~654, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~655 , chip|cpu|id_stage|decoder|jr_target[4]~655, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~663 , chip|cpu|id_stage|decoder|jr_target[4]~663, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~650 , chip|cpu|id_stage|decoder|jr_target[4]~650, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~651 , chip|cpu|id_stage|decoder|jr_target[4]~651, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~647 , chip|cpu|id_stage|decoder|jr_target[4]~647, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~648 , chip|cpu|id_stage|decoder|jr_target[4]~648, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~645 , chip|cpu|id_stage|decoder|jr_target[4]~645, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~646 , chip|cpu|id_stage|decoder|jr_target[4]~646, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~649 , chip|cpu|id_stage|decoder|jr_target[4]~649, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~643 , chip|cpu|id_stage|decoder|jr_target[4]~643, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~644 , chip|cpu|id_stage|decoder|jr_target[4]~644, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~652 , chip|cpu|id_stage|decoder|jr_target[4]~652, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~664 , chip|cpu|id_stage|decoder|jr_target[4]~664, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[4]~665 , chip|cpu|id_stage|decoder|jr_target[4]~665, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[6] , chip|cpu|id_stage|id_reg|id_alu_in_0[6], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~20 , chip|cpu|ex_stage|alu|ShiftLeft0~20, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~19 , chip|cpu|ex_stage|alu|ShiftLeft0~19, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~21 , chip|cpu|ex_stage|alu|ShiftLeft0~21, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~87 , chip|cpu|ex_stage|alu|ShiftLeft0~87, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~89 , chip|cpu|ex_stage|alu|ShiftLeft0~89, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~9 , chip|cpu|ex_stage|alu|Mux1~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~10 , chip|cpu|ex_stage|alu|Mux1~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~11 , chip|cpu|ex_stage|alu|Mux1~11, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~7 , chip|cpu|ex_stage|alu|Mux1~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~8 , chip|cpu|ex_stage|alu|Mux1~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~12 , chip|cpu|ex_stage|alu|Mux1~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~46 , chip|cpu|ex_stage|ex_reg|ex_out~46, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[30] , chip|cpu|ex_stage|ex_reg|ex_out[30], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Equal0~0 , chip|cpu|mem_stage|bus_if|Equal0~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~4 , chip|cpu|mem_stage|mem_ctrl|out~4, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~38 , chip|cpu|mem_stage|mem_ctrl|out~38, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~45 , chip|cpu|mem_stage|mem_ctrl|out~45, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~76 , chip|cpu|mem_stage|mem_ctrl|out~76, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~30 , chip|cpu|mem_stage|mem_reg|mem_out~30, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~31 , chip|cpu|mem_stage|mem_reg|mem_out~31, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[16] , chip|cpu|mem_stage|mem_reg|mem_out[16], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][16] , chip|cpu|gpr|gpr[21][16], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~415 , chip|cpu|id_stage|decoder|mem_wr_data[16]~415, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~416 , chip|cpu|id_stage|decoder|mem_wr_data[16]~416, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~422 , chip|cpu|id_stage|decoder|mem_wr_data[16]~422, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~423 , chip|cpu|id_stage|decoder|mem_wr_data[16]~423, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~417 , chip|cpu|id_stage|decoder|mem_wr_data[16]~417, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~418 , chip|cpu|id_stage|decoder|mem_wr_data[16]~418, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~419 , chip|cpu|id_stage|decoder|mem_wr_data[16]~419, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~420 , chip|cpu|id_stage|decoder|mem_wr_data[16]~420, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~421 , chip|cpu|id_stage|decoder|mem_wr_data[16]~421, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~424 , chip|cpu|id_stage|decoder|mem_wr_data[16]~424, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~411 , chip|cpu|id_stage|decoder|mem_wr_data[16]~411, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~412 , chip|cpu|id_stage|decoder|mem_wr_data[16]~412, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~404 , chip|cpu|id_stage|decoder|mem_wr_data[16]~404, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~405 , chip|cpu|id_stage|decoder|mem_wr_data[16]~405, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~406 , chip|cpu|id_stage|decoder|mem_wr_data[16]~406, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~407 , chip|cpu|id_stage|decoder|mem_wr_data[16]~407, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~408 , chip|cpu|id_stage|decoder|mem_wr_data[16]~408, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~409 , chip|cpu|id_stage|decoder|mem_wr_data[16]~409, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~410 , chip|cpu|id_stage|decoder|mem_wr_data[16]~410, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~413 , chip|cpu|id_stage|decoder|mem_wr_data[16]~413, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~414 , chip|cpu|id_stage|decoder|mem_wr_data[16]~414, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[16]~425 , chip|cpu|id_stage|decoder|mem_wr_data[16]~425, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[16]~15 , chip|cpu|id_stage|id_reg|id_alu_in_1[16]~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~16 , chip|cpu|id_stage|id_reg|id_mem_wr_data~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[16] , chip|cpu|id_stage|id_reg|id_mem_wr_data[16], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~16 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~16, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[16] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[16], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector84~0 , chip|cpu|mem_stage|bus_if|Selector84~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[16] , chip|cpu|mem_stage|bus_if|bus_wr_data[16], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[16]~16 , chip|bus|bus_master_mux|s_wr_data[16]~16, chip_top, 1
instance = comp, \chip|gpio|gpio_out[16]~feeder , chip|gpio|gpio_out[16]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[16] , chip|gpio|gpio_out[16], chip_top, 1
instance = comp, \chip|gpio|rd_data~19 , chip|gpio|rd_data~19, chip_top, 1
instance = comp, \chip|gpio|rd_data[16] , chip|gpio|rd_data[16], chip_top, 1
instance = comp, \chip|timer|rd_data~23 , chip|timer|rd_data~23, chip_top, 1
instance = comp, \chip|timer|rd_data[16] , chip|timer|rd_data[16], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[16]~56 , chip|bus|bus_slave_mux|m_rd_data[16]~56, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[16]~57 , chip|bus|bus_slave_mux|m_rd_data[16]~57, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[16]~74 , chip|bus|bus_slave_mux|m_rd_data[16]~74, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[16]~12 , chip|cpu|if_stage|if_reg|if_insn[16]~12, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[16] , chip|cpu|if_stage|bus_if|rd_buf[16], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[16] , chip|cpu|if_stage|if_reg|if_insn[16], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~42 , chip|cpu|mem_stage|mem_reg|mem_out~42, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[29] , chip|cpu|mem_stage|mem_reg|mem_out[29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][29] , chip|cpu|gpr|gpr[9][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][29] , chip|cpu|gpr|gpr[8][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~624 , chip|cpu|id_stage|decoder|mem_wr_data[29]~624, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][29] , chip|cpu|gpr|gpr[10][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][29] , chip|cpu|gpr|gpr[11][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~625 , chip|cpu|id_stage|decoder|mem_wr_data[29]~625, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][29] , chip|cpu|gpr|gpr[12][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][29] , chip|cpu|gpr|gpr[14][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~631 , chip|cpu|id_stage|decoder|mem_wr_data[29]~631, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][29] , chip|cpu|gpr|gpr[13][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][29] , chip|cpu|gpr|gpr[15][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~632 , chip|cpu|id_stage|decoder|mem_wr_data[29]~632, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][29] , chip|cpu|gpr|gpr[1][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][29] , chip|cpu|gpr|gpr[0][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~628 , chip|cpu|id_stage|decoder|mem_wr_data[29]~628, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][29] , chip|cpu|gpr|gpr[2][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][29] , chip|cpu|gpr|gpr[3][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~629 , chip|cpu|id_stage|decoder|mem_wr_data[29]~629, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][29] , chip|cpu|gpr|gpr[5][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][29] , chip|cpu|gpr|gpr[4][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][29] , chip|cpu|gpr|gpr[6][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~626 , chip|cpu|id_stage|decoder|mem_wr_data[29]~626, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][29] , chip|cpu|gpr|gpr[7][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~627 , chip|cpu|id_stage|decoder|mem_wr_data[29]~627, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~630 , chip|cpu|id_stage|decoder|mem_wr_data[29]~630, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~633 , chip|cpu|id_stage|decoder|mem_wr_data[29]~633, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~634 , chip|cpu|id_stage|decoder|mem_wr_data[29]~634, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][29] , chip|cpu|gpr|gpr[16][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][29] , chip|cpu|gpr|gpr[24][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~639 , chip|cpu|id_stage|decoder|mem_wr_data[29]~639, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][29] , chip|cpu|gpr|gpr[20][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][29] , chip|cpu|gpr|gpr[28][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~640 , chip|cpu|id_stage|decoder|mem_wr_data[29]~640, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][29] , chip|cpu|gpr|gpr[17][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][29] , chip|cpu|gpr|gpr[21][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~637 , chip|cpu|id_stage|decoder|mem_wr_data[29]~637, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][29] , chip|cpu|gpr|gpr[25][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][29] , chip|cpu|gpr|gpr[29][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~638 , chip|cpu|id_stage|decoder|mem_wr_data[29]~638, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~641 , chip|cpu|id_stage|decoder|mem_wr_data[29]~641, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][29] , chip|cpu|gpr|gpr[23][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][29] , chip|cpu|gpr|gpr[19][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~642 , chip|cpu|id_stage|decoder|mem_wr_data[29]~642, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][29] , chip|cpu|gpr|gpr[27][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][29] , chip|cpu|gpr|gpr[31][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~643 , chip|cpu|id_stage|decoder|mem_wr_data[29]~643, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][29] , chip|cpu|gpr|gpr[18][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][29] , chip|cpu|gpr|gpr[26][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~635 , chip|cpu|id_stage|decoder|mem_wr_data[29]~635, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][29] , chip|cpu|gpr|gpr[22][29], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][29] , chip|cpu|gpr|gpr[30][29], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~636 , chip|cpu|id_stage|decoder|mem_wr_data[29]~636, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~644 , chip|cpu|id_stage|decoder|mem_wr_data[29]~644, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[29]~645 , chip|cpu|id_stage|decoder|mem_wr_data[29]~645, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux2~2 , chip|cpu|ex_stage|alu|Mux2~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux2~3 , chip|cpu|ex_stage|alu|Mux2~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux2~4 , chip|cpu|ex_stage|alu|Mux2~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux2~0 , chip|cpu|ex_stage|alu|Mux2~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux2~1 , chip|cpu|ex_stage|alu|Mux2~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux2~5 , chip|cpu|ex_stage|alu|Mux2~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux2~6 , chip|cpu|ex_stage|alu|Mux2~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[29]~2 , chip|cpu|id_stage|id_reg|id_alu_in_1[29]~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~29 , chip|cpu|id_stage|id_reg|id_mem_wr_data~29, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[29] , chip|cpu|id_stage|id_reg|id_mem_wr_data[29], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~29 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~29, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[29] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[29], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector71~0 , chip|cpu|mem_stage|bus_if|Selector71~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[29] , chip|cpu|mem_stage|bus_if|bus_wr_data[29], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[29]~29 , chip|bus|bus_master_mux|s_wr_data[29]~29, chip_top, 1
instance = comp, \chip|timer|expr_val[29] , chip|timer|expr_val[29], chip_top, 1
instance = comp, \chip|timer|rd_data~33 , chip|timer|rd_data~33, chip_top, 1
instance = comp, \chip|timer|rd_data[29] , chip|timer|rd_data[29], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[29]~68 , chip|bus|bus_slave_mux|m_rd_data[29]~68, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[29] , chip|cpu|mem_stage|bus_if|rd_buf[29], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~106 , chip|cpu|mem_stage|mem_ctrl|out~106, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[29]~107 , chip|cpu|mem_stage|mem_ctrl|out[29]~107, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[29]~108 , chip|cpu|mem_stage|mem_ctrl|out[29]~108, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~595 , chip|cpu|id_stage|decoder|jr_target[27]~595, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~596 , chip|cpu|id_stage|decoder|jr_target[27]~596, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~602 , chip|cpu|id_stage|decoder|jr_target[27]~602, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~603 , chip|cpu|id_stage|decoder|jr_target[27]~603, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~597 , chip|cpu|id_stage|decoder|jr_target[27]~597, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~598 , chip|cpu|id_stage|decoder|jr_target[27]~598, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~599 , chip|cpu|id_stage|decoder|jr_target[27]~599, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~600 , chip|cpu|id_stage|decoder|jr_target[27]~600, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~601 , chip|cpu|id_stage|decoder|jr_target[27]~601, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~604 , chip|cpu|id_stage|decoder|jr_target[27]~604, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~588 , chip|cpu|id_stage|decoder|jr_target[27]~588, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~589 , chip|cpu|id_stage|decoder|jr_target[27]~589, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~586 , chip|cpu|id_stage|decoder|jr_target[27]~586, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~587 , chip|cpu|id_stage|decoder|jr_target[27]~587, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~590 , chip|cpu|id_stage|decoder|jr_target[27]~590, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~584 , chip|cpu|id_stage|decoder|jr_target[27]~584, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~585 , chip|cpu|id_stage|decoder|jr_target[27]~585, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~591 , chip|cpu|id_stage|decoder|jr_target[27]~591, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~592 , chip|cpu|id_stage|decoder|jr_target[27]~592, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~593 , chip|cpu|id_stage|decoder|jr_target[27]~593, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~594 , chip|cpu|id_stage|decoder|jr_target[27]~594, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[27]~605 , chip|cpu|id_stage|decoder|jr_target[27]~605, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[29]~4 , chip|cpu|id_stage|id_reg|id_alu_in_0[29]~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[29]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_0[29]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~1 , chip|cpu|id_stage|id_reg|id_pc~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[27] , chip|cpu|id_stage|id_reg|id_pc[27], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~48 , chip|cpu|id_stage|id_reg|id_alu_in_0~48, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[27] , chip|cpu|ctrl|exp_vector[27], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~52 , chip|cpu|id_stage|id_reg|id_alu_in_0~52, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~53 , chip|cpu|id_stage|id_reg|id_alu_in_0~53, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[29] , chip|cpu|id_stage|id_reg|id_alu_in_0[29], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~47 , chip|cpu|ex_stage|ex_reg|ex_out~47, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[29] , chip|cpu|ex_stage|ex_reg|ex_out[29], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector40~0 , chip|cpu|mem_stage|bus_if|Selector40~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[27] , chip|cpu|mem_stage|bus_if|bus_addr[27], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[9]~76 , chip|bus|bus_slave_mux|m_rd_data[9]~76, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[9]~22 , chip|cpu|if_stage|if_reg|if_insn[9]~22, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[9]~feeder , chip|cpu|if_stage|bus_if|rd_buf[9]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[9] , chip|cpu|if_stage|bus_if|rd_buf[9], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[9] , chip|cpu|if_stage|if_reg|if_insn[9], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~9 , chip|cpu|id_stage|decoder|Add1~9, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~72 , chip|cpu|if_stage|if_reg|if_pc~72, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~73 , chip|cpu|if_stage|if_reg|if_pc~73, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~74 , chip|cpu|if_stage|if_reg|if_pc~74, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[9] , chip|cpu|if_stage|if_reg|if_pc[9], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[8]~23 , chip|cpu|if_stage|if_reg|if_insn[8]~23, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[8] , chip|cpu|if_stage|bus_if|rd_buf[8], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[8] , chip|cpu|if_stage|if_reg|if_insn[8], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~10 , chip|cpu|id_stage|decoder|Add1~10, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~75 , chip|cpu|if_stage|if_reg|if_pc~75, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~76 , chip|cpu|if_stage|if_reg|if_pc~76, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~77 , chip|cpu|if_stage|if_reg|if_pc~77, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[8] , chip|cpu|if_stage|if_reg|if_pc[8], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[17]~11 , chip|cpu|if_stage|if_reg|if_insn[17]~11, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[17] , chip|cpu|if_stage|bus_if|rd_buf[17], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[17] , chip|cpu|if_stage|if_reg|if_insn[17], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~217 , chip|cpu|id_stage|decoder|mem_wr_data[9]~217, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~218 , chip|cpu|id_stage|decoder|mem_wr_data[9]~218, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~219 , chip|cpu|id_stage|decoder|mem_wr_data[9]~219, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~220 , chip|cpu|id_stage|decoder|mem_wr_data[9]~220, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~221 , chip|cpu|id_stage|decoder|mem_wr_data[9]~221, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~222 , chip|cpu|id_stage|decoder|mem_wr_data[9]~222, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~223 , chip|cpu|id_stage|decoder|mem_wr_data[9]~223, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~224 , chip|cpu|id_stage|decoder|mem_wr_data[9]~224, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~225 , chip|cpu|id_stage|decoder|mem_wr_data[9]~225, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~226 , chip|cpu|id_stage|decoder|mem_wr_data[9]~226, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~213 , chip|cpu|id_stage|decoder|mem_wr_data[9]~213, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~214 , chip|cpu|id_stage|decoder|mem_wr_data[9]~214, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~206 , chip|cpu|id_stage|decoder|mem_wr_data[9]~206, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~207 , chip|cpu|id_stage|decoder|mem_wr_data[9]~207, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~210 , chip|cpu|id_stage|decoder|mem_wr_data[9]~210, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~211 , chip|cpu|id_stage|decoder|mem_wr_data[9]~211, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~208 , chip|cpu|id_stage|decoder|mem_wr_data[9]~208, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~209 , chip|cpu|id_stage|decoder|mem_wr_data[9]~209, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~212 , chip|cpu|id_stage|decoder|mem_wr_data[9]~212, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~215 , chip|cpu|id_stage|decoder|mem_wr_data[9]~215, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~216 , chip|cpu|id_stage|decoder|mem_wr_data[9]~216, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[9]~227 , chip|cpu|id_stage|decoder|mem_wr_data[9]~227, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[9]~22 , chip|cpu|id_stage|id_reg|id_alu_in_1[9]~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data~9 , chip|cpu|id_stage|id_reg|id_mem_wr_data~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_wr_data[9] , chip|cpu|id_stage|id_reg|id_mem_wr_data[9], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~9 , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[9] , chip|cpu|ex_stage|ex_reg|ex_mem_wr_data[9], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector91~0 , chip|cpu|mem_stage|bus_if|Selector91~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[9] , chip|cpu|mem_stage|bus_if|bus_wr_data[9], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[9]~9 , chip|bus|bus_master_mux|s_wr_data[9]~9, chip_top, 1
instance = comp, \chip|gpio|io_dir[9]~feeder , chip|gpio|io_dir[9]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_dir[9] , chip|gpio|io_dir[9], chip_top, 1
instance = comp, \gpio_io[9]~input , gpio_io[9]~input, chip_top, 1
instance = comp, \chip|gpio|rd_data[9]~8 , chip|gpio|rd_data[9]~8, chip_top, 1
instance = comp, \chip|gpio|gpio_out[9]~feeder , chip|gpio|gpio_out[9]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[9] , chip|gpio|gpio_out[9], chip_top, 1
instance = comp, \chip|gpio|rd_data[9] , chip|gpio|rd_data[9], chip_top, 1
instance = comp, \chip|timer|rd_data~14 , chip|timer|rd_data~14, chip_top, 1
instance = comp, \chip|timer|rd_data[9] , chip|timer|rd_data[9], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[9]~39 , chip|bus|bus_slave_mux|m_rd_data[9]~39, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[9]~40 , chip|bus|bus_slave_mux|m_rd_data[9]~40, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[9]~41 , chip|cpu|mem_stage|mem_ctrl|out[9]~41, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[9]~42 , chip|cpu|mem_stage|mem_ctrl|out[9]~42, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[9] , chip|cpu|mem_stage|bus_if|rd_buf[9], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[9]~43 , chip|cpu|mem_stage|mem_ctrl|out[9]~43, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~18 , chip|cpu|mem_stage|mem_reg|mem_out~18, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[9] , chip|cpu|mem_stage|mem_reg|mem_out[9], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~24 , chip|cpu|ex_stage|ex_reg|ex_pc~24, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[7] , chip|cpu|ex_stage|ex_reg|ex_pc[7], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~24 , chip|cpu|mem_stage|mem_reg|mem_pc~24, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[7] , chip|cpu|mem_stage|mem_reg|mem_pc[7], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[7] , chip|cpu|ctrl|pre_pc[7], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~19 , chip|cpu|ctrl|epc~19, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[7] , chip|cpu|ctrl|epc[7], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~78 , chip|cpu|if_stage|if_reg|if_pc~78, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~79 , chip|cpu|if_stage|if_reg|if_pc~79, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~80 , chip|cpu|if_stage|if_reg|if_pc~80, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[7] , chip|cpu|if_stage|if_reg|if_pc[7], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[6]~25 , chip|cpu|if_stage|if_reg|if_insn[6]~25, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[6]~feeder , chip|cpu|if_stage|bus_if|rd_buf[6]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[6] , chip|cpu|if_stage|bus_if|rd_buf[6], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[6] , chip|cpu|if_stage|if_reg|if_insn[6], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~12 , chip|cpu|id_stage|decoder|Add1~12, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~81 , chip|cpu|if_stage|if_reg|if_pc~81, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~82 , chip|cpu|if_stage|if_reg|if_pc~82, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~83 , chip|cpu|if_stage|if_reg|if_pc~83, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[6] , chip|cpu|if_stage|if_reg|if_pc[6], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[11]~20 , chip|cpu|if_stage|if_reg|if_insn[11]~20, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[11] , chip|cpu|if_stage|bus_if|rd_buf[11], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[11] , chip|cpu|if_stage|if_reg|if_insn[11], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~0 , chip|cpu|id_stage|id_reg|id_dst_addr~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~3 , chip|cpu|id_stage|id_reg|id_dst_addr~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr[0] , chip|cpu|id_stage|id_reg|id_dst_addr[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr~0 , chip|cpu|ex_stage|ex_reg|ex_dst_addr~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_dst_addr[0] , chip|cpu|ex_stage|ex_reg|ex_dst_addr[0], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr~1 , chip|cpu|mem_stage|mem_reg|mem_dst_addr~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_dst_addr[0] , chip|cpu|mem_stage|mem_reg|mem_dst_addr[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|Decoder0~15 , chip|cpu|ctrl|Decoder0~15, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][31]~31 , chip|cpu|gpr|gpr[31][31]~31, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][0] , chip|cpu|gpr|gpr[31][0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~25 , chip|cpu|id_stage|decoder|mem_wr_data[0]~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~26 , chip|cpu|id_stage|decoder|mem_wr_data[0]~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~18 , chip|cpu|id_stage|decoder|mem_wr_data[0]~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~19 , chip|cpu|id_stage|decoder|mem_wr_data[0]~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~20 , chip|cpu|id_stage|decoder|mem_wr_data[0]~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~21 , chip|cpu|id_stage|decoder|mem_wr_data[0]~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~22 , chip|cpu|id_stage|decoder|mem_wr_data[0]~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~23 , chip|cpu|id_stage|decoder|mem_wr_data[0]~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~24 , chip|cpu|id_stage|decoder|mem_wr_data[0]~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~27 , chip|cpu|id_stage|decoder|mem_wr_data[0]~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~0 , chip|cpu|id_stage|decoder|mem_wr_data[0]~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~1 , chip|cpu|id_stage|decoder|mem_wr_data[0]~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~7 , chip|cpu|id_stage|decoder|mem_wr_data[0]~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~8 , chip|cpu|id_stage|decoder|mem_wr_data[0]~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~4 , chip|cpu|id_stage|decoder|mem_wr_data[0]~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~5 , chip|cpu|id_stage|decoder|mem_wr_data[0]~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~2 , chip|cpu|id_stage|decoder|mem_wr_data[0]~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~3 , chip|cpu|id_stage|decoder|mem_wr_data[0]~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~6 , chip|cpu|id_stage|decoder|mem_wr_data[0]~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~9 , chip|cpu|id_stage|decoder|mem_wr_data[0]~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~17 , chip|cpu|id_stage|decoder|mem_wr_data[0]~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[0]~28 , chip|cpu|id_stage|decoder|mem_wr_data[0]~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[0]~31 , chip|cpu|id_stage|id_reg|id_alu_in_1[0]~31, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[0]~31 , chip|cpu|if_stage|if_reg|if_insn[0]~31, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[0]~feeder , chip|cpu|if_stage|bus_if|rd_buf[0]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[0] , chip|cpu|if_stage|bus_if|rd_buf[0], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[0] , chip|cpu|if_stage|if_reg|if_insn[0], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[0] , chip|cpu|id_stage|id_reg|id_alu_in_1[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux31~2 , chip|cpu|ex_stage|alu|Mux31~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux31~3 , chip|cpu|ex_stage|alu|Mux31~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~6 , chip|cpu|ex_stage|alu|Mux29~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux31~4 , chip|cpu|ex_stage|alu|Mux31~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~2 , chip|cpu|ex_stage|alu|Mux29~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~19 , chip|cpu|ex_stage|alu|ShiftRight0~19, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~17 , chip|cpu|ex_stage|alu|ShiftRight0~17, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~68 , chip|cpu|ex_stage|alu|ShiftRight0~68, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux31~0 , chip|cpu|ex_stage|alu|Mux31~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~21 , chip|cpu|ex_stage|alu|ShiftRight0~21, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux31~1 , chip|cpu|ex_stage|alu|Mux31~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux31~5 , chip|cpu|ex_stage|alu|Mux31~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~43 , chip|cpu|ex_stage|ex_reg|ex_out~43, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[0] , chip|cpu|ex_stage|ex_reg|ex_out[0], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|Equal0~0 , chip|cpu|mem_stage|mem_ctrl|Equal0~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[0]~1 , chip|cpu|mem_stage|mem_ctrl|out[0]~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[1]~12 , chip|cpu|mem_stage|mem_ctrl|out[1]~12, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[1]~13 , chip|cpu|mem_stage|mem_ctrl|out[1]~13, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][1] , chip|cpu|gpr|gpr[29][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][1] , chip|cpu|gpr|gpr[25][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][1] , chip|cpu|gpr|gpr[21][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][1] , chip|cpu|gpr|gpr[17][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~42 , chip|cpu|id_stage|decoder|mem_wr_data[1]~42, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~43 , chip|cpu|id_stage|decoder|mem_wr_data[1]~43, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][1] , chip|cpu|gpr|gpr[28][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][1] , chip|cpu|gpr|gpr[16][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][1] , chip|cpu|gpr|gpr[24][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~44 , chip|cpu|id_stage|decoder|mem_wr_data[1]~44, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][1] , chip|cpu|gpr|gpr[20][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~45 , chip|cpu|id_stage|decoder|mem_wr_data[1]~45, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~46 , chip|cpu|id_stage|decoder|mem_wr_data[1]~46, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][1] , chip|cpu|gpr|gpr[30][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][1] , chip|cpu|gpr|gpr[26][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][1] , chip|cpu|gpr|gpr[18][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~40 , chip|cpu|id_stage|decoder|mem_wr_data[1]~40, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][1] , chip|cpu|gpr|gpr[22][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~41 , chip|cpu|id_stage|decoder|mem_wr_data[1]~41, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][1] , chip|cpu|gpr|gpr[19][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][1] , chip|cpu|gpr|gpr[23][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~47 , chip|cpu|id_stage|decoder|mem_wr_data[1]~47, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][1] , chip|cpu|gpr|gpr[27][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][1] , chip|cpu|gpr|gpr[31][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~48 , chip|cpu|id_stage|decoder|mem_wr_data[1]~48, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~49 , chip|cpu|id_stage|decoder|mem_wr_data[1]~49, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][1] , chip|cpu|gpr|gpr[0][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][1] , chip|cpu|gpr|gpr[1][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~33 , chip|cpu|id_stage|decoder|mem_wr_data[1]~33, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][1] , chip|cpu|gpr|gpr[3][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][1] , chip|cpu|gpr|gpr[2][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~34 , chip|cpu|id_stage|decoder|mem_wr_data[1]~34, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][1] , chip|cpu|gpr|gpr[4][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][1] , chip|cpu|gpr|gpr[6][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~31 , chip|cpu|id_stage|decoder|mem_wr_data[1]~31, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][1] , chip|cpu|gpr|gpr[7][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][1] , chip|cpu|gpr|gpr[5][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~32 , chip|cpu|id_stage|decoder|mem_wr_data[1]~32, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~35 , chip|cpu|id_stage|decoder|mem_wr_data[1]~35, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][1] , chip|cpu|gpr|gpr[11][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][1] , chip|cpu|gpr|gpr[10][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][1] , chip|cpu|gpr|gpr[9][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][1] , chip|cpu|gpr|gpr[8][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~29 , chip|cpu|id_stage|decoder|mem_wr_data[1]~29, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~30 , chip|cpu|id_stage|decoder|mem_wr_data[1]~30, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][1] , chip|cpu|gpr|gpr[14][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][1] , chip|cpu|gpr|gpr[12][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~36 , chip|cpu|id_stage|decoder|mem_wr_data[1]~36, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][1] , chip|cpu|gpr|gpr[15][1], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][1] , chip|cpu|gpr|gpr[13][1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~37 , chip|cpu|id_stage|decoder|mem_wr_data[1]~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~38 , chip|cpu|id_stage|decoder|mem_wr_data[1]~38, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~39 , chip|cpu|id_stage|decoder|mem_wr_data[1]~39, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[1]~50 , chip|cpu|id_stage|decoder|mem_wr_data[1]~50, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~56 , chip|cpu|ex_stage|alu|ShiftRight0~56, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~3 , chip|cpu|ex_stage|alu|Mux30~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~4 , chip|cpu|ex_stage|alu|Mux30~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~5 , chip|cpu|ex_stage|alu|Mux30~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~6 , chip|cpu|ex_stage|alu|Mux30~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~7 , chip|cpu|ex_stage|alu|Mux30~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~9 , chip|cpu|ex_stage|alu|Mux30~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~10 , chip|cpu|ex_stage|alu|Mux30~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[1]~30 , chip|cpu|id_stage|id_reg|id_alu_in_1[1]~30, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[1]~feeder , chip|cpu|id_stage|id_reg|id_alu_in_1[1]~feeder, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[1] , chip|cpu|id_stage|id_reg|id_alu_in_1[1], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~56 , chip|cpu|ex_stage|alu|ShiftLeft0~56, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~57 , chip|cpu|ex_stage|alu|ShiftLeft0~57, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~72 , chip|cpu|ex_stage|alu|ShiftLeft0~72, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux27~0 , chip|cpu|ex_stage|alu|Mux27~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux27~1 , chip|cpu|ex_stage|alu|Mux27~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux27~4 , chip|cpu|ex_stage|alu|Mux27~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux27~5 , chip|cpu|ex_stage|alu|Mux27~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux27~3 , chip|cpu|ex_stage|alu|Mux27~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux27~6 , chip|cpu|ex_stage|alu|Mux27~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux27~7 , chip|cpu|ex_stage|alu|Mux27~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~62 , chip|cpu|id_stage|decoder|mem_wr_data[4]~62, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~63 , chip|cpu|id_stage|decoder|mem_wr_data[4]~63, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~69 , chip|cpu|id_stage|decoder|mem_wr_data[4]~69, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~70 , chip|cpu|id_stage|decoder|mem_wr_data[4]~70, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~64 , chip|cpu|id_stage|decoder|mem_wr_data[4]~64, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~65 , chip|cpu|id_stage|decoder|mem_wr_data[4]~65, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~66 , chip|cpu|id_stage|decoder|mem_wr_data[4]~66, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~67 , chip|cpu|id_stage|decoder|mem_wr_data[4]~67, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~68 , chip|cpu|id_stage|decoder|mem_wr_data[4]~68, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~71 , chip|cpu|id_stage|decoder|mem_wr_data[4]~71, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~61 , chip|cpu|id_stage|decoder|mem_wr_data[4]~61, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~53 , chip|cpu|id_stage|decoder|mem_wr_data[4]~53, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~54 , chip|cpu|id_stage|decoder|mem_wr_data[4]~54, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~55 , chip|cpu|id_stage|decoder|mem_wr_data[4]~55, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~56 , chip|cpu|id_stage|decoder|mem_wr_data[4]~56, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~57 , chip|cpu|id_stage|decoder|mem_wr_data[4]~57, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~51 , chip|cpu|id_stage|decoder|mem_wr_data[4]~51, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~52 , chip|cpu|id_stage|decoder|mem_wr_data[4]~52, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~58 , chip|cpu|id_stage|decoder|mem_wr_data[4]~58, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~59 , chip|cpu|id_stage|decoder|mem_wr_data[4]~59, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~60 , chip|cpu|id_stage|decoder|mem_wr_data[4]~60, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[4]~72 , chip|cpu|id_stage|decoder|mem_wr_data[4]~72, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[4]~27 , chip|cpu|id_stage|id_reg|id_alu_in_1[4]~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[4] , chip|cpu|id_stage|id_reg|id_alu_in_1[4], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~5 , chip|cpu|ex_stage|alu|Mux29~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~3 , chip|cpu|ex_stage|alu|Mux29~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~4 , chip|cpu|ex_stage|alu|Mux29~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~7 , chip|cpu|ex_stage|alu|Mux29~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftRight0~20 , chip|cpu|ex_stage|alu|ShiftRight0~20, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~0 , chip|cpu|ex_stage|alu|Mux29~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~1 , chip|cpu|ex_stage|alu|Mux29~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~8 , chip|cpu|ex_stage|alu|Mux29~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux29~9 , chip|cpu|ex_stage|alu|Mux29~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~102 , chip|cpu|id_stage|decoder|mem_wr_data[2]~102, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~103 , chip|cpu|id_stage|decoder|mem_wr_data[2]~103, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~97 , chip|cpu|id_stage|decoder|mem_wr_data[2]~97, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~98 , chip|cpu|id_stage|decoder|mem_wr_data[2]~98, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~99 , chip|cpu|id_stage|decoder|mem_wr_data[2]~99, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~100 , chip|cpu|id_stage|decoder|mem_wr_data[2]~100, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~101 , chip|cpu|id_stage|decoder|mem_wr_data[2]~101, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~95 , chip|cpu|id_stage|decoder|mem_wr_data[2]~95, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~96 , chip|cpu|id_stage|decoder|mem_wr_data[2]~96, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~104 , chip|cpu|id_stage|decoder|mem_wr_data[2]~104, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~105 , chip|cpu|id_stage|decoder|mem_wr_data[2]~105, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~108 , chip|cpu|id_stage|decoder|mem_wr_data[2]~108, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~109 , chip|cpu|id_stage|decoder|mem_wr_data[2]~109, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~110 , chip|cpu|id_stage|decoder|mem_wr_data[2]~110, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~111 , chip|cpu|id_stage|decoder|mem_wr_data[2]~111, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~112 , chip|cpu|id_stage|decoder|mem_wr_data[2]~112, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~113 , chip|cpu|id_stage|decoder|mem_wr_data[2]~113, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~114 , chip|cpu|id_stage|decoder|mem_wr_data[2]~114, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~106 , chip|cpu|id_stage|decoder|mem_wr_data[2]~106, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~107 , chip|cpu|id_stage|decoder|mem_wr_data[2]~107, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~115 , chip|cpu|id_stage|decoder|mem_wr_data[2]~115, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[2]~116 , chip|cpu|id_stage|decoder|mem_wr_data[2]~116, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[2]~29 , chip|cpu|id_stage|id_reg|id_alu_in_1[2]~29, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[2] , chip|cpu|id_stage|id_reg|id_alu_in_1[2], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~0 , chip|cpu|ex_stage|alu|Mux1~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux28~0 , chip|cpu|ex_stage|alu|Mux28~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux28~1 , chip|cpu|ex_stage|alu|Mux28~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux28~2 , chip|cpu|ex_stage|alu|Mux28~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux28~5 , chip|cpu|ex_stage|alu|Mux28~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux28~6 , chip|cpu|ex_stage|alu|Mux28~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux28~3 , chip|cpu|ex_stage|alu|Mux28~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux28~4 , chip|cpu|ex_stage|alu|Mux28~4, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~12 , chip|cpu|mem_stage|mem_reg|mem_out~12, chip_top, 1
instance = comp, \gpio_io[3]~input , gpio_io[3]~input, chip_top, 1
instance = comp, \chip|gpio|io_dir[3] , chip|gpio|io_dir[3], chip_top, 1
instance = comp, \chip|gpio|rd_data[3]~2 , chip|gpio|rd_data[3]~2, chip_top, 1
instance = comp, \chip|gpio|gpio_out[3]~feeder , chip|gpio|gpio_out[3]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[3] , chip|gpio|gpio_out[3], chip_top, 1
instance = comp, \chip|gpio|rd_data[3] , chip|gpio|rd_data[3], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[3]~32 , chip|bus|bus_slave_mux|m_rd_data[3]~32, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[3]~33 , chip|bus|bus_slave_mux|m_rd_data[3]~33, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[3]~feeder , chip|uart|uart_ctrl|rx_buf[3]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[3] , chip|uart|uart_ctrl|rx_buf[3], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data~5 , chip|uart|uart_ctrl|rd_data~5, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data[3] , chip|uart|uart_ctrl|rd_data[3], chip_top, 1
instance = comp, \chip|timer|rd_data~10 , chip|timer|rd_data~10, chip_top, 1
instance = comp, \chip|timer|rd_data[3] , chip|timer|rd_data[3], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[3] , chip|bus|bus_slave_mux|m_rd_data[3], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~23 , chip|cpu|mem_stage|mem_ctrl|out~23, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|rd_buf[3] , chip|cpu|mem_stage|bus_if|rd_buf[3], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~123 , chip|cpu|mem_stage|mem_ctrl|out~123, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~13 , chip|cpu|mem_stage|mem_reg|mem_out~13, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[3] , chip|cpu|mem_stage|mem_reg|mem_out[3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[26][3] , chip|cpu|gpr|gpr[26][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[30][3] , chip|cpu|gpr|gpr[30][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[18][3] , chip|cpu|gpr|gpr[18][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[22][3] , chip|cpu|gpr|gpr[22][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~87 , chip|cpu|id_stage|decoder|jr_target[1]~87, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~88 , chip|cpu|id_stage|decoder|jr_target[1]~88, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[23][3] , chip|cpu|gpr|gpr[23][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[31][3] , chip|cpu|gpr|gpr[31][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[27][3] , chip|cpu|gpr|gpr[27][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[19][3] , chip|cpu|gpr|gpr[19][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~94 , chip|cpu|id_stage|decoder|jr_target[1]~94, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~95 , chip|cpu|id_stage|decoder|jr_target[1]~95, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[17][3] , chip|cpu|gpr|gpr[17][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[25][3] , chip|cpu|gpr|gpr[25][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~89 , chip|cpu|id_stage|decoder|jr_target[1]~89, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[29][3] , chip|cpu|gpr|gpr[29][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[21][3] , chip|cpu|gpr|gpr[21][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~90 , chip|cpu|id_stage|decoder|jr_target[1]~90, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[16][3] , chip|cpu|gpr|gpr[16][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[20][3] , chip|cpu|gpr|gpr[20][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~91 , chip|cpu|id_stage|decoder|jr_target[1]~91, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[28][3] , chip|cpu|gpr|gpr[28][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[24][3] , chip|cpu|gpr|gpr[24][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~92 , chip|cpu|id_stage|decoder|jr_target[1]~92, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~93 , chip|cpu|id_stage|decoder|jr_target[1]~93, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~96 , chip|cpu|id_stage|decoder|jr_target[1]~96, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[6][3] , chip|cpu|gpr|gpr[6][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[4][3] , chip|cpu|gpr|gpr[4][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~76 , chip|cpu|id_stage|decoder|jr_target[1]~76, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[5][3] , chip|cpu|gpr|gpr[5][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[7][3] , chip|cpu|gpr|gpr[7][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~77 , chip|cpu|id_stage|decoder|jr_target[1]~77, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[15][3] , chip|cpu|gpr|gpr[15][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[13][3] , chip|cpu|gpr|gpr[13][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[14][3] , chip|cpu|gpr|gpr[14][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[12][3] , chip|cpu|gpr|gpr[12][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~83 , chip|cpu|id_stage|decoder|jr_target[1]~83, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~84 , chip|cpu|id_stage|decoder|jr_target[1]~84, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[10][3] , chip|cpu|gpr|gpr[10][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[11][3] , chip|cpu|gpr|gpr[11][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[9][3] , chip|cpu|gpr|gpr[9][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[8][3] , chip|cpu|gpr|gpr[8][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~78 , chip|cpu|id_stage|decoder|jr_target[1]~78, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~79 , chip|cpu|id_stage|decoder|jr_target[1]~79, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[0][3] , chip|cpu|gpr|gpr[0][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[1][3] , chip|cpu|gpr|gpr[1][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~80 , chip|cpu|id_stage|decoder|jr_target[1]~80, chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[2][3] , chip|cpu|gpr|gpr[2][3], chip_top, 1
instance = comp, \chip|cpu|gpr|gpr[3][3] , chip|cpu|gpr|gpr[3][3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~81 , chip|cpu|id_stage|decoder|jr_target[1]~81, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~82 , chip|cpu|id_stage|decoder|jr_target[1]~82, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~85 , chip|cpu|id_stage|decoder|jr_target[1]~85, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~86 , chip|cpu|id_stage|decoder|jr_target[1]~86, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[3]~24 , chip|cpu|mem_stage|mem_ctrl|out[3]~24, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[3]~25 , chip|cpu|mem_stage|mem_ctrl|out[3]~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~97 , chip|cpu|id_stage|decoder|jr_target[1]~97, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|jr_target[1]~98 , chip|cpu|id_stage|decoder|jr_target[1]~98, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc~21 , chip|cpu|id_stage|id_reg|id_pc~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_pc[1] , chip|cpu|id_stage|id_reg|id_pc[1], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~4 , chip|cpu|ex_stage|ex_reg|ex_pc~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[1] , chip|cpu|ex_stage|ex_reg|ex_pc[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~4 , chip|cpu|mem_stage|mem_reg|mem_pc~4, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[1] , chip|cpu|mem_stage|mem_reg|mem_pc[1], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[1]~feeder , chip|cpu|ctrl|pre_pc[1]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[1] , chip|cpu|ctrl|pre_pc[1], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~5 , chip|cpu|ctrl|epc~5, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[1] , chip|cpu|ctrl|epc[1], chip_top, 1
instance = comp, \chip|cpu|ctrl|Mux28~3 , chip|cpu|ctrl|Mux28~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|WideOr15~0 , chip|cpu|id_stage|decoder|WideOr15~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_br_flag~0 , chip|cpu|id_stage|id_reg|id_br_flag~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_br_flag , chip|cpu|id_stage|id_reg|id_br_flag, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_br_flag~0 , chip|cpu|ex_stage|ex_reg|ex_br_flag~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_br_flag , chip|cpu|ex_stage|ex_reg|ex_br_flag, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_br_flag~0 , chip|cpu|mem_stage|mem_reg|mem_br_flag~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_br_flag , chip|cpu|mem_stage|mem_reg|mem_br_flag, chip_top, 1
instance = comp, \chip|cpu|ctrl|br_flag~feeder , chip|cpu|ctrl|br_flag~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|br_flag , chip|cpu|ctrl|br_flag, chip_top, 1
instance = comp, \chip|cpu|ctrl|dly_flag~1 , chip|cpu|ctrl|dly_flag~1, chip_top, 1
instance = comp, \chip|cpu|ctrl|dly_flag , chip|cpu|ctrl|dly_flag, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[3]~8 , chip|cpu|ctrl|mask[3]~8, chip_top, 1
instance = comp, \chip|cpu|ctrl|mask[3] , chip|cpu|ctrl|mask[3], chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_vector[1] , chip|cpu|ctrl|exp_vector[1], chip_top, 1
instance = comp, \chip|cpu|ctrl|Mux28~0 , chip|cpu|ctrl|Mux28~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|Mux28~2 , chip|cpu|ctrl|Mux28~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~112 , chip|cpu|id_stage|id_reg|id_alu_in_0~112, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~113 , chip|cpu|id_stage|id_reg|id_alu_in_0~113, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~114 , chip|cpu|id_stage|id_reg|id_alu_in_0~114, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[3] , chip|cpu|id_stage|id_reg|id_alu_in_0[3], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~49 , chip|cpu|ex_stage|ex_reg|ex_out~49, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[3] , chip|cpu|ex_stage|ex_reg|ex_out[3], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector66~0 , chip|cpu|mem_stage|bus_if|Selector66~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[1] , chip|cpu|mem_stage|bus_if|bus_addr[1], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector66~0 , chip|cpu|if_stage|bus_if|Selector66~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[1] , chip|cpu|if_stage|bus_if|bus_addr[1], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[1]~4 , chip|bus|bus_master_mux|s_addr[1]~4, chip_top, 1
instance = comp, \chip|timer|rd_data[21]~38 , chip|timer|rd_data[21]~38, chip_top, 1
instance = comp, \chip|timer|rd_data~32 , chip|timer|rd_data~32, chip_top, 1
instance = comp, \chip|timer|rd_data[25] , chip|timer|rd_data[25], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[25]~67 , chip|bus|bus_slave_mux|m_rd_data[25]~67, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[25]~10 , chip|cpu|if_stage|if_reg|if_insn[25]~10, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[25]~feeder , chip|cpu|if_stage|bus_if|rd_buf[25]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[25] , chip|cpu|if_stage|bus_if|rd_buf[25], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[25] , chip|cpu|if_stage|if_reg|if_insn[25], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~13 , chip|cpu|id_stage|decoder|always0~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~12 , chip|cpu|id_stage|decoder|always0~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~14 , chip|cpu|id_stage|decoder|always0~14, chip_top, 1
instance = comp, \chip|cpu|ctrl|if_stall , chip|cpu|ctrl|if_stall, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_en , chip|cpu|if_stage|if_reg|if_en, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op~0 , chip|cpu|id_stage|id_reg|id_alu_op~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op~1 , chip|cpu|id_stage|id_reg|id_alu_op~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op[0] , chip|cpu|id_stage|id_reg|id_alu_op[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux3~0 , chip|cpu|ex_stage|alu|Mux3~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~48 , chip|cpu|ex_stage|ex_reg|ex_out~48, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[2] , chip|cpu|ex_stage|ex_reg|ex_out[2], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector67~0 , chip|cpu|mem_stage|bus_if|Selector67~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[0] , chip|cpu|mem_stage|bus_if|bus_addr[0], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector67~0 , chip|cpu|if_stage|bus_if|Selector67~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[0] , chip|cpu|if_stage|bus_if|bus_addr[0], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[0]~0 , chip|bus|bus_master_mux|s_addr[0]~0, chip_top, 1
instance = comp, \chip|timer|rd_data~27 , chip|timer|rd_data~27, chip_top, 1
instance = comp, \chip|timer|rd_data[20] , chip|timer|rd_data[20], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[20]~62 , chip|bus|bus_slave_mux|m_rd_data[20]~62, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[20]~15 , chip|cpu|if_stage|if_reg|if_insn[20]~15, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[20] , chip|cpu|if_stage|bus_if|rd_buf[20], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[20] , chip|cpu|if_stage|if_reg|if_insn[20], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|dst_addr[4]~0 , chip|cpu|id_stage|decoder|dst_addr[4]~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~11 , chip|cpu|id_stage|id_reg|id_dst_addr~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Selector98~0 , chip|cpu|id_stage|decoder|Selector98~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[7]~5 , chip|cpu|if_stage|if_reg|if_pc[7]~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~10 , chip|cpu|id_stage|id_reg|id_dst_addr~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr~12 , chip|cpu|id_stage|id_reg|id_dst_addr~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_dst_addr[4] , chip|cpu|id_stage|id_reg|id_dst_addr[4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~5 , chip|cpu|id_stage|decoder|always0~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~4 , chip|cpu|id_stage|decoder|always0~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~6 , chip|cpu|id_stage|decoder|always0~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|always0~7 , chip|cpu|id_stage|decoder|always0~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~135 , chip|cpu|id_stage|decoder|mem_wr_data[3]~135, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~136 , chip|cpu|id_stage|decoder|mem_wr_data[3]~136, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~128 , chip|cpu|id_stage|decoder|mem_wr_data[3]~128, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~129 , chip|cpu|id_stage|decoder|mem_wr_data[3]~129, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~132 , chip|cpu|id_stage|decoder|mem_wr_data[3]~132, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~133 , chip|cpu|id_stage|decoder|mem_wr_data[3]~133, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~130 , chip|cpu|id_stage|decoder|mem_wr_data[3]~130, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~131 , chip|cpu|id_stage|decoder|mem_wr_data[3]~131, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~134 , chip|cpu|id_stage|decoder|mem_wr_data[3]~134, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~137 , chip|cpu|id_stage|decoder|mem_wr_data[3]~137, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~121 , chip|cpu|id_stage|decoder|mem_wr_data[3]~121, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~122 , chip|cpu|id_stage|decoder|mem_wr_data[3]~122, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~119 , chip|cpu|id_stage|decoder|mem_wr_data[3]~119, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~120 , chip|cpu|id_stage|decoder|mem_wr_data[3]~120, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~123 , chip|cpu|id_stage|decoder|mem_wr_data[3]~123, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~124 , chip|cpu|id_stage|decoder|mem_wr_data[3]~124, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~125 , chip|cpu|id_stage|decoder|mem_wr_data[3]~125, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~117 , chip|cpu|id_stage|decoder|mem_wr_data[3]~117, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~118 , chip|cpu|id_stage|decoder|mem_wr_data[3]~118, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~126 , chip|cpu|id_stage|decoder|mem_wr_data[3]~126, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~127 , chip|cpu|id_stage|decoder|mem_wr_data[3]~127, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|mem_wr_data[3]~138 , chip|cpu|id_stage|decoder|mem_wr_data[3]~138, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[3]~28 , chip|cpu|id_stage|id_reg|id_alu_in_1[3]~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_1[3] , chip|cpu|id_stage|id_reg|id_alu_in_1[3], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|ShiftLeft0~75 , chip|cpu|ex_stage|alu|ShiftLeft0~75, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux25~6 , chip|cpu|ex_stage|alu|Mux25~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux25~7 , chip|cpu|ex_stage|alu|Mux25~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux25~8 , chip|cpu|ex_stage|alu|Mux25~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux25~9 , chip|cpu|ex_stage|alu|Mux25~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux25~12 , chip|cpu|ex_stage|alu|Mux25~12, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux25~10 , chip|cpu|ex_stage|alu|Mux25~10, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux25~11 , chip|cpu|ex_stage|alu|Mux25~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~28 , chip|cpu|id_stage|decoder|Equal5~28, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~23 , chip|cpu|id_stage|decoder|Equal5~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~9 , chip|cpu|id_stage|decoder|Equal5~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~11 , chip|cpu|id_stage|decoder|Equal5~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~10 , chip|cpu|id_stage|decoder|Equal5~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~13 , chip|cpu|id_stage|decoder|Equal5~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~12 , chip|cpu|id_stage|decoder|Equal5~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~14 , chip|cpu|id_stage|decoder|Equal5~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~27 , chip|cpu|id_stage|decoder|Equal5~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~15 , chip|cpu|id_stage|decoder|Equal5~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~18 , chip|cpu|id_stage|decoder|Equal5~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~17 , chip|cpu|id_stage|decoder|Equal5~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~19 , chip|cpu|id_stage|decoder|Equal5~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~16 , chip|cpu|id_stage|decoder|Equal5~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~20 , chip|cpu|id_stage|decoder|Equal5~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~21 , chip|cpu|id_stage|decoder|Equal5~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~22 , chip|cpu|id_stage|decoder|Equal5~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~24 , chip|cpu|id_stage|decoder|Equal5~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~26 , chip|cpu|id_stage|decoder|Equal5~26, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~7 , chip|cpu|id_stage|decoder|Equal5~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~8 , chip|cpu|id_stage|decoder|Equal5~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~17 , chip|cpu|id_stage|decoder|s_ra_data[1]~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~18 , chip|cpu|id_stage|decoder|s_ra_data[1]~18, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~15 , chip|cpu|id_stage|decoder|s_ra_data[1]~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~16 , chip|cpu|id_stage|decoder|s_ra_data[1]~16, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~19 , chip|cpu|id_stage|decoder|s_ra_data[1]~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~20 , chip|cpu|id_stage|decoder|s_ra_data[1]~20, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~21 , chip|cpu|id_stage|decoder|s_ra_data[1]~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~13 , chip|cpu|id_stage|decoder|s_ra_data[1]~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~14 , chip|cpu|id_stage|decoder|s_ra_data[1]~14, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~22 , chip|cpu|id_stage|decoder|s_ra_data[1]~22, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~9 , chip|cpu|id_stage|decoder|s_ra_data[1]~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~10 , chip|cpu|id_stage|decoder|s_ra_data[1]~10, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~6 , chip|cpu|id_stage|decoder|s_ra_data[1]~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~7 , chip|cpu|id_stage|decoder|s_ra_data[1]~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~4 , chip|cpu|id_stage|decoder|s_ra_data[1]~4, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~5 , chip|cpu|id_stage|decoder|s_ra_data[1]~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~8 , chip|cpu|id_stage|decoder|s_ra_data[1]~8, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~2 , chip|cpu|id_stage|decoder|s_ra_data[1]~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~3 , chip|cpu|id_stage|decoder|s_ra_data[1]~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~11 , chip|cpu|id_stage|decoder|s_ra_data[1]~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~12 , chip|cpu|id_stage|decoder|s_ra_data[1]~12, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~23 , chip|cpu|id_stage|decoder|s_ra_data[1]~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|s_ra_data[1]~24 , chip|cpu|id_stage|decoder|s_ra_data[1]~24, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~6 , chip|cpu|id_stage|decoder|Equal5~6, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Equal5~25 , chip|cpu|id_stage|decoder|Equal5~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Selector97~0 , chip|cpu|id_stage|decoder|Selector97~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~13 , chip|cpu|id_stage|decoder|Add1~13, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~84 , chip|cpu|if_stage|if_reg|if_pc~84, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~85 , chip|cpu|if_stage|if_reg|if_pc~85, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~86 , chip|cpu|if_stage|if_reg|if_pc~86, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[5] , chip|cpu|if_stage|if_reg|if_pc[5], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[4]~27 , chip|cpu|if_stage|if_reg|if_insn[4]~27, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[4]~feeder , chip|cpu|if_stage|bus_if|rd_buf[4]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[4] , chip|cpu|if_stage|bus_if|rd_buf[4], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[4] , chip|cpu|if_stage|if_reg|if_insn[4], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~14 , chip|cpu|id_stage|decoder|Add1~14, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~87 , chip|cpu|if_stage|if_reg|if_pc~87, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~88 , chip|cpu|if_stage|if_reg|if_pc~88, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~89 , chip|cpu|if_stage|if_reg|if_pc~89, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[4] , chip|cpu|if_stage|if_reg|if_pc[4], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[3]~28 , chip|cpu|if_stage|if_reg|if_insn[3]~28, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[3] , chip|cpu|if_stage|bus_if|rd_buf[3], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[3] , chip|cpu|if_stage|if_reg|if_insn[3], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~15 , chip|cpu|id_stage|decoder|Add1~15, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~90 , chip|cpu|if_stage|if_reg|if_pc~90, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~91 , chip|cpu|if_stage|if_reg|if_pc~91, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~92 , chip|cpu|if_stage|if_reg|if_pc~92, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[3] , chip|cpu|if_stage|if_reg|if_pc[3], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[31]~0 , chip|cpu|if_stage|if_reg|if_insn[31]~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[31]~feeder , chip|cpu|if_stage|bus_if|rd_buf[31]~feeder, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[31] , chip|cpu|if_stage|bus_if|rd_buf[31], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[31] , chip|cpu|if_stage|if_reg|if_insn[31], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_op~2 , chip|cpu|id_stage|id_reg|id_mem_op~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_op[0] , chip|cpu|id_stage|id_reg|id_mem_op[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_op~2 , chip|cpu|ex_stage|ex_reg|ex_mem_op~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_op[0] , chip|cpu|ex_stage|ex_reg|ex_mem_op[0], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out[0]~26 , chip|cpu|mem_stage|mem_ctrl|out[0]~26, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|out~119 , chip|cpu|mem_stage|mem_ctrl|out~119, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~2 , chip|cpu|mem_stage|mem_reg|mem_out~2, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out~3 , chip|cpu|mem_stage|mem_reg|mem_out~3, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[0] , chip|cpu|mem_stage|mem_reg|mem_out[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_exe_mode~0 , chip|cpu|ctrl|pre_exe_mode~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_exe_mode[0] , chip|cpu|ctrl|pre_exe_mode[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|exe_mode~0 , chip|cpu|ctrl|exe_mode~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|exe_mode[0] , chip|cpu|ctrl|exe_mode[0], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Selector31~0 , chip|cpu|id_stage|decoder|Selector31~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Selector31~1 , chip|cpu|id_stage|decoder|Selector31~1, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_code~2 , chip|cpu|ctrl|exp_code~2, chip_top, 1
instance = comp, \chip|cpu|ctrl|exp_code[1] , chip|cpu|ctrl|exp_code[1], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~148 , chip|cpu|id_stage|id_reg|id_alu_in_0~148, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~149 , chip|cpu|id_stage|id_reg|id_alu_in_0~149, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~150 , chip|cpu|id_stage|id_reg|id_alu_in_0~150, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~151 , chip|cpu|id_stage|id_reg|id_alu_in_0~151, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0~152 , chip|cpu|id_stage|id_reg|id_alu_in_0~152, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_in_0[1] , chip|cpu|id_stage|id_reg|id_alu_in_0[1], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out~44 , chip|cpu|ex_stage|ex_reg|ex_out~44, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_out[1] , chip|cpu|ex_stage|ex_reg|ex_out[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|state~10 , chip|cpu|mem_stage|bus_if|state~10, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|state~11 , chip|cpu|mem_stage|bus_if|state~11, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector33~0 , chip|cpu|mem_stage|bus_if|Selector33~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector33~2 , chip|cpu|mem_stage|bus_if|Selector33~2, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|state.00 , chip|cpu|mem_stage|bus_if|state.00, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[30]~0 , chip|cpu|mem_stage|bus_if|bus_wr_data[30]~0, chip_top, 1
instance = comp, \chip|cpu|ctrl|ex_stall~1 , chip|cpu|ctrl|ex_stall~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|state.11 , chip|cpu|mem_stage|bus_if|state.11, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector101~0 , chip|cpu|mem_stage|bus_if|Selector101~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector101~1 , chip|cpu|mem_stage|bus_if|Selector101~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_as_ , chip|cpu|mem_stage|bus_if|bus_as_, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector33~0 , chip|cpu|if_stage|bus_if|Selector33~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector33~1 , chip|cpu|if_stage|bus_if|Selector33~1, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|state.00 , chip|cpu|if_stage|bus_if|state.00, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector101~0 , chip|cpu|if_stage|bus_if|Selector101~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector101~1 , chip|cpu|if_stage|bus_if|Selector101~1, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_as_ , chip|cpu|if_stage|bus_if|bus_as_, chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_as_~0 , chip|bus|bus_master_mux|s_as_~0, chip_top, 1
instance = comp, \chip|gpio|always1~0 , chip|gpio|always1~0, chip_top, 1
instance = comp, \chip|gpio|rdy_ , chip|gpio|rdy_, chip_top, 1
instance = comp, \chip|rom|always0~0 , chip|rom|always0~0, chip_top, 1
instance = comp, \chip|rom|rdy_ , chip|rom|rdy_, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rdy_~0 , chip|bus|bus_slave_mux|m_rdy_~0, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rdy_~1 , chip|bus|bus_slave_mux|m_rdy_~1, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rdy_ , chip|uart|uart_ctrl|rdy_, chip_top, 1
instance = comp, \chip|timer|rdy_ , chip|timer|rdy_, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rdy_ , chip|bus|bus_slave_mux|m_rdy_, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector34~0 , chip|cpu|mem_stage|bus_if|Selector34~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector34~1 , chip|cpu|mem_stage|bus_if|Selector34~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|state.01 , chip|cpu|mem_stage|bus_if|state.01, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector35~1 , chip|cpu|mem_stage|bus_if|Selector35~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|state.10 , chip|cpu|mem_stage|bus_if|state.10, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector38~0 , chip|cpu|mem_stage|bus_if|Selector38~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_addr[29] , chip|cpu|mem_stage|bus_if|bus_addr[29], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector38~0 , chip|cpu|if_stage|bus_if|Selector38~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[29] , chip|cpu|if_stage|bus_if|bus_addr[29], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[29]~1 , chip|bus|bus_master_mux|s_addr[29]~1, chip_top, 1
instance = comp, \chip|bus|bus_addr_dec|Decoder0~6 , chip|bus|bus_addr_dec|Decoder0~6, chip_top, 1
instance = comp, \gpio_io[2]~input , gpio_io[2]~input, chip_top, 1
instance = comp, \chip|gpio|io_dir[2]~feeder , chip|gpio|io_dir[2]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_dir[2] , chip|gpio|io_dir[2], chip_top, 1
instance = comp, \chip|gpio|rd_data[2]~1 , chip|gpio|rd_data[2]~1, chip_top, 1
instance = comp, \chip|gpio|gpio_out[2]~feeder , chip|gpio|gpio_out[2]~feeder, chip_top, 1
instance = comp, \chip|gpio|gpio_out[2] , chip|gpio|gpio_out[2], chip_top, 1
instance = comp, \chip|gpio|rd_data[2] , chip|gpio|rd_data[2], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[2]~30 , chip|bus|bus_slave_mux|m_rd_data[2]~30, chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[2]~31 , chip|bus|bus_slave_mux|m_rd_data[2]~31, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[2]~feeder , chip|uart|uart_ctrl|rx_buf[2]~feeder, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rx_buf[2] , chip|uart|uart_ctrl|rx_buf[2], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data~4 , chip|uart|uart_ctrl|rd_data~4, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|rd_data[2] , chip|uart|uart_ctrl|rd_data[2], chip_top, 1
instance = comp, \chip|timer|rd_data~9 , chip|timer|rd_data~9, chip_top, 1
instance = comp, \chip|timer|rd_data[2] , chip|timer|rd_data[2], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[2] , chip|bus|bus_slave_mux|m_rd_data[2], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[2]~29 , chip|cpu|if_stage|if_reg|if_insn[2]~29, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[2] , chip|cpu|if_stage|bus_if|rd_buf[2], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[2] , chip|cpu|if_stage|if_reg|if_insn[2], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~16 , chip|cpu|id_stage|decoder|Add1~16, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~93 , chip|cpu|if_stage|if_reg|if_pc~93, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~94 , chip|cpu|if_stage|if_reg|if_pc~94, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~95 , chip|cpu|if_stage|if_reg|if_pc~95, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[2] , chip|cpu|if_stage|if_reg|if_pc[2], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[28]~3 , chip|cpu|if_stage|if_reg|if_insn[28]~3, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[28] , chip|cpu|if_stage|bus_if|rd_buf[28], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[28] , chip|cpu|if_stage|if_reg|if_insn[28], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|br_taken~1 , chip|cpu|id_stage|decoder|br_taken~1, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[7]~0 , chip|cpu|if_stage|if_reg|if_pc[7]~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~18 , chip|cpu|if_stage|if_reg|if_pc~18, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~19 , chip|cpu|if_stage|if_reg|if_pc~19, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~20 , chip|cpu|if_stage|if_reg|if_pc~20, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[1] , chip|cpu|if_stage|if_reg|if_pc[1], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[26]~5 , chip|cpu|if_stage|if_reg|if_insn[26]~5, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[26] , chip|cpu|if_stage|bus_if|rd_buf[26], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[26] , chip|cpu|if_stage|if_reg|if_insn[26], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Selector97~1 , chip|cpu|id_stage|decoder|Selector97~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~1 , chip|cpu|id_stage|decoder|LessThan0~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~3 , chip|cpu|id_stage|decoder|LessThan0~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~5 , chip|cpu|id_stage|decoder|LessThan0~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~7 , chip|cpu|id_stage|decoder|LessThan0~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~9 , chip|cpu|id_stage|decoder|LessThan0~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~11 , chip|cpu|id_stage|decoder|LessThan0~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~13 , chip|cpu|id_stage|decoder|LessThan0~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~15 , chip|cpu|id_stage|decoder|LessThan0~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~17 , chip|cpu|id_stage|decoder|LessThan0~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~19 , chip|cpu|id_stage|decoder|LessThan0~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~21 , chip|cpu|id_stage|decoder|LessThan0~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~23 , chip|cpu|id_stage|decoder|LessThan0~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~25 , chip|cpu|id_stage|decoder|LessThan0~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~27 , chip|cpu|id_stage|decoder|LessThan0~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~29 , chip|cpu|id_stage|decoder|LessThan0~29, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~31 , chip|cpu|id_stage|decoder|LessThan0~31, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~33 , chip|cpu|id_stage|decoder|LessThan0~33, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~35 , chip|cpu|id_stage|decoder|LessThan0~35, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~37 , chip|cpu|id_stage|decoder|LessThan0~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~39 , chip|cpu|id_stage|decoder|LessThan0~39, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~41 , chip|cpu|id_stage|decoder|LessThan0~41, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~43 , chip|cpu|id_stage|decoder|LessThan0~43, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~45 , chip|cpu|id_stage|decoder|LessThan0~45, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~47 , chip|cpu|id_stage|decoder|LessThan0~47, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~49 , chip|cpu|id_stage|decoder|LessThan0~49, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~51 , chip|cpu|id_stage|decoder|LessThan0~51, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~53 , chip|cpu|id_stage|decoder|LessThan0~53, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~55 , chip|cpu|id_stage|decoder|LessThan0~55, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~57 , chip|cpu|id_stage|decoder|LessThan0~57, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~59 , chip|cpu|id_stage|decoder|LessThan0~59, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~61 , chip|cpu|id_stage|decoder|LessThan0~61, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan0~62 , chip|cpu|id_stage|decoder|LessThan0~62, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~1 , chip|cpu|id_stage|decoder|LessThan1~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~3 , chip|cpu|id_stage|decoder|LessThan1~3, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~5 , chip|cpu|id_stage|decoder|LessThan1~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~7 , chip|cpu|id_stage|decoder|LessThan1~7, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~9 , chip|cpu|id_stage|decoder|LessThan1~9, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~11 , chip|cpu|id_stage|decoder|LessThan1~11, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~13 , chip|cpu|id_stage|decoder|LessThan1~13, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~15 , chip|cpu|id_stage|decoder|LessThan1~15, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~17 , chip|cpu|id_stage|decoder|LessThan1~17, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~19 , chip|cpu|id_stage|decoder|LessThan1~19, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~21 , chip|cpu|id_stage|decoder|LessThan1~21, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~23 , chip|cpu|id_stage|decoder|LessThan1~23, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~25 , chip|cpu|id_stage|decoder|LessThan1~25, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~27 , chip|cpu|id_stage|decoder|LessThan1~27, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~29 , chip|cpu|id_stage|decoder|LessThan1~29, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~31 , chip|cpu|id_stage|decoder|LessThan1~31, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~33 , chip|cpu|id_stage|decoder|LessThan1~33, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~35 , chip|cpu|id_stage|decoder|LessThan1~35, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~37 , chip|cpu|id_stage|decoder|LessThan1~37, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~39 , chip|cpu|id_stage|decoder|LessThan1~39, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~41 , chip|cpu|id_stage|decoder|LessThan1~41, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~43 , chip|cpu|id_stage|decoder|LessThan1~43, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~45 , chip|cpu|id_stage|decoder|LessThan1~45, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~47 , chip|cpu|id_stage|decoder|LessThan1~47, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~49 , chip|cpu|id_stage|decoder|LessThan1~49, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~51 , chip|cpu|id_stage|decoder|LessThan1~51, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~53 , chip|cpu|id_stage|decoder|LessThan1~53, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~55 , chip|cpu|id_stage|decoder|LessThan1~55, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~57 , chip|cpu|id_stage|decoder|LessThan1~57, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~59 , chip|cpu|id_stage|decoder|LessThan1~59, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~61 , chip|cpu|id_stage|decoder|LessThan1~61, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|LessThan1~62 , chip|cpu|id_stage|decoder|LessThan1~62, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Selector97~2 , chip|cpu|id_stage|decoder|Selector97~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|Add1~0 , chip|cpu|id_stage|decoder|Add1~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~3 , chip|cpu|if_stage|if_reg|if_pc~3, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~4 , chip|cpu|if_stage|if_reg|if_pc~4, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~8 , chip|cpu|if_stage|if_reg|if_pc~8, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[0] , chip|cpu|if_stage|if_reg|if_pc[0], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[27]~4 , chip|cpu|if_stage|if_reg|if_insn[27]~4, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[27] , chip|cpu|if_stage|bus_if|rd_buf[27], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[27] , chip|cpu|if_stage|if_reg|if_insn[27], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_op~0 , chip|cpu|id_stage|id_reg|id_mem_op~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_op~1 , chip|cpu|id_stage|id_reg|id_mem_op~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_mem_op[1] , chip|cpu|id_stage|id_reg|id_mem_op[1], chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ld_hazard~0 , chip|cpu|id_stage|decoder|ld_hazard~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|decoder|ld_hazard~1 , chip|cpu|id_stage|decoder|ld_hazard~1, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op[0]~5 , chip|cpu|id_stage|id_reg|id_alu_op[0]~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_en , chip|cpu|id_stage|id_reg|id_en, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_en~0 , chip|cpu|ex_stage|ex_reg|ex_en~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_en , chip|cpu|ex_stage|ex_reg|ex_en, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_ctrl|rw~0 , chip|cpu|mem_stage|mem_ctrl|rw~0, chip_top, 1
instance = comp, \chip|cpu|spm|web , chip|cpu|spm|web, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[29]~2 , chip|cpu|if_stage|if_reg|if_insn[29]~2, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[29] , chip|cpu|if_stage|bus_if|rd_buf[29], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[29] , chip|cpu|if_stage|if_reg|if_insn[29], chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op~2 , chip|cpu|id_stage|id_reg|id_alu_op~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_alu_op[3] , chip|cpu|id_stage|id_reg|id_alu_op[3], chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Selector0~6 , chip|cpu|ex_stage|alu|Selector0~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux30~8 , chip|cpu|ex_stage|alu|Mux30~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~5 , chip|cpu|ex_stage|alu|LessThan5~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux1~14 , chip|cpu|ex_stage|alu|Mux1~14, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~6 , chip|cpu|ex_stage|alu|LessThan5~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~7 , chip|cpu|ex_stage|alu|LessThan5~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~8 , chip|cpu|ex_stage|alu|LessThan5~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~9 , chip|cpu|ex_stage|alu|LessThan5~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Selector0~0 , chip|cpu|ex_stage|alu|Selector0~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Mux0~6 , chip|cpu|ex_stage|alu|Mux0~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~3 , chip|cpu|ex_stage|alu|LessThan5~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~0 , chip|cpu|ex_stage|alu|LessThan5~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~1 , chip|cpu|ex_stage|alu|LessThan5~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~2 , chip|cpu|ex_stage|alu|LessThan5~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan5~4 , chip|cpu|ex_stage|alu|LessThan5~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~0 , chip|cpu|ex_stage|alu|LessThan0~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~2 , chip|cpu|ex_stage|alu|LessThan0~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~1 , chip|cpu|ex_stage|alu|LessThan0~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~3 , chip|cpu|ex_stage|alu|LessThan0~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~4 , chip|cpu|ex_stage|alu|LessThan0~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~6 , chip|cpu|ex_stage|alu|LessThan0~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~7 , chip|cpu|ex_stage|alu|LessThan0~7, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~8 , chip|cpu|ex_stage|alu|LessThan0~8, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~5 , chip|cpu|ex_stage|alu|LessThan0~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan0~9 , chip|cpu|ex_stage|alu|LessThan0~9, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan1~5 , chip|cpu|ex_stage|alu|LessThan1~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan1~6 , chip|cpu|ex_stage|alu|LessThan1~6, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Selector0~1 , chip|cpu|ex_stage|alu|Selector0~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan1~2 , chip|cpu|ex_stage|alu|LessThan1~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan1~1 , chip|cpu|ex_stage|alu|LessThan1~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan1~3 , chip|cpu|ex_stage|alu|LessThan1~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan1~0 , chip|cpu|ex_stage|alu|LessThan1~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|LessThan1~4 , chip|cpu|ex_stage|alu|LessThan1~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Selector0~2 , chip|cpu|ex_stage|alu|Selector0~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Selector0~3 , chip|cpu|ex_stage|alu|Selector0~3, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Selector0~4 , chip|cpu|ex_stage|alu|Selector0~4, chip_top, 1
instance = comp, \chip|cpu|ex_stage|alu|Selector0~5 , chip|cpu|ex_stage|alu|Selector0~5, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_mem_op[0]~0 , chip|cpu|ex_stage|ex_reg|ex_mem_op[0]~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_ctrl_op~2 , chip|cpu|id_stage|id_reg|id_ctrl_op~2, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_ctrl_op[1] , chip|cpu|id_stage|id_reg|id_ctrl_op[1], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_ctrl_op~0 , chip|cpu|ex_stage|ex_reg|ex_ctrl_op~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_ctrl_op[1] , chip|cpu|ex_stage|ex_reg|ex_ctrl_op[1], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_ctrl_op~0 , chip|cpu|mem_stage|mem_reg|mem_ctrl_op~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_ctrl_op[1] , chip|cpu|mem_stage|mem_reg|mem_ctrl_op[1], chip_top, 1
instance = comp, \chip|cpu|ctrl|ex_flush~0 , chip|cpu|ctrl|ex_flush~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_out[14]~0 , chip|cpu|mem_stage|mem_reg|mem_out[14]~0, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code~5 , chip|cpu|id_stage|id_reg|id_exp_code~5, chip_top, 1
instance = comp, \chip|cpu|id_stage|id_reg|id_exp_code[0] , chip|cpu|id_stage|id_reg|id_exp_code[0], chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_exp_code~2 , chip|cpu|ex_stage|ex_reg|ex_exp_code~2, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_exp_code[0] , chip|cpu|ex_stage|ex_reg|ex_exp_code[0], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_exp_code~2 , chip|cpu|mem_stage|mem_reg|mem_exp_code~2, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_exp_code[0] , chip|cpu|mem_stage|mem_reg|mem_exp_code[0], chip_top, 1
instance = comp, \chip|cpu|ctrl|Equal0~0 , chip|cpu|ctrl|Equal0~0, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc~1 , chip|cpu|ex_stage|ex_reg|ex_pc~1, chip_top, 1
instance = comp, \chip|cpu|ex_stage|ex_reg|ex_pc[27] , chip|cpu|ex_stage|ex_reg|ex_pc[27], chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc~1 , chip|cpu|mem_stage|mem_reg|mem_pc~1, chip_top, 1
instance = comp, \chip|cpu|mem_stage|mem_reg|mem_pc[27] , chip|cpu|mem_stage|mem_reg|mem_pc[27], chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[27]~feeder , chip|cpu|ctrl|pre_pc[27]~feeder, chip_top, 1
instance = comp, \chip|cpu|ctrl|pre_pc[27] , chip|cpu|ctrl|pre_pc[27], chip_top, 1
instance = comp, \chip|cpu|ctrl|epc~2 , chip|cpu|ctrl|epc~2, chip_top, 1
instance = comp, \chip|cpu|ctrl|epc[27] , chip|cpu|ctrl|epc[27], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~9 , chip|cpu|if_stage|if_reg|if_pc~9, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~10 , chip|cpu|if_stage|if_reg|if_pc~10, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~11 , chip|cpu|if_stage|if_reg|if_pc~11, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[27] , chip|cpu|if_stage|if_reg|if_pc[27], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector40~0 , chip|cpu|if_stage|bus_if|Selector40~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_addr[27] , chip|cpu|if_stage|bus_if|bus_addr[27], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_addr[27]~3 , chip|bus|bus_master_mux|s_addr[27]~3, chip_top, 1
instance = comp, \chip|bus|bus_addr_dec|Decoder0~5 , chip|bus|bus_addr_dec|Decoder0~5, chip_top, 1
instance = comp, \chip|timer|rd_data~34 , chip|timer|rd_data~34, chip_top, 1
instance = comp, \chip|timer|rd_data[30] , chip|timer|rd_data[30], chip_top, 1
instance = comp, \chip|bus|bus_slave_mux|m_rd_data[30]~69 , chip|bus|bus_slave_mux|m_rd_data[30]~69, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[30]~1 , chip|cpu|if_stage|if_reg|if_insn[30]~1, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|rd_buf[30] , chip|cpu|if_stage|bus_if|rd_buf[30], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_insn[30] , chip|cpu|if_stage|if_reg|if_insn[30], chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[7]~6 , chip|cpu|if_stage|if_reg|if_pc[7]~6, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~7 , chip|cpu|if_stage|if_reg|if_pc~7, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~15 , chip|cpu|if_stage|if_reg|if_pc~15, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~16 , chip|cpu|if_stage|if_reg|if_pc~16, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc~17 , chip|cpu|if_stage|if_reg|if_pc~17, chip_top, 1
instance = comp, \chip|cpu|if_stage|if_reg|if_pc[28] , chip|cpu|if_stage|if_reg|if_pc[28], chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|state~10 , chip|cpu|if_stage|bus_if|state~10, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_req_~0 , chip|cpu|if_stage|bus_if|bus_req_~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector34~0 , chip|cpu|if_stage|bus_if|Selector34~0, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector34~1 , chip|cpu|if_stage|bus_if|Selector34~1, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|state.01 , chip|cpu|if_stage|bus_if|state.01, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|Selector35~1 , chip|cpu|if_stage|bus_if|Selector35~1, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|state.10 , chip|cpu|if_stage|bus_if|state.10, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_req_~3 , chip|cpu|if_stage|bus_if|bus_req_~3, chip_top, 1
instance = comp, \chip|cpu|if_stage|bus_if|bus_req_ , chip|cpu|if_stage|bus_if|bus_req_, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_req_~0 , chip|cpu|mem_stage|bus_if|bus_req_~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_req_ , chip|cpu|mem_stage|bus_if|bus_req_, chip_top, 1
instance = comp, \chip|bus|bus_arbiter|Selector1~0 , chip|bus|bus_arbiter|Selector1~0, chip_top, 1
instance = comp, \chip|bus|bus_arbiter|Selector2~0 , chip|bus|bus_arbiter|Selector2~0, chip_top, 1
instance = comp, \chip|bus|bus_arbiter|owner.01 , chip|bus|bus_arbiter|owner.01, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|Selector100~0 , chip|cpu|mem_stage|bus_if|Selector100~0, chip_top, 1
instance = comp, \chip|cpu|mem_stage|bus_if|bus_wr_data[0] , chip|cpu|mem_stage|bus_if|bus_wr_data[0], chip_top, 1
instance = comp, \chip|bus|bus_master_mux|s_wr_data[0]~0 , chip|bus|bus_master_mux|s_wr_data[0]~0, chip_top, 1
instance = comp, \chip|gpio|io_out[0]~feeder , chip|gpio|io_out[0]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_out[0]~0 , chip|gpio|io_out[0]~0, chip_top, 1
instance = comp, \chip|gpio|io_out[0] , chip|gpio|io_out[0], chip_top, 1
instance = comp, \chip|gpio|io_out[1] , chip|gpio|io_out[1], chip_top, 1
instance = comp, \chip|gpio|io_out[2]~feeder , chip|gpio|io_out[2]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_out[2] , chip|gpio|io_out[2], chip_top, 1
instance = comp, \chip|gpio|io_out[3] , chip|gpio|io_out[3], chip_top, 1
instance = comp, \chip|gpio|io_out[4]~feeder , chip|gpio|io_out[4]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_out[4] , chip|gpio|io_out[4], chip_top, 1
instance = comp, \chip|gpio|io_out[5]~feeder , chip|gpio|io_out[5]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_out[5] , chip|gpio|io_out[5], chip_top, 1
instance = comp, \chip|gpio|io_out[6] , chip|gpio|io_out[6], chip_top, 1
instance = comp, \chip|gpio|io_out[7] , chip|gpio|io_out[7], chip_top, 1
instance = comp, \chip|gpio|io_out[8]~feeder , chip|gpio|io_out[8]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_out[8] , chip|gpio|io_out[8], chip_top, 1
instance = comp, \chip|gpio|io_out[9]~feeder , chip|gpio|io_out[9]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_out[9] , chip|gpio|io_out[9], chip_top, 1
instance = comp, \chip|gpio|io_out[10]~feeder , chip|gpio|io_out[10]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_out[10] , chip|gpio|io_out[10], chip_top, 1
instance = comp, \chip|gpio|io_out[11] , chip|gpio|io_out[11], chip_top, 1
instance = comp, \chip|gpio|io_out[12] , chip|gpio|io_out[12], chip_top, 1
instance = comp, \chip|gpio|io_out[13] , chip|gpio|io_out[13], chip_top, 1
instance = comp, \chip|gpio|io_out[14]~feeder , chip|gpio|io_out[14]~feeder, chip_top, 1
instance = comp, \chip|gpio|io_out[14] , chip|gpio|io_out[14], chip_top, 1
instance = comp, \chip|gpio|io_out[15] , chip|gpio|io_out[15], chip_top, 1
instance = comp, \chip|uart|uart_tx|state~6 , chip|uart|uart_tx|state~6, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~0 , chip|uart|uart_ctrl|tx_data~0, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~1 , chip|uart|uart_ctrl|tx_data~1, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~2 , chip|uart|uart_ctrl|tx_data~2, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data[0] , chip|uart|uart_ctrl|tx_data[0], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~3 , chip|uart|uart_ctrl|tx_data~3, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data[1] , chip|uart|uart_ctrl|tx_data[1], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~6 , chip|uart|uart_ctrl|tx_data~6, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data[4] , chip|uart|uart_ctrl|tx_data[4], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~8 , chip|uart|uart_ctrl|tx_data~8, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data[6] , chip|uart|uart_ctrl|tx_data[6], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~9 , chip|uart|uart_ctrl|tx_data~9, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data[7] , chip|uart|uart_ctrl|tx_data[7], chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~8 , chip|uart|uart_tx|sh_reg~8, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~1 , chip|uart|uart_tx|sh_reg~1, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg[7] , chip|uart|uart_tx|sh_reg[7], chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~7 , chip|uart|uart_tx|sh_reg~7, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg[6] , chip|uart|uart_tx|sh_reg[6], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~7 , chip|uart|uart_ctrl|tx_data~7, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data[5] , chip|uart|uart_ctrl|tx_data[5], chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~6 , chip|uart|uart_tx|sh_reg~6, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg[5] , chip|uart|uart_tx|sh_reg[5], chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~5 , chip|uart|uart_tx|sh_reg~5, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg[4] , chip|uart|uart_tx|sh_reg[4], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~5 , chip|uart|uart_ctrl|tx_data~5, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data[3] , chip|uart|uart_ctrl|tx_data[3], chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~4 , chip|uart|uart_tx|sh_reg~4, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg[3] , chip|uart|uart_tx|sh_reg[3], chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data~4 , chip|uart|uart_ctrl|tx_data~4, chip_top, 1
instance = comp, \chip|uart|uart_ctrl|tx_data[2] , chip|uart|uart_ctrl|tx_data[2], chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~3 , chip|uart|uart_tx|sh_reg~3, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg[2] , chip|uart|uart_tx|sh_reg[2], chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~2 , chip|uart|uart_tx|sh_reg~2, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg[1] , chip|uart|uart_tx|sh_reg[1], chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg~0 , chip|uart|uart_tx|sh_reg~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|sh_reg[0] , chip|uart|uart_tx|sh_reg[0], chip_top, 1
instance = comp, \chip|uart|uart_tx|tx~0 , chip|uart|uart_tx|tx~0, chip_top, 1
instance = comp, \chip|uart|uart_tx|tx~1 , chip|uart|uart_tx|tx~1, chip_top, 1
instance = comp, \chip|uart|uart_tx|tx~2 , chip|uart|uart_tx|tx~2, chip_top, 1
instance = comp, \chip|uart|uart_tx|tx , chip|uart|uart_tx|tx, chip_top, 1
instance = comp, \gpio_in[1]~input , gpio_in[1]~input, chip_top, 1
instance = comp, \gpio_in[2]~input , gpio_in[2]~input, chip_top, 1
instance = comp, \gpio_in[3]~input , gpio_in[3]~input, chip_top, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, chip_top, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, chip_top, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, chip_top, 1
