# hades.models.Design file
#  
[name] Multiplexer_ALU_C
[components]
hades.models.rtlib.io.IpinVector BIC 39300 1200 @N 1001 32 00000000000000000000000000000100_B 1.0E-9 0
hades.models.rtlib.io.IpinVector AND 39300 0 @N 1001 32 00000000000000000000000000000011_B 1.0E-9 0
hades.models.rtlib.io.IpinVector ROL 39300 3600 @N 1001 32 00000000000000000000000000000110_B 1.0E-9 0
hades.models.rtlib.io.IpinVector XOR 39300 -1200 @N 1001 32 00000000000000000000000000000010_B 1.0E-9 0
hades.models.rtlib.io.IpinVector EMPTY 39300 2400 @N 1001 32 00000000000000000000000000000101_B 1.0E-9 0
hades.models.rtlib.io.Expander i4 28800 1200 @N 1001 3 1.0E-8
hades.models.rtlib.io.OpinVector Result 52500 14100 @N 1001 32 1.0E-9 0
hades.models.rtlib.muxes.Mux21 i2 44100 11400 @N 1001 32 00000000000000000000000000000100_B 1.0E-8
hades.models.rtlib.muxes.Mux41 i1 39600 7200 @N 1001 32 00000000000000000000000000001000_B 1.0E-8
hades.models.rtlib.muxes.Mux41 i0 47400 7200 @N 1001 32 00000000000000000000000000000100_B 1.0E-8
hades.models.rtlib.io.IpinVector ADD 39300 4800 @N 1001 32 00000000000000000000000000000111_B 1.0E-9 0
hades.models.rtlib.io.IpinVector SUB 39300 6000 @N 1001 32 00000000000000000000000000001000_B 1.0E-9 0
hades.models.rtlib.io.IpinVector Opcode 28800 -3600 @N 1001 3 011_B 1.0E-9 0
hades.models.rtlib.io.IpinVector OR 39300 -2400 @N 1001 32 00000000000000000000000000001011_B 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 32 2 ROL Y i1 A1 2 2 39300 3600 42600 3600 2 42600 3600 42600 7200 0 
hades.signals.SignalStdLogicVector n8 32 2 EMPTY Y i1 A0 3 2 39300 2400 41400 2400 2 41400 2400 43800 2400 2 43800 2400 43800 7200 0 
hades.signals.SignalStdLogicVector n7 32 2 BIC Y i0 A3 2 2 39300 1200 48000 1200 2 48000 1200 48000 7200 0 
hades.signals.SignalStdLogicVector n6 32 2 AND Y i0 A2 2 2 39300 0 49200 0 2 49200 0 49200 7200 0 
hades.signals.SignalStdLogicVector n5 32 2 XOR Y i0 A1 3 2 39300 -1200 41100 -1200 2 41100 -1200 50400 -1200 2 50400 -1200 50400 7200 0 
hades.signals.SignalStdLogicVector n4 32 2 OR Y i0 A0 2 2 39300 -2400 51600 -2400 2 51600 -2400 51600 7200 0 
hades.signals.SignalStdLogic1164 n3 3 i4 Y0 i1 S0 i0 S0 7 2 30600 2400 30600 8400 2 38400 8400 39600 8400 2 30600 8400 38400 8400 2 38400 8400 38400 10200 2 38400 10200 46800 10200 2 46800 10200 46800 8400 2 46800 8400 47400 8400 1 38400 8400 
hades.signals.SignalStdLogic1164 n2 3 i4 Y1 i1 S1 i0 S1 7 2 30000 2400 30000 7800 2 37800 7800 39600 7800 2 30000 7800 37800 7800 2 37800 7800 37800 9600 2 37800 9600 46200 9600 2 46200 9600 46200 7800 2 46200 7800 47400 7800 1 37800 7800 
hades.signals.SignalStdLogic1164 n1 2 i4 Y2 i2 S 2 2 29400 2400 29400 12600 2 29400 12600 44100 12600 0 
hades.signals.SignalStdLogicVector n14 32 2 i2 Y Result A 2 2 45900 13200 45900 14100 2 45900 14100 52500 14100 0 
hades.signals.SignalStdLogicVector n13 32 2 i1 Y i2 A1 3 2 42000 9000 42000 10800 2 42000 10800 45300 10800 2 45300 10800 45300 11400 0 
hades.signals.SignalStdLogicVector n0 3 2 Opcode Y i4 A 2 2 28800 -3600 29400 -3600 2 29400 -3600 29400 1200 0 
hades.signals.SignalStdLogicVector n12 32 2 i0 Y i2 A0 3 2 49800 9000 49800 10800 2 49800 10800 46500 10800 2 46500 10800 46500 11400 0 
hades.signals.SignalStdLogicVector n11 32 2 SUB Y i1 A3 2 2 39300 6000 40200 6000 2 40200 6000 40200 7200 0 
hades.signals.SignalStdLogicVector n10 32 2 ADD Y i1 A2 2 2 39300 4800 41400 4800 2 41400 4800 41400 7200 0 
[end signals]
[end]
