

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6'
================================================================
* Date:           Wed Sep 28 12:35:26 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        sysArray_complex
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       24|       24|  72.000 ns|  72.000 ns|   24|   24|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_210_6  |       22|       22|        11|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul426 = alloca i32 1"   --->   Operation 14 'alloca' 'phi_mul426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 15 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 64, void @empty_13, void @empty_15, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 17 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln2"   --->   Operation 18 'read' 'shl_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln139_mid2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln139_mid2"   --->   Operation 19 'read' 'shl_ln139_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cb_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cb"   --->   Operation 20 'read' 'cb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_mul426"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_1 = load i3 %r" [sysArray_complex/sysArray.cpp:213]   --->   Operation 24 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_addr_5 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 1" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 25 'getelementptr' 'pe_array_pe_val_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_addr_5 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 1" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 26 'getelementptr' 'pe_array_pe_val_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_addr_5 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 1" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 27 'getelementptr' 'pe_array_pe_val_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_addr_5 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 1" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 28 'getelementptr' 'pe_array_pe_val_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_addr_6 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 0" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 29 'getelementptr' 'pe_array_pe_val_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_addr_6 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 0" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 30 'getelementptr' 'pe_array_pe_val_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_addr_6 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 0" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 31 'getelementptr' 'pe_array_pe_val_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_addr_6 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 0" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 32 'getelementptr' 'pe_array_pe_val_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.49ns)   --->   "%icmp_ln210 = icmp_eq  i3 %r_1, i3 4" [sysArray_complex/sysArray.cpp:210]   --->   Operation 33 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.57ns)   --->   "%add_ln210 = add i3 %r_1, i3 1" [sysArray_complex/sysArray.cpp:210]   --->   Operation 34 'add' 'add_ln210' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %.split17, void %.preheader.preheader.preheader.exitStub" [sysArray_complex/sysArray.cpp:210]   --->   Operation 35 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul426_load = load i32 %phi_mul426" [sysArray_complex/sysArray.cpp:143]   --->   Operation 36 'load' 'phi_mul426_load' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln143 = add i32 %phi_mul426_load, i32 %cb_read" [sysArray_complex/sysArray.cpp:143]   --->   Operation 37 'add' 'add_ln143' <Predicate = (!icmp_ln210)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %shl_ln139_mid2_read, i32 %phi_mul426_load" [sysArray_complex/sysArray.cpp:143]   --->   Operation 38 'add' 'tmp' <Predicate = (!icmp_ln210)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%empty_43 = add i32 %tmp, i32 %shl_ln2_read" [sysArray_complex/sysArray.cpp:143]   --->   Operation 39 'add' 'empty_43' <Predicate = (!icmp_ln210)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %empty_43, i2 0" [sysArray_complex/sysArray.cpp:143]   --->   Operation 40 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast10892 = zext i34 %tmp_5" [sysArray_complex/sysArray.cpp:143]   --->   Operation 41 'zext' 'p_cast10892' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%empty_44 = add i64 %p_cast10892, i64 %out_read" [sysArray_complex/sysArray.cpp:143]   --->   Operation 42 'add' 'empty_44' <Predicate = (!icmp_ln210)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_44, i32 2, i32 63" [sysArray_complex/sysArray.cpp:211]   --->   Operation 43 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i62 %trunc_ln9" [sysArray_complex/sysArray.cpp:211]   --->   Operation 44 'sext' 'sext_ln211' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln211" [sysArray_complex/sysArray.cpp:211]   --->   Operation 45 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i3 %r_1" [sysArray_complex/sysArray.cpp:213]   --->   Operation 46 'trunc' 'trunc_ln213' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.69ns)   --->   "%pe_array_pe_val_0_load = load i2 %pe_array_pe_val_0_addr_6" [sysArray_complex/sysArray.cpp:213]   --->   Operation 47 'load' 'pe_array_pe_val_0_load' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 48 [2/2] (0.69ns)   --->   "%pe_array_pe_val_1_load = load i2 %pe_array_pe_val_1_addr_6" [sysArray_complex/sysArray.cpp:213]   --->   Operation 48 'load' 'pe_array_pe_val_1_load' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 49 [2/2] (0.69ns)   --->   "%pe_array_pe_val_2_load = load i2 %pe_array_pe_val_2_addr_6" [sysArray_complex/sysArray.cpp:213]   --->   Operation 49 'load' 'pe_array_pe_val_2_load' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 50 [2/2] (0.69ns)   --->   "%pe_array_pe_val_3_load = load i2 %pe_array_pe_val_3_addr_6" [sysArray_complex/sysArray.cpp:213]   --->   Operation 50 'load' 'pe_array_pe_val_3_load' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 51 [2/2] (0.69ns)   --->   "%pe_array_pe_val_0_load_4 = load i2 %pe_array_pe_val_0_addr_5" [sysArray_complex/sysArray.cpp:213]   --->   Operation 51 'load' 'pe_array_pe_val_0_load_4' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 52 [2/2] (0.69ns)   --->   "%pe_array_pe_val_1_load_4 = load i2 %pe_array_pe_val_1_addr_5" [sysArray_complex/sysArray.cpp:213]   --->   Operation 52 'load' 'pe_array_pe_val_1_load_4' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 53 [2/2] (0.69ns)   --->   "%pe_array_pe_val_2_load_4 = load i2 %pe_array_pe_val_2_addr_5" [sysArray_complex/sysArray.cpp:213]   --->   Operation 53 'load' 'pe_array_pe_val_2_load_4' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 54 [2/2] (0.69ns)   --->   "%pe_array_pe_val_3_load_4 = load i2 %pe_array_pe_val_3_addr_5" [sysArray_complex/sysArray.cpp:213]   --->   Operation 54 'load' 'pe_array_pe_val_3_load_4' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln210 = store i3 %add_ln210, i3 %r" [sysArray_complex/sysArray.cpp:210]   --->   Operation 55 'store' 'store_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln143 = store i32 %add_ln143, i32 %phi_mul426" [sysArray_complex/sysArray.cpp:143]   --->   Operation 56 'store' 'store_ln143' <Predicate = (!icmp_ln210)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_addr = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 3" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 57 'getelementptr' 'pe_array_pe_val_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_addr = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 3" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 58 'getelementptr' 'pe_array_pe_val_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_addr = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 3" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 59 'getelementptr' 'pe_array_pe_val_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_addr = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 3" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 60 'getelementptr' 'pe_array_pe_val_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%pe_array_pe_val_3_addr_4 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 2" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 61 'getelementptr' 'pe_array_pe_val_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%pe_array_pe_val_2_addr_4 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 2" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 62 'getelementptr' 'pe_array_pe_val_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%pe_array_pe_val_1_addr_4 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 2" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 63 'getelementptr' 'pe_array_pe_val_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%pe_array_pe_val_0_addr_4 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 2" [sysArray_complex/sysArray.cpp:35->sysArray_complex/sysArray.cpp:101]   --->   Operation 64 'getelementptr' 'pe_array_pe_val_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.19ns)   --->   "%empty_45 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 4" [sysArray_complex/sysArray.cpp:211]   --->   Operation 67 'writereq' 'empty_45' <Predicate = (!icmp_ln210)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 68 [1/2] (0.69ns)   --->   "%pe_array_pe_val_0_load = load i2 %pe_array_pe_val_0_addr_6" [sysArray_complex/sysArray.cpp:213]   --->   Operation 68 'load' 'pe_array_pe_val_0_load' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 69 [1/2] (0.69ns)   --->   "%pe_array_pe_val_1_load = load i2 %pe_array_pe_val_1_addr_6" [sysArray_complex/sysArray.cpp:213]   --->   Operation 69 'load' 'pe_array_pe_val_1_load' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 70 [1/2] (0.69ns)   --->   "%pe_array_pe_val_2_load = load i2 %pe_array_pe_val_2_addr_6" [sysArray_complex/sysArray.cpp:213]   --->   Operation 70 'load' 'pe_array_pe_val_2_load' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 71 [1/2] (0.69ns)   --->   "%pe_array_pe_val_3_load = load i2 %pe_array_pe_val_3_addr_6" [sysArray_complex/sysArray.cpp:213]   --->   Operation 71 'load' 'pe_array_pe_val_3_load' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 72 [1/1] (0.45ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %pe_array_pe_val_0_load, i32 %pe_array_pe_val_1_load, i32 %pe_array_pe_val_2_load, i32 %pe_array_pe_val_3_load, i2 %trunc_ln213" [sysArray_complex/sysArray.cpp:213]   --->   Operation 72 'mux' 'tmp_9' <Predicate = (!icmp_ln210)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (0.69ns)   --->   "%pe_array_pe_val_0_load_4 = load i2 %pe_array_pe_val_0_addr_5" [sysArray_complex/sysArray.cpp:213]   --->   Operation 73 'load' 'pe_array_pe_val_0_load_4' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 74 [1/2] (0.69ns)   --->   "%pe_array_pe_val_1_load_4 = load i2 %pe_array_pe_val_1_addr_5" [sysArray_complex/sysArray.cpp:213]   --->   Operation 74 'load' 'pe_array_pe_val_1_load_4' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 75 [1/2] (0.69ns)   --->   "%pe_array_pe_val_2_load_4 = load i2 %pe_array_pe_val_2_addr_5" [sysArray_complex/sysArray.cpp:213]   --->   Operation 75 'load' 'pe_array_pe_val_2_load_4' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 76 [1/2] (0.69ns)   --->   "%pe_array_pe_val_3_load_4 = load i2 %pe_array_pe_val_3_addr_5" [sysArray_complex/sysArray.cpp:213]   --->   Operation 76 'load' 'pe_array_pe_val_3_load_4' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 77 [1/1] (0.45ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %pe_array_pe_val_0_load_4, i32 %pe_array_pe_val_1_load_4, i32 %pe_array_pe_val_2_load_4, i32 %pe_array_pe_val_3_load_4, i2 %trunc_ln213" [sysArray_complex/sysArray.cpp:213]   --->   Operation 77 'mux' 'tmp_s' <Predicate = (!icmp_ln210)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [2/2] (0.69ns)   --->   "%pe_array_pe_val_0_load_5 = load i2 %pe_array_pe_val_0_addr_4" [sysArray_complex/sysArray.cpp:213]   --->   Operation 78 'load' 'pe_array_pe_val_0_load_5' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 79 [2/2] (0.69ns)   --->   "%pe_array_pe_val_1_load_5 = load i2 %pe_array_pe_val_1_addr_4" [sysArray_complex/sysArray.cpp:213]   --->   Operation 79 'load' 'pe_array_pe_val_1_load_5' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 80 [2/2] (0.69ns)   --->   "%pe_array_pe_val_2_load_5 = load i2 %pe_array_pe_val_2_addr_4" [sysArray_complex/sysArray.cpp:213]   --->   Operation 80 'load' 'pe_array_pe_val_2_load_5' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 81 [2/2] (0.69ns)   --->   "%pe_array_pe_val_3_load_5 = load i2 %pe_array_pe_val_3_addr_4" [sysArray_complex/sysArray.cpp:213]   --->   Operation 81 'load' 'pe_array_pe_val_3_load_5' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 82 [2/2] (0.69ns)   --->   "%pe_array_pe_val_0_load_6 = load i2 %pe_array_pe_val_0_addr" [sysArray_complex/sysArray.cpp:213]   --->   Operation 82 'load' 'pe_array_pe_val_0_load_6' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 83 [2/2] (0.69ns)   --->   "%pe_array_pe_val_1_load_6 = load i2 %pe_array_pe_val_1_addr" [sysArray_complex/sysArray.cpp:213]   --->   Operation 83 'load' 'pe_array_pe_val_1_load_6' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 84 [2/2] (0.69ns)   --->   "%pe_array_pe_val_2_load_6 = load i2 %pe_array_pe_val_2_addr" [sysArray_complex/sysArray.cpp:213]   --->   Operation 84 'load' 'pe_array_pe_val_2_load_6' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 85 [2/2] (0.69ns)   --->   "%pe_array_pe_val_3_load_6 = load i2 %pe_array_pe_val_3_addr" [sysArray_complex/sysArray.cpp:213]   --->   Operation 85 'load' 'pe_array_pe_val_3_load_6' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 86 [1/1] (2.19ns)   --->   "%write_ln213 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_9, i4 15" [sysArray_complex/sysArray.cpp:213]   --->   Operation 86 'write' 'write_ln213' <Predicate = (!icmp_ln210)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 87 [1/2] (0.69ns)   --->   "%pe_array_pe_val_0_load_5 = load i2 %pe_array_pe_val_0_addr_4" [sysArray_complex/sysArray.cpp:213]   --->   Operation 87 'load' 'pe_array_pe_val_0_load_5' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 88 [1/2] (0.69ns)   --->   "%pe_array_pe_val_1_load_5 = load i2 %pe_array_pe_val_1_addr_4" [sysArray_complex/sysArray.cpp:213]   --->   Operation 88 'load' 'pe_array_pe_val_1_load_5' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 89 [1/2] (0.69ns)   --->   "%pe_array_pe_val_2_load_5 = load i2 %pe_array_pe_val_2_addr_4" [sysArray_complex/sysArray.cpp:213]   --->   Operation 89 'load' 'pe_array_pe_val_2_load_5' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 90 [1/2] (0.69ns)   --->   "%pe_array_pe_val_3_load_5 = load i2 %pe_array_pe_val_3_addr_4" [sysArray_complex/sysArray.cpp:213]   --->   Operation 90 'load' 'pe_array_pe_val_3_load_5' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 91 [1/1] (0.45ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %pe_array_pe_val_0_load_5, i32 %pe_array_pe_val_1_load_5, i32 %pe_array_pe_val_2_load_5, i32 %pe_array_pe_val_3_load_5, i2 %trunc_ln213" [sysArray_complex/sysArray.cpp:213]   --->   Operation 91 'mux' 'tmp_7' <Predicate = (!icmp_ln210)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (0.69ns)   --->   "%pe_array_pe_val_0_load_6 = load i2 %pe_array_pe_val_0_addr" [sysArray_complex/sysArray.cpp:213]   --->   Operation 92 'load' 'pe_array_pe_val_0_load_6' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 93 [1/2] (0.69ns)   --->   "%pe_array_pe_val_1_load_6 = load i2 %pe_array_pe_val_1_addr" [sysArray_complex/sysArray.cpp:213]   --->   Operation 93 'load' 'pe_array_pe_val_1_load_6' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 94 [1/2] (0.69ns)   --->   "%pe_array_pe_val_2_load_6 = load i2 %pe_array_pe_val_2_addr" [sysArray_complex/sysArray.cpp:213]   --->   Operation 94 'load' 'pe_array_pe_val_2_load_6' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 95 [1/2] (0.69ns)   --->   "%pe_array_pe_val_3_load_6 = load i2 %pe_array_pe_val_3_addr" [sysArray_complex/sysArray.cpp:213]   --->   Operation 95 'load' 'pe_array_pe_val_3_load_6' <Predicate = (!icmp_ln210)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 96 [1/1] (0.45ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %pe_array_pe_val_0_load_6, i32 %pe_array_pe_val_1_load_6, i32 %pe_array_pe_val_2_load_6, i32 %pe_array_pe_val_3_load_6, i2 %trunc_ln213" [sysArray_complex/sysArray.cpp:213]   --->   Operation 96 'mux' 'tmp_1' <Predicate = (!icmp_ln210)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 97 [1/1] (2.19ns)   --->   "%write_ln213 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_s, i4 15" [sysArray_complex/sysArray.cpp:213]   --->   Operation 97 'write' 'write_ln213' <Predicate = (!icmp_ln210)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 98 [1/1] (2.19ns)   --->   "%write_ln213 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_7, i4 15" [sysArray_complex/sysArray.cpp:213]   --->   Operation 98 'write' 'write_ln213' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 99 [1/1] (2.19ns)   --->   "%write_ln213 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp_1, i4 15" [sysArray_complex/sysArray.cpp:213]   --->   Operation 99 'write' 'write_ln213' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 100 [5/5] (2.19ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [sysArray_complex/sysArray.cpp:210]   --->   Operation 100 'writeresp' 'empty_46' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln210)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 101 [4/5] (2.19ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [sysArray_complex/sysArray.cpp:210]   --->   Operation 101 'writeresp' 'empty_46' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 102 [3/5] (2.19ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [sysArray_complex/sysArray.cpp:210]   --->   Operation 102 'writeresp' 'empty_46' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.19>
ST_11 : Operation 103 [2/5] (2.19ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [sysArray_complex/sysArray.cpp:210]   --->   Operation 103 'writeresp' 'empty_46' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.19>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [sysArray_complex/sysArray.cpp:210]   --->   Operation 104 'specloopname' 'specloopname_ln210' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/5] (2.19ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [sysArray_complex/sysArray.cpp:210]   --->   Operation 105 'writeresp' 'empty_46' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('r') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'r' [17]  (0.387 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'load' operation ('phi_mul426_load', sysArray_complex/sysArray.cpp:143) on local variable 'phi_mul426' [44]  (0 ns)
	'add' operation ('tmp', sysArray_complex/sysArray.cpp:143) [47]  (0 ns)
	'add' operation ('empty_43', sysArray_complex/sysArray.cpp:143) [48]  (0.731 ns)
	'add' operation ('empty_44', sysArray_complex/sysArray.cpp:143) [51]  (1.15 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	bus request operation ('empty_45', sysArray_complex/sysArray.cpp:211) on port 'gmem' (sysArray_complex/sysArray.cpp:211) [55]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	bus write operation ('write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) [62]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	bus write operation ('write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) [68]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	bus write operation ('write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) [74]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	bus write operation ('write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) [80]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	bus response operation ('empty_46', sysArray_complex/sysArray.cpp:210) on port 'gmem' (sysArray_complex/sysArray.cpp:210) [81]  (2.19 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	bus response operation ('empty_46', sysArray_complex/sysArray.cpp:210) on port 'gmem' (sysArray_complex/sysArray.cpp:210) [81]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	bus response operation ('empty_46', sysArray_complex/sysArray.cpp:210) on port 'gmem' (sysArray_complex/sysArray.cpp:210) [81]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	bus response operation ('empty_46', sysArray_complex/sysArray.cpp:210) on port 'gmem' (sysArray_complex/sysArray.cpp:210) [81]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	bus response operation ('empty_46', sysArray_complex/sysArray.cpp:210) on port 'gmem' (sysArray_complex/sysArray.cpp:210) [81]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
