(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param36 = {((^~(^~((8'hab) != (8'h9e)))) ? ((((8'ha3) ? (8'ha1) : (8'ha8)) == {(7'h44), (8'ha0)}) ? (((8'hae) ^~ (7'h43)) ? (8'hb6) : (~^(8'hb7))) : ({(8'ha7), (8'hab)} ? ((8'hb6) <= (8'had)) : ((8'hbc) ? (8'haa) : (8'hba)))) : (~&((&(8'ha9)) || ((7'h43) ? (8'had) : (8'haf)))))})
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h198):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire4;
  input wire signed [(4'hf):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire [(5'h12):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire0;
  wire [(4'hf):(1'h0)] wire35;
  wire signed [(4'h8):(1'h0)] wire34;
  wire signed [(4'he):(1'h0)] wire33;
  wire signed [(2'h3):(1'h0)] wire32;
  wire [(3'h6):(1'h0)] wire31;
  wire [(4'he):(1'h0)] wire30;
  wire [(5'h14):(1'h0)] wire29;
  wire [(4'hf):(1'h0)] wire28;
  wire signed [(5'h15):(1'h0)] wire27;
  wire [(4'hc):(1'h0)] wire26;
  wire signed [(5'h14):(1'h0)] wire5;
  reg signed [(2'h3):(1'h0)] reg25 = (1'h0);
  reg [(3'h5):(1'h0)] reg24 = (1'h0);
  reg [(4'he):(1'h0)] reg23 = (1'h0);
  reg [(5'h11):(1'h0)] reg22 = (1'h0);
  reg [(5'h15):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg18 = (1'h0);
  reg [(4'h8):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg16 = (1'h0);
  reg [(3'h4):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg13 = (1'h0);
  reg [(4'he):(1'h0)] reg11 = (1'h0);
  reg [(5'h10):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg9 = (1'h0);
  reg [(5'h11):(1'h0)] reg8 = (1'h0);
  reg [(5'h10):(1'h0)] reg6 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg12 = (1'h0);
  reg [(2'h2):(1'h0)] forvar7 = (1'h0);
  assign y = {wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire5,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg20,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg6,
                 reg21,
                 reg19,
                 reg12,
                 forvar7,
                 (1'h0)};
  assign wire5 = (-"SCnAl8pIobe3");
  always
    @(posedge clk) begin
      reg6 <= wire0[(4'ha):(1'h0)];
      for (forvar7 = (1'h0); (forvar7 < (1'h1)); forvar7 = (forvar7 + (1'h1)))
        begin
          reg8 <= $signed(("Xz3Bl7sWloWnpzP9rgF" ?
              "OZOYRaD" : ((&(-wire5)) ? wire4 : $signed((wire3 && wire1)))));
          reg9 <= ((forvar7[(2'h2):(1'h0)] ?
                  wire0[(3'h6):(1'h1)] : wire4[(4'h9):(2'h2)]) ?
              wire3 : wire5);
          reg10 <= reg6[(4'he):(4'ha)];
          reg11 <= ((8'hac) >>> reg9);
        end
      if ($signed((8'h9e)))
        begin
          if ($unsigned(forvar7[(2'h2):(1'h1)]))
            begin
              reg12 = wire0[(2'h3):(1'h1)];
            end
          else
            begin
              reg13 <= forvar7;
              reg14 <= (&$signed($signed((wire1[(4'h9):(4'h9)] ?
                  (8'hb7) : "Aep0lY2GhL"))));
            end
        end
      else
        begin
          reg13 <= $unsigned($signed((wire3 ?
              ((!(7'h41)) ? (reg13 >= reg8) : (|reg10)) : wire0)));
          reg14 <= (^~"s2phNZHvR4nPl8Kcxq5");
          reg15 <= wire4;
          reg16 <= "gPtou9";
        end
      if ((~|(+$signed(reg13))))
        begin
          if ($unsigned(""))
            begin
              reg17 <= (wire3[(4'hc):(1'h0)] & $signed("0GPoUwRilDvNAKGqwb0E"));
              reg18 <= (^($signed(reg13) != (reg15 && {$unsigned((8'h9c)),
                  (-reg10)})));
            end
          else
            begin
              reg19 = (reg14[(1'h1):(1'h0)] >>> (reg11[(2'h2):(1'h1)] << $unsigned((-"X1aaMTBO4"))));
              reg20 <= wire3[(4'hb):(4'hb)];
              reg21 = (-{(~^((reg10 ? reg20 : reg14) ^~ ((8'ha2) ?
                      (7'h44) : wire3))),
                  ({(wire0 ? forvar7 : wire4)} | "7BO7sOtbyN5ZQOqz")});
              reg22 <= "g";
              reg23 <= $unsigned($signed(wire2));
            end
          reg24 <= $unsigned(reg19[(5'h14):(3'h7)]);
          reg25 <= $signed(($unsigned("SuPqCIsppA") | (reg9[(4'h8):(3'h7)] ^~ ((reg15 ?
              reg24 : reg19) & reg18[(5'h10):(2'h3)]))));
        end
      else
        begin
          reg17 <= (+($signed((|"yhwevsRVJggoreOExvbI")) | reg20[(1'h1):(1'h1)]));
          reg19 = (|$unsigned($signed(reg9[(4'hc):(4'hc)])));
        end
    end
  assign wire26 = wire5;
  assign wire27 = (("Y7U" >> {(+reg16), reg16[(3'h5):(2'h2)]}) ?
                      ("dywgAiEf4vRuPvmBVXRe" << reg8) : (reg22[(4'ha):(4'h9)] ?
                          $unsigned((reg16 == reg6)) : ("" ^~ reg13[(4'he):(3'h5)])));
  assign wire28 = reg25[(2'h3):(1'h0)];
  assign wire29 = wire5;
  assign wire30 = "pS4GWl";
  assign wire31 = "yI";
  assign wire32 = (^~{{"R9cVDxb", (^reg13)}, (8'ha6)});
  assign wire33 = ((({(|wire2), {wire29, reg15}} ?
                          wire2[(1'h0):(1'h0)] : reg14[(3'h5):(1'h0)]) ?
                      (wire0[(4'hb):(1'h1)] ?
                          wire30[(4'h9):(3'h5)] : $unsigned(reg22[(1'h0):(1'h0)])) : $unsigned(reg25)) || $unsigned("bFarr3FxpvB6AsdYWAD"));
  assign wire34 = (wire33[(1'h0):(1'h0)] != reg23[(4'ha):(4'h8)]);
  assign wire35 = wire29[(1'h1):(1'h0)];
endmodule