
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_subst_perm.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv wav_cgc_rl.sv
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2831.598 ; gain = 2.020 ; free physical = 313558 ; free virtual = 396896
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul" "*.svh"]] 
# }
# synth_design -top tlul_socket_1n \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top tlul_socket_1n -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21937
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop_en with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_flop_en.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_ram_2p with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_ram_2p.sv:41]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 309398 ; free virtual = 392779
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_socket_1n.sv:43]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000010 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101100 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'reqfifo' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7023] instance 'reqfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001000001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'rspfifo' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:63]
WARNING: [Synth 8-7023] instance 'rspfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_err_resp.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_err_resp.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 2 - type: integer 
	Parameter RspDepth bound to: 2 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101110 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'reqfifo' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7023] instance 'reqfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'rspfifo' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:63]
WARNING: [Synth 8-7023] instance 'rspfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/tlul_socket_1n.sv:43]
WARNING: [Synth 8-7129] Port tl_h_i[a_param][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_param][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_param][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][31] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][30] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][29] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][28] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][27] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][26] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][25] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][24] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][23] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][22] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][21] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][20] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][19] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][18] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][17] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][16] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][15] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][14] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][13] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][12] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][11] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][10] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][9] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][8] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][7] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][6] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][5] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_mask][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_mask][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_mask][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_mask][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][31] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][30] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][29] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][28] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][27] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][26] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][25] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][24] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][23] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][22] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][21] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][20] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][19] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][18] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][17] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][16] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][15] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][14] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][13] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][12] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][11] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][10] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][9] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][8] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][7] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][6] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][5] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][instr_type][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][instr_type][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][instr_type][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][instr_type][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][6] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][5] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][6] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][5] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][0] in module tlul_err_resp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 308112 ; free virtual = 391555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 307467 ; free virtual = 390863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 307421 ; free virtual = 390812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 307898 ; free virtual = 391293
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
	   3 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      2 Bit         XORs := 10    
+---Registers : 
	              110 Bit    Registers := 2     
	              108 Bit    Registers := 8     
	               65 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  110 Bit        Muxes := 3     
	   2 Input  108 Bit        Muxes := 12    
	   2 Input   65 Bit        Muxes := 15    
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 61    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 309092 ; free virtual = 392628
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 308364 ; free virtual = 391901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 308117 ; free virtual = 391661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 308774 ; free virtual = 392267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 308779 ; free virtual = 392272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311352 ; free virtual = 394845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311483 ; free virtual = 394977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311519 ; free virtual = 395012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311507 ; free virtual = 395000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    22|
|3     |LUT2 |    49|
|4     |LUT3 |    28|
|5     |LUT4 |    79|
|6     |LUT5 |   152|
|7     |LUT6 |   833|
|8     |FDCE |    66|
|9     |FDPE |     1|
|10    |FDRE |  1716|
|11    |IBUF |   378|
|12    |OBUF |   502|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------+---------------------------------+------+
|      |Instance                  |Module                           |Cells |
+------+--------------------------+---------------------------------+------+
|1     |top                       |                                 |  3827|
|2     |  fifo_h                  |tlul_fifo_sync__parameterized0   |   569|
|3     |    reqfifo               |prim_fifo_sync__parameterized1   |   362|
|4     |    rspfifo               |prim_fifo_sync__parameterized0_9 |   207|
|5     |  \gen_dfifo[0].fifo_d    |tlul_fifo_sync                   |   591|
|6     |    reqfifo               |prim_fifo_sync_7                 |   337|
|7     |    rspfifo               |prim_fifo_sync__parameterized0_8 |   254|
|8     |  \gen_dfifo[1].fifo_d    |tlul_fifo_sync_0                 |   591|
|9     |    reqfifo               |prim_fifo_sync_5                 |   337|
|10    |    rspfifo               |prim_fifo_sync__parameterized0_6 |   254|
|11    |  \gen_dfifo[2].fifo_d    |tlul_fifo_sync_1                 |   573|
|12    |    reqfifo               |prim_fifo_sync_3                 |   337|
|13    |    rspfifo               |prim_fifo_sync__parameterized0_4 |   236|
|14    |  \gen_dfifo[3].fifo_d    |tlul_fifo_sync_2                 |   574|
|15    |    reqfifo               |prim_fifo_sync                   |   337|
|16    |    rspfifo               |prim_fifo_sync__parameterized0   |   237|
|17    |  \gen_err_resp.err_resp  |tlul_err_resp                    |    27|
+------+--------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311479 ; free virtual = 394972
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 107 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311448 ; free virtual = 394941
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311445 ; free virtual = 394938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2860.707 ; gain = 0.000 ; free physical = 311353 ; free virtual = 394849
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.707 ; gain = 0.000 ; free physical = 311875 ; free virtual = 395377
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b625e9aa
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:04 . Memory (MB): peak = 2860.707 ; gain = 29.109 ; free physical = 311991 ; free virtual = 395491
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/util_temp_tlul_socket_1n_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/timing_temp_tlul_socket_1n_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.375 ; gain = 116.668 ; free physical = 305652 ; free virtual = 389236
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/power_temp_tlul_socket_1n_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/tlul/power_temp_tlul_socket_1n_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:54:44 2022...
real 168.20
user 175.11
sys 7.23
