Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Arduino_Design_Project\Arduino_Design_Project.PcbDoc
Date     : 9/6/2025
Time     : 10:10:48 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net CH340_XT1 Between Pad R5-2(19.55mm,48.95mm) on Top Layer And Pad C1-1(21.95mm,48.95mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CH340_XT1 Between Pad C1-1(21.95mm,48.95mm) on Top Layer And Pad Y1-2(22.75mm,44.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CH340_XT2 Between Pad C2-1(15.35mm,48.923mm) on Top Layer And Pad R5-1(17.65mm,48.95mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CH340_XT2 Between Pad Y1-1(14.25mm,44.25mm) on Top Layer And Pad C2-1(15.35mm,48.923mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad JP9-3(32.13mm,29.16mm) on Multi-Layer And Pad C7-1(52.296mm,28.703mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad C7-1(52.296mm,28.703mm) on Top Layer And Pad R6-2(55.296mm,28.711mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad U1-29(51.656mm,32.935mm) on Top Layer And Pad C7-1(52.296mm,28.703mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad C9-2(11.596mm,26.203mm) on Top Layer And Pad JP9-3(32.13mm,29.16mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net ADC5/SCL Between Pad JP3-1(64.75mm,24.43mm) on Multi-Layer And Pad JP5-6(77.17mm,1.35mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net ADC5/SCL Between Pad U1-28(50.844mm,32.935mm) on Top Layer And Pad JP3-1(64.75mm,24.43mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net IO8 Between Pad U1-12(51.656mm,41.165mm) on Top Layer And Pad JP6-1(53.139mm,51.011mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net ADC5/SCL Between Pad JP6-10(30.279mm,51.011mm) on Multi-Layer And Pad U1-28(50.844mm,32.935mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR3_2 Between Pad U2-2(16.3mm,36.3mm) on Top Layer And Pad R3-2(25.861mm,31.704mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CH340_XT1 Between Pad U2-7(9.95mm,36.3mm) on Top Layer And Pad Y1-2(22.75mm,44.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CH340_XT2 Between Pad U2-8(8.68mm,36.3mm) on Top Layer And Pad Y1-1(14.25mm,44.25mm) on Top Layer 
Rule Violations :15

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.016mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-1(10.7mm,8.45mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-2(4.35mm,8.45mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-3(8.16mm,3.37mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-1(55.365mm,34.256mm) on Top Layer And Pad U1-2(55.365mm,35.043mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad U1-1(55.365mm,34.256mm) on Top Layer And Pad U1-32(54.044mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-10(53.257mm,41.165mm) on Top Layer And Pad U1-11(52.444mm,41.165mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-10(53.257mm,41.165mm) on Top Layer And Pad U1-9(54.044mm,41.165mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-11(52.444mm,41.165mm) on Top Layer And Pad U1-12(51.656mm,41.165mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-12(51.656mm,41.165mm) on Top Layer And Pad U1-13(50.844mm,41.165mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-13(50.844mm,41.165mm) on Top Layer And Pad U1-14(50.056mm,41.165mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-14(50.056mm,41.165mm) on Top Layer And Pad U1-15(49.243mm,41.165mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-15(49.243mm,41.165mm) on Top Layer And Pad U1-16(48.456mm,41.165mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad U1-16(48.456mm,41.165mm) on Top Layer And Pad U1-17(47.135mm,39.844mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-17(47.135mm,39.844mm) on Top Layer And Pad U1-18(47.135mm,39.057mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-18(47.135mm,39.057mm) on Top Layer And Pad U1-19(47.135mm,38.244mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-19(47.135mm,38.244mm) on Top Layer And Pad U1-20(47.135mm,37.456mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-2(55.365mm,35.043mm) on Top Layer And Pad U1-3(55.365mm,35.856mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-20(47.135mm,37.456mm) on Top Layer And Pad U1-21(47.135mm,36.644mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-21(47.135mm,36.644mm) on Top Layer And Pad U1-22(47.135mm,35.856mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-22(47.135mm,35.856mm) on Top Layer And Pad U1-23(47.135mm,35.043mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-23(47.135mm,35.043mm) on Top Layer And Pad U1-24(47.135mm,34.256mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad U1-24(47.135mm,34.256mm) on Top Layer And Pad U1-25(48.456mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-25(48.456mm,32.935mm) on Top Layer And Pad U1-26(49.243mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-26(49.243mm,32.935mm) on Top Layer And Pad U1-27(50.056mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-27(50.056mm,32.935mm) on Top Layer And Pad U1-28(50.844mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-28(50.844mm,32.935mm) on Top Layer And Pad U1-29(51.656mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-29(51.656mm,32.935mm) on Top Layer And Pad U1-30(52.444mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-3(55.365mm,35.856mm) on Top Layer And Pad U1-4(55.365mm,36.644mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-30(52.444mm,32.935mm) on Top Layer And Pad U1-31(53.257mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-31(53.257mm,32.935mm) on Top Layer And Pad U1-32(54.044mm,32.935mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-4(55.365mm,36.644mm) on Top Layer And Pad U1-5(55.365mm,37.456mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-5(55.365mm,37.456mm) on Top Layer And Pad U1-6(55.365mm,38.244mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-6(55.365mm,38.244mm) on Top Layer And Pad U1-7(55.365mm,39.057mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-7(55.365mm,39.057mm) on Top Layer And Pad U1-8(55.365mm,39.844mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad U1-8(55.365mm,39.844mm) on Top Layer And Pad U1-9(54.044mm,41.165mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-2(5.868mm,39.493mm) on Top Layer And Pad USB1-22232(5.868mm,40.143mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-2(5.868mm,39.493mm) on Top Layer And Pad USB1-3(5.868mm,38.843mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-3(5.868mm,38.843mm) on Top Layer And Pad USB1-4(5.868mm,38.193mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad USB1-4(5.868mm,38.193mm) on Top Layer And Pad USB1-5(5.868mm,37.573mm) on Top Layer [Top Solder] Mask Sliver [0.163mm]
Rule Violations :36

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (2.896mm,36.707mm) on Top Overlay And Pad USB1-5(2.9mm,34.893mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad AMS1-1(13.626mm,5.3mm) on Top Layer And Text "D1" (13.535mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-1(13.626mm,5.3mm) on Top Layer And Track (12.576mm,6.8mm)(19.276mm,6.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad AMS1-2(15.926mm,5.3mm) on Top Layer And Text "D1" (13.535mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-2(15.926mm,5.3mm) on Top Layer And Track (12.576mm,6.8mm)(19.276mm,6.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-3(18.226mm,5.3mm) on Top Layer And Track (12.576mm,6.8mm)(19.276mm,6.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-4(15.926mm,11.1mm) on Top Layer And Track (12.576mm,9.6mm)(19.276mm,9.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-1(21.75mm,15.7mm) on Top Layer And Track (23.25mm,10.05mm)(23.25mm,16.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-2(21.75mm,13.4mm) on Top Layer And Track (23.25mm,10.05mm)(23.25mm,16.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad AMS2-3(21.75mm,11.1mm) on Top Layer And Text "C11" (22.123mm,9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-3(21.75mm,11.1mm) on Top Layer And Track (23.25mm,10.05mm)(23.25mm,16.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-4(27.55mm,13.4mm) on Top Layer And Track (26.05mm,10.05mm)(26.05mm,16.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(2.85mm,51.8mm) on Top Layer And Track (0.996mm,51.119mm)(2.139mm,51.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(2.85mm,51.8mm) on Top Layer And Track (3.561mm,51.119mm)(4.704mm,51.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-2(2.85mm,44.8mm) on Top Layer And Text "USB1" (0.584mm,44.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(2.85mm,44.8mm) on Top Layer And Track (0.996mm,45.481mm)(2.139mm,45.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(2.85mm,44.8mm) on Top Layer And Track (3.561mm,45.481mm)(4.704mm,45.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(32.95mm,6.8mm) on Top Layer And Track (30.75mm,7.2mm)(35.15mm,7.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(32.95mm,1mm) on Top Layer And Track (29.65mm,0.6mm)(36.25mm,0.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C1-1(21.95mm,48.95mm) on Top Layer And Track (21.143mm,48.064mm)(21.143mm,49.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-1(21.95mm,48.95mm) on Top Layer And Track (21.143mm,48.064mm)(22.529mm,48.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-1(21.95mm,48.95mm) on Top Layer And Track (21.143mm,49.842mm)(22.529mm,49.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(21.95mm,48.95mm) on Top Layer And Track (22.671mm,48.264mm)(23.128mm,48.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(21.95mm,48.95mm) on Top Layer And Track (22.671mm,49.636mm)(23.128mm,49.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(25.3mm,6.8mm) on Top Layer And Track (23.1mm,7.2mm)(27.5mm,7.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(25.3mm,1mm) on Top Layer And Track (22mm,0.6mm)(28.6mm,0.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(23.85mm,48.95mm) on Top Layer And Track (22.671mm,48.264mm)(23.128mm,48.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(23.85mm,48.95mm) on Top Layer And Track (22.671mm,49.636mm)(23.128mm,49.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-2(23.85mm,48.95mm) on Top Layer And Track (23.304mm,48.064mm)(24.648mm,48.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-2(23.85mm,48.95mm) on Top Layer And Track (23.304mm,49.842mm)(24.648mm,49.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(23.85mm,48.95mm) on Top Layer And Track (24.648mm,48.064mm)(24.648mm,49.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-1(17.547mm,16.496mm) on Top Layer And Track (16.661mm,15.917mm)(16.661mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C12-1(17.547mm,16.496mm) on Top Layer And Track (16.661mm,17.303mm)(18.439mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(17.547mm,16.496mm) on Top Layer And Track (16.861mm,15.317mm)(16.861mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(17.547mm,16.496mm) on Top Layer And Track (18.232mm,15.317mm)(18.232mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-1(17.547mm,16.496mm) on Top Layer And Track (18.439mm,15.917mm)(18.439mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(17.547mm,14.596mm) on Top Layer And Text "AMS1" (12.517mm,13.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-2(17.547mm,14.596mm) on Top Layer And Track (16.661mm,13.797mm)(16.661mm,15.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-2(17.547mm,14.596mm) on Top Layer And Track (16.661mm,13.797mm)(18.439mm,13.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(17.547mm,14.596mm) on Top Layer And Track (16.861mm,15.317mm)(16.861mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(17.547mm,14.596mm) on Top Layer And Track (18.232mm,15.317mm)(18.232mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-2(17.547mm,14.596mm) on Top Layer And Track (18.439mm,13.797mm)(18.439mm,15.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C13-1(14.772mm,16.496mm) on Top Layer And Track (13.886mm,15.917mm)(13.886mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C13-1(14.772mm,16.496mm) on Top Layer And Track (13.886mm,17.303mm)(15.664mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C13-1(14.772mm,16.496mm) on Top Layer And Track (14.086mm,15.317mm)(14.086mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C13-1(14.772mm,16.496mm) on Top Layer And Track (15.457mm,15.317mm)(15.457mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-1(14.772mm,16.496mm) on Top Layer And Track (15.664mm,15.917mm)(15.664mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(14.772mm,14.596mm) on Top Layer And Text "AMS1" (12.517mm,13.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C13-2(14.772mm,14.596mm) on Top Layer And Track (13.886mm,13.797mm)(13.886mm,15.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-2(14.772mm,14.596mm) on Top Layer And Track (13.886mm,13.797mm)(15.664mm,13.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(14.772mm,14.596mm) on Top Layer And Track (14.086mm,15.317mm)(14.086mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(14.772mm,14.596mm) on Top Layer And Track (15.457mm,15.317mm)(15.457mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-2(14.772mm,14.596mm) on Top Layer And Track (15.664mm,13.797mm)(15.664mm,15.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C14-1(11.997mm,16.496mm) on Top Layer And Track (11.111mm,15.917mm)(11.111mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C14-1(11.997mm,16.496mm) on Top Layer And Track (11.111mm,17.303mm)(12.889mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C14-1(11.997mm,16.496mm) on Top Layer And Track (11.311mm,15.317mm)(11.311mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C14-1(11.997mm,16.496mm) on Top Layer And Track (12.682mm,15.317mm)(12.682mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-1(11.997mm,16.496mm) on Top Layer And Track (12.889mm,15.917mm)(12.889mm,17.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(11.997mm,14.596mm) on Top Layer And Text "AMS1" (12.517mm,13.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C14-2(11.997mm,14.596mm) on Top Layer And Track (11.111mm,13.797mm)(11.111mm,15.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(11.997mm,14.596mm) on Top Layer And Track (11.111mm,13.797mm)(12.889mm,13.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(11.997mm,14.596mm) on Top Layer And Track (11.311mm,15.317mm)(11.311mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(11.997mm,14.596mm) on Top Layer And Track (12.682mm,15.317mm)(12.682mm,15.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-2(11.997mm,14.596mm) on Top Layer And Track (12.889mm,13.797mm)(12.889mm,15.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-1(31.45mm,13.65mm) on Top Layer And Text "R9" (30.556mm,12.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-1(31.45mm,13.65mm) on Top Layer And Track (30.558mm,12.843mm)(30.558mm,14.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C15-1(31.45mm,13.65mm) on Top Layer And Track (30.558mm,12.843mm)(32.336mm,12.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(31.45mm,13.65mm) on Top Layer And Track (30.764mm,14.371mm)(30.764mm,14.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(31.45mm,13.65mm) on Top Layer And Track (32.136mm,14.371mm)(32.136mm,14.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-1(31.45mm,13.65mm) on Top Layer And Track (32.336mm,12.843mm)(32.336mm,14.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-2(31.45mm,15.55mm) on Top Layer And Track (30.558mm,15.004mm)(30.558mm,16.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C15-2(31.45mm,15.55mm) on Top Layer And Track (30.558mm,16.348mm)(32.336mm,16.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(31.45mm,15.55mm) on Top Layer And Track (30.764mm,14.371mm)(30.764mm,14.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(31.45mm,15.55mm) on Top Layer And Track (32.136mm,14.371mm)(32.136mm,14.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-2(31.45mm,15.55mm) on Top Layer And Track (32.336mm,15.004mm)(32.336mm,16.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(15.35mm,48.923mm) on Top Layer And Track (14.172mm,48.237mm)(14.629mm,48.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(15.35mm,48.923mm) on Top Layer And Track (14.172mm,49.609mm)(14.629mm,49.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-1(15.35mm,48.923mm) on Top Layer And Track (14.771mm,48.031mm)(16.157mm,48.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-1(15.35mm,48.923mm) on Top Layer And Track (14.771mm,49.809mm)(16.157mm,49.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C2-1(15.35mm,48.923mm) on Top Layer And Track (16.157mm,48.031mm)(16.157mm,49.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(13.45mm,48.923mm) on Top Layer And Text "Y1" (11.455mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(13.45mm,48.923mm) on Top Layer And Track (12.652mm,48.031mm)(12.652mm,49.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-2(13.45mm,48.923mm) on Top Layer And Track (12.652mm,48.031mm)(13.996mm,48.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-2(13.45mm,48.923mm) on Top Layer And Track (12.652mm,49.809mm)(13.996mm,49.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(13.45mm,48.923mm) on Top Layer And Track (14.172mm,48.237mm)(14.629mm,48.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(13.45mm,48.923mm) on Top Layer And Track (14.172mm,49.609mm)(14.629mm,49.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-1(58.247mm,35.696mm) on Top Layer And Track (57.361mm,35.117mm)(57.361mm,36.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C3-1(58.247mm,35.696mm) on Top Layer And Track (57.361mm,36.503mm)(59.139mm,36.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(58.247mm,35.696mm) on Top Layer And Track (57.561mm,34.517mm)(57.561mm,34.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(58.247mm,35.696mm) on Top Layer And Track (58.932mm,34.517mm)(58.932mm,34.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-1(58.247mm,35.696mm) on Top Layer And Track (59.139mm,35.117mm)(59.139mm,36.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-2(58.247mm,33.796mm) on Top Layer And Track (57.361mm,32.997mm)(57.361mm,34.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(58.247mm,33.796mm) on Top Layer And Track (57.361mm,32.997mm)(59.139mm,32.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(58.247mm,33.796mm) on Top Layer And Track (57.561mm,34.517mm)(57.561mm,34.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(58.247mm,33.796mm) on Top Layer And Track (58.932mm,34.517mm)(58.932mm,34.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-2(58.247mm,33.796mm) on Top Layer And Track (59.139mm,32.997mm)(59.139mm,34.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(45.854mm,28.647mm) on Top Layer And Text "IC1" (42.901mm,27.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C4-1(45.854mm,28.647mm) on Top Layer And Track (45.047mm,27.761mm)(45.047mm,29.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C4-1(45.854mm,28.647mm) on Top Layer And Track (45.047mm,27.761mm)(46.433mm,27.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C4-1(45.854mm,28.647mm) on Top Layer And Track (45.047mm,29.539mm)(46.433mm,29.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C4-1(45.854mm,28.647mm) on Top Layer And Track (46.576mm,27.961mm)(47.033mm,27.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C4-1(45.854mm,28.647mm) on Top Layer And Track (46.576mm,29.332mm)(47.033mm,29.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C4-2(47.754mm,28.647mm) on Top Layer And Track (46.576mm,27.961mm)(47.033mm,27.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C4-2(47.754mm,28.647mm) on Top Layer And Track (46.576mm,29.332mm)(47.033mm,29.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C4-2(47.754mm,28.647mm) on Top Layer And Track (47.208mm,27.761mm)(48.553mm,27.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C4-2(47.754mm,28.647mm) on Top Layer And Track (47.208mm,29.539mm)(48.553mm,29.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-2(47.754mm,28.647mm) on Top Layer And Track (48.553mm,27.761mm)(48.553mm,29.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-1(43.253mm,36.054mm) on Top Layer And Track (42.361mm,35.247mm)(42.361mm,36.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C5-1(43.253mm,36.054mm) on Top Layer And Track (42.361mm,35.247mm)(44.139mm,35.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(43.253mm,36.054mm) on Top Layer And Track (42.568mm,36.776mm)(42.568mm,37.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(43.253mm,36.054mm) on Top Layer And Track (43.939mm,36.776mm)(43.939mm,37.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-1(43.253mm,36.054mm) on Top Layer And Track (44.139mm,35.247mm)(44.139mm,36.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-2(43.253mm,37.954mm) on Top Layer And Track (42.361mm,37.408mm)(42.361mm,38.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-2(43.253mm,37.954mm) on Top Layer And Track (42.361mm,38.753mm)(44.139mm,38.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(43.253mm,37.954mm) on Top Layer And Track (42.568mm,36.776mm)(42.568mm,37.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(43.253mm,37.954mm) on Top Layer And Track (43.939mm,36.776mm)(43.939mm,37.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-2(43.253mm,37.954mm) on Top Layer And Track (44.139mm,37.408mm)(44.139mm,38.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(58.253mm,38.554mm) on Top Layer And Text "C3" (57.506mm,37.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-1(58.253mm,38.554mm) on Top Layer And Track (57.361mm,37.747mm)(57.361mm,39.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C6-1(58.253mm,38.554mm) on Top Layer And Track (57.361mm,37.747mm)(59.139mm,37.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(58.253mm,38.554mm) on Top Layer And Track (57.568mm,39.276mm)(57.568mm,39.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(58.253mm,38.554mm) on Top Layer And Track (58.939mm,39.276mm)(58.939mm,39.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-1(58.253mm,38.554mm) on Top Layer And Track (59.139mm,37.747mm)(59.139mm,39.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-2(58.253mm,40.454mm) on Top Layer And Track (57.361mm,39.908mm)(57.361mm,41.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-2(58.253mm,40.454mm) on Top Layer And Track (57.361mm,41.253mm)(59.139mm,41.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C6-2(58.253mm,40.454mm) on Top Layer And Track (57.568mm,39.276mm)(57.568mm,39.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C6-2(58.253mm,40.454mm) on Top Layer And Track (58.939mm,39.276mm)(58.939mm,39.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-2(58.253mm,40.454mm) on Top Layer And Track (59.139mm,39.908mm)(59.139mm,41.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C7-1(52.296mm,28.703mm) on Top Layer And Track (51.117mm,28.018mm)(51.574mm,28.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C7-1(52.296mm,28.703mm) on Top Layer And Track (51.117mm,29.389mm)(51.574mm,29.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C7-1(52.296mm,28.703mm) on Top Layer And Track (51.717mm,27.811mm)(53.103mm,27.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C7-1(52.296mm,28.703mm) on Top Layer And Track (51.717mm,29.589mm)(53.103mm,29.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C7-1(52.296mm,28.703mm) on Top Layer And Track (53.103mm,27.811mm)(53.103mm,29.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-2(50.396mm,28.703mm) on Top Layer And Track (49.597mm,27.811mm)(49.597mm,29.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C7-2(50.396mm,28.703mm) on Top Layer And Track (49.597mm,27.811mm)(50.942mm,27.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C7-2(50.396mm,28.703mm) on Top Layer And Track (49.597mm,29.589mm)(50.942mm,29.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C7-2(50.396mm,28.703mm) on Top Layer And Track (51.117mm,28.018mm)(51.574mm,28.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C7-2(50.396mm,28.703mm) on Top Layer And Track (51.117mm,29.389mm)(51.574mm,29.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C8-1(13.65mm,39.25mm) on Top Layer And Track (12.843mm,38.364mm)(12.843mm,40.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C8-1(13.65mm,39.25mm) on Top Layer And Track (12.843mm,38.364mm)(14.229mm,38.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C8-1(13.65mm,39.25mm) on Top Layer And Track (12.843mm,40.142mm)(14.229mm,40.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C8-1(13.65mm,39.25mm) on Top Layer And Track (14.371mm,38.564mm)(14.828mm,38.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C8-1(13.65mm,39.25mm) on Top Layer And Track (14.371mm,39.936mm)(14.828mm,39.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C8-2(15.55mm,39.25mm) on Top Layer And Track (14.371mm,38.564mm)(14.828mm,38.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C8-2(15.55mm,39.25mm) on Top Layer And Track (14.371mm,39.936mm)(14.828mm,39.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C8-2(15.55mm,39.25mm) on Top Layer And Track (15.004mm,38.364mm)(16.348mm,38.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C8-2(15.55mm,39.25mm) on Top Layer And Track (15.004mm,40.142mm)(16.348mm,40.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-2(15.55mm,39.25mm) on Top Layer And Track (16.348mm,38.364mm)(16.348mm,40.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C9-1(13.496mm,26.203mm) on Top Layer And Track (12.317mm,25.518mm)(12.774mm,25.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C9-1(13.496mm,26.203mm) on Top Layer And Track (12.317mm,26.889mm)(12.774mm,26.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C9-1(13.496mm,26.203mm) on Top Layer And Track (12.917mm,25.311mm)(14.303mm,25.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-1(13.496mm,26.203mm) on Top Layer And Track (12.917mm,27.089mm)(14.303mm,27.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C9-1(13.496mm,26.203mm) on Top Layer And Track (14.303mm,25.311mm)(14.303mm,27.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-2(11.596mm,26.203mm) on Top Layer And Track (10.797mm,25.311mm)(10.797mm,27.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C9-2(11.596mm,26.203mm) on Top Layer And Track (10.797mm,25.311mm)(12.142mm,25.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-2(11.596mm,26.203mm) on Top Layer And Track (10.797mm,27.089mm)(12.142mm,27.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-2(11.596mm,26.203mm) on Top Layer And Track (12.317mm,25.518mm)(12.774mm,25.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-2(11.596mm,26.203mm) on Top Layer And Track (12.317mm,26.889mm)(12.774mm,26.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(15.069mm,1.15mm) on Top Layer And Track (16.569mm,1.15mm)(16.769mm,1.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(19.069mm,1.15mm) on Top Layer And Track (16.769mm,0.65mm)(17.469mm,1.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(19.069mm,1.15mm) on Top Layer And Track (16.769mm,1.55mm)(17.469mm,1.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(19.069mm,1.15mm) on Top Layer And Track (17.469mm,0.65mm)(17.469mm,1.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(19.069mm,1.15mm) on Top Layer And Track (17.469mm,1.15mm)(17.569mm,1.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(19.069mm,1.15mm) on Top Layer And Track (20.625mm,-0.501mm)(20.625mm,0.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(19.069mm,1.15mm) on Top Layer And Track (20.625mm,0.896mm)(20.819mm,0.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(19.069mm,1.15mm) on Top Layer And Track (20.625mm,1.404mm)(20.625mm,2.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(19.069mm,1.15mm) on Top Layer And Track (20.625mm,1.404mm)(20.819mm,1.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-1(43.845mm,19.675mm) on Top Layer And Track (43.2mm,20.825mm)(48.3mm,20.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-2(45.115mm,19.675mm) on Top Layer And Text "R11" (45.11mm,18.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-2(45.115mm,19.675mm) on Top Layer And Track (43.2mm,20.825mm)(48.3mm,20.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-3(46.385mm,19.675mm) on Top Layer And Text "R11" (45.11mm,18.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-3(46.385mm,19.675mm) on Top Layer And Track (43.2mm,20.825mm)(48.3mm,20.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-4(47.655mm,19.675mm) on Top Layer And Text "R11" (45.11mm,18.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-4(47.655mm,19.675mm) on Top Layer And Track (43.2mm,20.825mm)(48.3mm,20.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-5(47.655mm,25.325mm) on Top Layer And Track (43.2mm,24.175mm)(48.3mm,24.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-6(46.385mm,25.325mm) on Top Layer And Track (43.2mm,24.175mm)(48.3mm,24.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-7(45.115mm,25.325mm) on Top Layer And Track (43.2mm,24.175mm)(48.3mm,24.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-8(43.845mm,25.325mm) on Top Layer And Track (43.2mm,24.175mm)(48.3mm,24.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JACK DC1-3(8.16mm,3.37mm) on Multi-Layer And Track (-3.27mm,3.878mm)(10.573mm,3.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(21.25mm,29.583mm) on Top Layer And Text "R2" (20.803mm,29.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-1(21.25mm,29.583mm) on Top Layer And Track (21.25mm,28.694mm)(21.25mm,28.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-1(21.25mm,29.583mm) on Top Layer And Track (21.25mm,28.694mm)(23.536mm,28.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-1(21.25mm,29.583mm) on Top Layer And Track (21.25mm,30.345mm)(21.25mm,30.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-1(21.25mm,29.583mm) on Top Layer And Track (21.25mm,30.472mm)(23.536mm,30.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(23.536mm,29.583mm) on Top Layer And Text "R2" (20.803mm,29.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(23.536mm,29.583mm) on Top Layer And Track (21.25mm,28.694mm)(23.536mm,28.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(23.536mm,29.583mm) on Top Layer And Track (21.25mm,30.472mm)(23.536mm,30.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-2(23.536mm,29.583mm) on Top Layer And Track (23.536mm,28.694mm)(23.536mm,28.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-2(23.536mm,29.583mm) on Top Layer And Track (23.536mm,30.345mm)(23.536mm,30.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(21.314mm,25.192mm) on Top Layer And Text "R8" (20.853mm,24.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-1(21.314mm,25.192mm) on Top Layer And Track (21.314mm,24.303mm)(21.314mm,24.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-1(21.314mm,25.192mm) on Top Layer And Track (21.314mm,24.303mm)(23.6mm,24.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-1(21.314mm,25.192mm) on Top Layer And Track (21.314mm,25.954mm)(21.314mm,26.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-1(21.314mm,25.192mm) on Top Layer And Track (21.314mm,26.081mm)(23.6mm,26.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(23.6mm,25.192mm) on Top Layer And Text "R8" (20.853mm,24.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-2(23.6mm,25.192mm) on Top Layer And Track (21.314mm,24.303mm)(23.6mm,24.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-2(23.6mm,25.192mm) on Top Layer And Track (21.314mm,26.081mm)(23.6mm,26.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-2(23.6mm,25.192mm) on Top Layer And Track (23.6mm,24.303mm)(23.6mm,24.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-2(23.6mm,25.192mm) on Top Layer And Track (23.6mm,25.954mm)(23.6mm,26.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L3-1(21.35mm,20.8mm) on Top Layer And Track (21.35mm,19.911mm)(21.35mm,20.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L3-1(21.35mm,20.8mm) on Top Layer And Track (21.35mm,19.911mm)(23.636mm,19.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L3-1(21.35mm,20.8mm) on Top Layer And Track (21.35mm,21.562mm)(21.35mm,21.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L3-1(21.35mm,20.8mm) on Top Layer And Track (21.35mm,21.689mm)(23.636mm,21.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L3-2(23.636mm,20.8mm) on Top Layer And Track (21.35mm,19.911mm)(23.636mm,19.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L3-2(23.636mm,20.8mm) on Top Layer And Track (21.35mm,21.689mm)(23.636mm,21.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L3-2(23.636mm,20.8mm) on Top Layer And Track (23.636mm,19.911mm)(23.636mm,20.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L3-2(23.636mm,20.8mm) on Top Layer And Track (23.636mm,21.562mm)(23.636mm,21.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L4-1(58.264mm,6.5mm) on Top Layer And Track (58.264mm,5.611mm)(58.264mm,5.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L4-1(58.264mm,6.5mm) on Top Layer And Track (58.264mm,5.611mm)(60.55mm,5.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L4-1(58.264mm,6.5mm) on Top Layer And Track (58.264mm,7.262mm)(58.264mm,7.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L4-1(58.264mm,6.5mm) on Top Layer And Track (58.264mm,7.389mm)(60.55mm,7.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L4-2(60.55mm,6.5mm) on Top Layer And Track (58.264mm,5.611mm)(60.55mm,5.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L4-2(60.55mm,6.5mm) on Top Layer And Track (58.264mm,7.389mm)(60.55mm,7.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L4-2(60.55mm,6.5mm) on Top Layer And Track (60.55mm,5.611mm)(60.55mm,5.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L4-2(60.55mm,6.5mm) on Top Layer And Track (60.55mm,7.262mm)(60.55mm,7.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad Q1-1(40.995mm,21.31mm) on Top Layer And Track (38.48mm,20.599mm)(41.02mm,20.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad Q1-2(41mm,23.235mm) on Top Layer And Track (38.48mm,23.901mm)(41.02mm,23.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad Q1-3(38.5mm,22.255mm) on Top Layer And Track (38.48mm,20.599mm)(38.48mm,21.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad Q1-3(38.5mm,22.255mm) on Top Layer And Track (38.48mm,22.885mm)(38.48mm,23.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(53.504mm,7.639mm) on Top Layer And Track (52.7mm,6.735mm)(52.7mm,8.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(53.504mm,7.639mm) on Top Layer And Track (52.7mm,6.735mm)(54.083mm,6.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-1(53.504mm,7.639mm) on Top Layer And Track (52.7mm,8.538mm)(54.083mm,8.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(53.504mm,7.639mm) on Top Layer And Track (54.226mm,6.953mm)(54.683mm,6.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(53.504mm,7.639mm) on Top Layer And Track (54.226mm,8.325mm)(54.683mm,8.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(55.404mm,7.639mm) on Top Layer And Track (54.226mm,6.953mm)(54.683mm,6.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(55.404mm,7.639mm) on Top Layer And Track (54.226mm,8.325mm)(54.683mm,8.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-2(55.404mm,7.639mm) on Top Layer And Track (54.858mm,6.735mm)(56.2mm,6.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-2(55.404mm,7.639mm) on Top Layer And Track (54.858mm,8.538mm)(56.2mm,8.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R10-2(55.404mm,7.639mm) on Top Layer And Track (56.2mm,6.735mm)(56.2mm,8.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(23.3mm,31.776mm) on Top Layer And Text "L1" (20.777mm,31.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(23.3mm,31.776mm) on Top Layer And Track (22.122mm,31.09mm)(22.579mm,31.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(23.3mm,31.776mm) on Top Layer And Track (22.122mm,32.462mm)(22.579mm,32.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-1(23.3mm,31.776mm) on Top Layer And Track (22.721mm,30.877mm)(24.104mm,30.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(23.3mm,31.776mm) on Top Layer And Track (22.721mm,32.68mm)(24.104mm,32.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(23.3mm,31.776mm) on Top Layer And Track (24.104mm,30.877mm)(24.104mm,32.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(47.646mm,16.311mm) on Top Layer And Track (46.467mm,15.625mm)(46.924mm,15.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(47.646mm,16.311mm) on Top Layer And Track (46.467mm,16.997mm)(46.924mm,16.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-1(47.646mm,16.311mm) on Top Layer And Track (47.067mm,15.412mm)(48.45mm,15.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(47.646mm,16.311mm) on Top Layer And Track (47.067mm,17.215mm)(48.45mm,17.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(47.646mm,16.311mm) on Top Layer And Track (48.45mm,15.412mm)(48.45mm,17.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R11-2(45.746mm,16.311mm) on Top Layer And Track (44.95mm,15.412mm)(44.95mm,17.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-2(45.746mm,16.311mm) on Top Layer And Track (44.95mm,15.412mm)(46.292mm,15.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-2(45.746mm,16.311mm) on Top Layer And Track (44.95mm,17.215mm)(46.292mm,17.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(45.746mm,16.311mm) on Top Layer And Track (46.467mm,15.625mm)(46.924mm,15.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(45.746mm,16.311mm) on Top Layer And Track (46.467mm,16.997mm)(46.924mm,16.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(21.4mm,31.776mm) on Top Layer And Text "L1" (20.777mm,31.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(21.4mm,31.776mm) on Top Layer And Track (20.604mm,30.877mm)(20.604mm,32.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(21.4mm,31.776mm) on Top Layer And Track (20.604mm,30.877mm)(21.946mm,30.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(21.4mm,31.776mm) on Top Layer And Track (20.604mm,32.68mm)(21.946mm,32.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(21.4mm,31.776mm) on Top Layer And Track (22.122mm,31.09mm)(22.579mm,31.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(21.4mm,31.776mm) on Top Layer And Track (22.122mm,32.462mm)(22.579mm,32.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(21.45mm,27.39mm) on Top Layer And Text "L2" (20.828mm,26.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(21.45mm,27.39mm) on Top Layer And Track (20.646mm,26.486mm)(20.646mm,28.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(21.45mm,27.39mm) on Top Layer And Track (20.646mm,26.486mm)(22.029mm,26.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-1(21.45mm,27.39mm) on Top Layer And Track (20.646mm,28.289mm)(22.029mm,28.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(21.45mm,27.39mm) on Top Layer And Track (22.171mm,26.704mm)(22.628mm,26.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(21.45mm,27.39mm) on Top Layer And Track (22.171mm,28.076mm)(22.628mm,28.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(23.35mm,27.39mm) on Top Layer And Text "L2" (20.828mm,26.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(23.35mm,27.39mm) on Top Layer And Track (22.171mm,26.704mm)(22.628mm,26.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(23.35mm,27.39mm) on Top Layer And Track (22.171mm,28.076mm)(22.628mm,28.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-2(23.35mm,27.39mm) on Top Layer And Track (22.804mm,26.486mm)(24.146mm,26.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-2(23.35mm,27.39mm) on Top Layer And Track (22.804mm,28.289mm)(24.146mm,28.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R2-2(23.35mm,27.39mm) on Top Layer And Track (24.146mm,26.486mm)(24.146mm,28.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(25.861mm,29.804mm) on Top Layer And Text "R4" (25.095mm,28.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-1(25.861mm,29.804mm) on Top Layer And Track (24.962mm,29mm)(24.962mm,30.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(25.861mm,29.804mm) on Top Layer And Track (24.962mm,29mm)(26.765mm,29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(25.861mm,29.804mm) on Top Layer And Track (25.175mm,30.526mm)(25.175mm,30.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(25.861mm,29.804mm) on Top Layer And Track (26.547mm,30.526mm)(26.547mm,30.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(25.861mm,29.804mm) on Top Layer And Track (26.765mm,29mm)(26.765mm,30.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-2(25.861mm,31.704mm) on Top Layer And Track (24.962mm,31.158mm)(24.962mm,32.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R3-2(25.861mm,31.704mm) on Top Layer And Track (24.962mm,32.5mm)(26.765mm,32.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(25.861mm,31.704mm) on Top Layer And Track (25.175mm,30.526mm)(25.175mm,30.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(25.861mm,31.704mm) on Top Layer And Track (26.547mm,30.526mm)(26.547mm,30.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-2(25.861mm,31.704mm) on Top Layer And Track (26.765mm,31.158mm)(26.765mm,32.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(25.85mm,27.25mm) on Top Layer And Track (24.946mm,26.671mm)(24.946mm,28.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(25.85mm,27.25mm) on Top Layer And Track (24.946mm,28.054mm)(26.749mm,28.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(25.85mm,27.25mm) on Top Layer And Track (25.164mm,26.072mm)(25.164mm,26.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(25.85mm,27.25mm) on Top Layer And Track (26.536mm,26.072mm)(26.536mm,26.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-1(25.85mm,27.25mm) on Top Layer And Track (26.749mm,26.671mm)(26.749mm,28.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-2(25.85mm,25.35mm) on Top Layer And Track (24.946mm,24.554mm)(24.946mm,25.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R4-2(25.85mm,25.35mm) on Top Layer And Track (24.946mm,24.554mm)(26.749mm,24.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(25.85mm,25.35mm) on Top Layer And Track (25.164mm,26.072mm)(25.164mm,26.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(25.85mm,25.35mm) on Top Layer And Track (26.536mm,26.072mm)(26.536mm,26.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-2(25.85mm,25.35mm) on Top Layer And Track (26.749mm,24.554mm)(26.749mm,25.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(17.65mm,48.95mm) on Top Layer And Track (16.846mm,48.046mm)(16.846mm,49.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(17.65mm,48.95mm) on Top Layer And Track (16.846mm,48.046mm)(18.229mm,48.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-1(17.65mm,48.95mm) on Top Layer And Track (16.846mm,49.849mm)(18.229mm,49.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(17.65mm,48.95mm) on Top Layer And Track (18.371mm,48.264mm)(18.828mm,48.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(17.65mm,48.95mm) on Top Layer And Track (18.371mm,49.636mm)(18.828mm,49.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(19.55mm,48.95mm) on Top Layer And Track (18.371mm,48.264mm)(18.828mm,48.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(19.55mm,48.95mm) on Top Layer And Track (18.371mm,49.636mm)(18.828mm,49.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-2(19.55mm,48.95mm) on Top Layer And Track (19.004mm,48.046mm)(20.346mm,48.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-2(19.55mm,48.95mm) on Top Layer And Track (19.004mm,49.849mm)(20.346mm,49.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R5-2(19.55mm,48.95mm) on Top Layer And Track (20.346mm,48.046mm)(20.346mm,49.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R6-1(57.196mm,28.711mm) on Top Layer And Track (56.017mm,28.025mm)(56.474mm,28.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R6-1(57.196mm,28.711mm) on Top Layer And Track (56.017mm,29.397mm)(56.474mm,29.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R6-1(57.196mm,28.711mm) on Top Layer And Track (56.617mm,27.812mm)(58mm,27.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(57.196mm,28.711mm) on Top Layer And Track (56.617mm,29.615mm)(58mm,29.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(57.196mm,28.711mm) on Top Layer And Track (58mm,27.812mm)(58mm,29.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R6-2(55.296mm,28.711mm) on Top Layer And Track (54.5mm,27.812mm)(54.5mm,29.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R6-2(55.296mm,28.711mm) on Top Layer And Track (54.5mm,27.812mm)(55.842mm,27.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-2(55.296mm,28.711mm) on Top Layer And Track (54.5mm,29.615mm)(55.842mm,29.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(55.296mm,28.711mm) on Top Layer And Track (56.017mm,28.025mm)(56.474mm,28.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(55.296mm,28.711mm) on Top Layer And Track (56.017mm,29.397mm)(56.474mm,29.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Pad R7-1(60.889mm,37.996mm) on Top Layer And Text "C3" (57.506mm,37.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(60.889mm,37.996mm) on Top Layer And Track (59.985mm,37.417mm)(59.985mm,38.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(60.889mm,37.996mm) on Top Layer And Track (59.985mm,38.8mm)(61.788mm,38.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(60.889mm,37.996mm) on Top Layer And Track (60.203mm,36.817mm)(60.203mm,37.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(60.889mm,37.996mm) on Top Layer And Track (61.575mm,36.817mm)(61.575mm,37.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-1(60.889mm,37.996mm) on Top Layer And Track (61.788mm,37.417mm)(61.788mm,38.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-2(60.889mm,36.096mm) on Top Layer And Track (59.985mm,35.3mm)(59.985mm,36.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R7-2(60.889mm,36.096mm) on Top Layer And Track (59.985mm,35.3mm)(61.788mm,35.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(60.889mm,36.096mm) on Top Layer And Track (60.203mm,36.817mm)(60.203mm,37.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(60.889mm,36.096mm) on Top Layer And Track (61.575mm,36.817mm)(61.575mm,37.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-2(60.889mm,36.096mm) on Top Layer And Track (61.788mm,35.3mm)(61.788mm,36.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(21.5mm,22.998mm) on Top Layer And Text "L3" (20.879mm,22.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(21.5mm,22.998mm) on Top Layer And Track (20.696mm,22.094mm)(20.696mm,23.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(21.5mm,22.998mm) on Top Layer And Track (20.696mm,22.094mm)(22.079mm,22.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R8-1(21.5mm,22.998mm) on Top Layer And Track (20.696mm,23.897mm)(22.079mm,23.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(21.5mm,22.998mm) on Top Layer And Track (22.221mm,22.313mm)(22.678mm,22.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(21.5mm,22.998mm) on Top Layer And Track (22.221mm,23.684mm)(22.678mm,23.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(23.4mm,22.998mm) on Top Layer And Text "L3" (20.879mm,22.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(23.4mm,22.998mm) on Top Layer And Track (22.221mm,22.313mm)(22.678mm,22.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(23.4mm,22.998mm) on Top Layer And Track (22.221mm,23.684mm)(22.678mm,23.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-2(23.4mm,22.998mm) on Top Layer And Track (22.854mm,22.094mm)(24.196mm,22.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R8-2(23.4mm,22.998mm) on Top Layer And Track (22.854mm,23.897mm)(24.196mm,23.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R8-2(23.4mm,22.998mm) on Top Layer And Track (24.196mm,22.094mm)(24.196mm,23.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(33.1mm,10.7mm) on Top Layer And Text "C10" (29.769mm,9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R9-1(33.1mm,10.7mm) on Top Layer And Track (31.922mm,10.014mm)(32.379mm,10.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R9-1(33.1mm,10.7mm) on Top Layer And Track (31.922mm,11.386mm)(32.379mm,11.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(33.1mm,10.7mm) on Top Layer And Track (32.521mm,11.604mm)(33.904mm,11.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R9-1(33.1mm,10.7mm) on Top Layer And Track (32.521mm,9.801mm)(33.904mm,9.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(33.1mm,10.7mm) on Top Layer And Track (33.904mm,9.801mm)(33.904mm,11.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(31.2mm,10.7mm) on Top Layer And Text "C10" (29.769mm,9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-2(31.2mm,10.7mm) on Top Layer And Track (30.404mm,11.604mm)(31.746mm,11.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R9-2(31.2mm,10.7mm) on Top Layer And Track (30.404mm,9.801mm)(30.404mm,11.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R9-2(31.2mm,10.7mm) on Top Layer And Track (30.404mm,9.801mm)(31.746mm,9.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R9-2(31.2mm,10.7mm) on Top Layer And Track (31.922mm,10.014mm)(32.379mm,10.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R9-2(31.2mm,10.7mm) on Top Layer And Track (31.922mm,11.386mm)(32.379mm,11.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U1-27(50.056mm,32.935mm) on Top Layer And Text "C7" (49.759mm,30.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U1-28(50.844mm,32.935mm) on Top Layer And Text "C7" (49.759mm,30.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U1-29(51.656mm,32.935mm) on Top Layer And Text "C7" (49.759mm,30.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U1-30(52.444mm,32.935mm) on Top Layer And Text "C7" (49.759mm,30.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U2-1(17.57mm,36.3mm) on Top Layer And Text "1" (18.078mm,37.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-1(17.57mm,36.3mm) on Top Layer And Track (18.103mm,35.361mm)(18.396mm,35.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-11(11.22mm,29.8mm) on Top Layer And Text "C9" (10.947mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-12(12.49mm,29.8mm) on Top Layer And Text "C9" (10.947mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-13(13.76mm,29.8mm) on Top Layer And Text "C9" (10.947mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-16(17.57mm,29.8mm) on Top Layer And Track (18.103mm,30.789mm)(18.396mm,30.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-8(8.68mm,36.3mm) on Top Layer And Track (7.855mm,35.361mm)(8.147mm,35.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U2-9(8.68mm,29.8mm) on Top Layer And Text "9" (7.241mm,29.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-9(8.68mm,29.8mm) on Top Layer And Track (7.855mm,30.789mm)(8.147mm,30.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(2.9mm,34.893mm) on Top Layer And Track (0.407mm,34.906mm)(1.681mm,34.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(2.9mm,34.893mm) on Top Layer And Track (4.095mm,34.906mm)(5.868mm,34.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad USB1-5(2.9mm,42.793mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(2.9mm,42.793mm) on Top Layer And Track (0.407mm,42.78mm)(1.681mm,42.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(2.9mm,42.793mm) on Top Layer And Track (2.396mm,40.941mm)(2.896mm,41.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(2.9mm,42.793mm) on Top Layer And Track (2.896mm,41.641mm)(3.396mm,40.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(2.9mm,42.793mm) on Top Layer And Track (4.095mm,42.78mm)(5.893mm,42.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
Rule Violations :359

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS1" (12.517mm,13.36mm) on Top Overlay And Track (11.111mm,13.797mm)(12.889mm,13.797mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS1" (12.517mm,13.36mm) on Top Overlay And Track (12.889mm,13.797mm)(12.889mm,15.142mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS1" (12.517mm,13.36mm) on Top Overlay And Track (13.886mm,13.797mm)(13.886mm,15.142mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS1" (12.517mm,13.36mm) on Top Overlay And Track (13.886mm,13.797mm)(15.664mm,13.797mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "AMS1" (12.517mm,13.36mm) on Top Overlay And Track (14.086mm,15.317mm)(14.086mm,15.774mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS1" (12.517mm,13.36mm) on Top Overlay And Track (15.664mm,13.797mm)(15.664mm,15.142mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS1" (12.517mm,13.36mm) on Top Overlay And Track (16.661mm,13.797mm)(16.661mm,15.142mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS1" (12.517mm,13.36mm) on Top Overlay And Track (16.661mm,13.797mm)(18.439mm,13.797mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS2" (20.498mm,17.805mm) on Top Overlay And Text "C12" (16.815mm,18.161mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "C10" (29.769mm,9.652mm) on Top Overlay And Track (30.404mm,11.604mm)(31.746mm,11.604mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (29.769mm,9.652mm) on Top Overlay And Track (30.404mm,9.801mm)(30.404mm,11.604mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (29.769mm,9.652mm) on Top Overlay And Track (30.404mm,9.801mm)(31.746mm,9.801mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (29.769mm,9.652mm) on Top Overlay And Track (31.922mm,10.014mm)(32.379mm,10.014mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "C10" (29.769mm,9.652mm) on Top Overlay And Track (31.922mm,11.386mm)(32.379mm,11.386mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "C10" (29.769mm,9.652mm) on Top Overlay And Track (32.521mm,11.604mm)(33.904mm,11.604mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (29.769mm,9.652mm) on Top Overlay And Track (32.521mm,9.801mm)(33.904mm,9.801mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "C10" (29.769mm,9.652mm) on Top Overlay And Track (33.904mm,9.801mm)(33.904mm,11.604mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (22.123mm,9.652mm) on Top Overlay And Track (23.25mm,10.05mm)(23.25mm,16.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (22.123mm,9.652mm) on Top Overlay And Track (23.25mm,10.05mm)(26.05mm,10.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (16.815mm,18.161mm) on Top Overlay And Text "C13" (14.047mm,18.161mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (14.047mm,18.161mm) on Top Overlay And Text "C14" (11.278mm,18.161mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (57.506mm,37.363mm) on Top Overlay And Track (57.361mm,37.747mm)(57.361mm,39.133mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (57.506mm,37.363mm) on Top Overlay And Track (57.361mm,37.747mm)(59.139mm,37.747mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "C3" (57.506mm,37.363mm) on Top Overlay And Track (57.568mm,39.276mm)(57.568mm,39.733mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (57.506mm,37.363mm) on Top Overlay And Track (59.139mm,37.747mm)(59.139mm,39.133mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (57.506mm,37.363mm) on Top Overlay And Track (59.985mm,37.417mm)(59.985mm,38.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (57.506mm,37.363mm) on Top Overlay And Track (59.985mm,38.8mm)(61.788mm,38.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C3" (57.506mm,37.363mm) on Top Overlay And Track (60.203mm,36.817mm)(60.203mm,37.274mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "C8" (13.005mm,40.996mm) on Top Overlay And Track (12.658mm,41.837mm)(12.658mm,43.107mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (13.005mm,40.996mm) on Top Overlay And Track (12.658mm,41.837mm)(24.342mm,41.837mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC1" (42.901mm,27.229mm) on Top Overlay And Track (45.047mm,27.761mm)(45.047mm,29.539mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC1" (42.901mm,27.229mm) on Top Overlay And Track (45.047mm,27.761mm)(46.433mm,27.761mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP1" (70.129mm,26.822mm) on Top Overlay And Text "JP2" (66.878mm,26.822mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP2" (66.878mm,26.822mm) on Top Overlay And Text "JP3" (63.627mm,26.822mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1" (20.777mm,31.297mm) on Top Overlay And Track (20.604mm,30.877mm)(20.604mm,32.68mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "L1" (20.777mm,31.297mm) on Top Overlay And Track (20.604mm,30.877mm)(21.946mm,30.877mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1" (20.777mm,31.297mm) on Top Overlay And Track (20.604mm,32.68mm)(21.946mm,32.68mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1" (20.777mm,31.297mm) on Top Overlay And Track (22.122mm,31.09mm)(22.579mm,31.09mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1" (20.777mm,31.297mm) on Top Overlay And Track (22.122mm,32.462mm)(22.579mm,32.462mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "L1" (20.777mm,31.297mm) on Top Overlay And Track (22.721mm,30.877mm)(24.104mm,30.877mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1" (20.777mm,31.297mm) on Top Overlay And Track (22.721mm,32.68mm)(24.104mm,32.68mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (20.828mm,26.887mm) on Top Overlay And Track (20.646mm,26.486mm)(20.646mm,28.289mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "L2" (20.828mm,26.887mm) on Top Overlay And Track (20.646mm,26.486mm)(22.029mm,26.486mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (20.828mm,26.887mm) on Top Overlay And Track (20.646mm,28.289mm)(22.029mm,28.289mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "L2" (20.828mm,26.887mm) on Top Overlay And Track (21.25mm,28.694mm)(23.536mm,28.694mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (20.828mm,26.887mm) on Top Overlay And Track (22.171mm,26.704mm)(22.628mm,26.704mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (20.828mm,26.887mm) on Top Overlay And Track (22.171mm,28.076mm)(22.628mm,28.076mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "L2" (20.828mm,26.887mm) on Top Overlay And Track (22.804mm,26.486mm)(24.146mm,26.486mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (20.828mm,26.887mm) on Top Overlay And Track (22.804mm,28.289mm)(24.146mm,28.289mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L3" (20.879mm,22.504mm) on Top Overlay And Track (20.696mm,22.094mm)(20.696mm,23.897mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "L3" (20.879mm,22.504mm) on Top Overlay And Track (20.696mm,22.094mm)(22.079mm,22.094mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L3" (20.879mm,22.504mm) on Top Overlay And Track (20.696mm,23.897mm)(22.079mm,23.897mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "L3" (20.879mm,22.504mm) on Top Overlay And Track (21.314mm,24.303mm)(23.6mm,24.303mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L3" (20.879mm,22.504mm) on Top Overlay And Track (22.221mm,22.313mm)(22.678mm,22.313mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L3" (20.879mm,22.504mm) on Top Overlay And Track (22.221mm,23.684mm)(22.678mm,23.684mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "L3" (20.879mm,22.504mm) on Top Overlay And Track (22.854mm,22.094mm)(24.196mm,22.094mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L3" (20.879mm,22.504mm) on Top Overlay And Track (22.854mm,23.897mm)(24.196mm,23.897mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "R2" (20.803mm,29.146mm) on Top Overlay And Track (20.604mm,30.877mm)(20.604mm,32.68mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (20.803mm,29.146mm) on Top Overlay And Track (20.604mm,30.877mm)(21.946mm,30.877mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "R2" (20.803mm,29.146mm) on Top Overlay And Track (21.25mm,30.345mm)(21.25mm,30.472mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (20.803mm,29.146mm) on Top Overlay And Track (21.25mm,30.472mm)(23.536mm,30.472mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "R2" (20.803mm,29.146mm) on Top Overlay And Track (22.122mm,31.09mm)(22.579mm,31.09mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (20.803mm,29.146mm) on Top Overlay And Track (22.721mm,30.877mm)(24.104mm,30.877mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R2" (20.803mm,29.146mm) on Top Overlay And Track (23.536mm,28.694mm)(23.536mm,28.821mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "R2" (20.803mm,29.146mm) on Top Overlay And Track (23.536mm,30.345mm)(23.536mm,30.472mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (25.095mm,28.905mm) on Top Overlay And Track (24.962mm,29mm)(24.962mm,30.383mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (25.095mm,28.905mm) on Top Overlay And Track (24.962mm,29mm)(26.765mm,29mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (25.095mm,28.905mm) on Top Overlay And Track (25.175mm,30.526mm)(25.175mm,30.983mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (25.095mm,28.905mm) on Top Overlay And Track (26.765mm,29mm)(26.765mm,30.383mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "R8" (20.853mm,24.763mm) on Top Overlay And Track (20.646mm,26.486mm)(20.646mm,28.289mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (20.853mm,24.763mm) on Top Overlay And Track (20.646mm,26.486mm)(22.029mm,26.486mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "R8" (20.853mm,24.763mm) on Top Overlay And Track (21.314mm,25.954mm)(21.314mm,26.081mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (20.853mm,24.763mm) on Top Overlay And Track (21.314mm,26.081mm)(23.6mm,26.081mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "R8" (20.853mm,24.763mm) on Top Overlay And Track (22.171mm,26.704mm)(22.628mm,26.704mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (20.853mm,24.763mm) on Top Overlay And Track (22.804mm,26.486mm)(24.146mm,26.486mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.03mm < 0.254mm) Between Text "R8" (20.853mm,24.763mm) on Top Overlay And Track (23.6mm,25.954mm)(23.6mm,26.081mm) on Top Overlay Silk Text to Silk Clearance [0.03mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (30.556mm,12.471mm) on Top Overlay And Track (30.558mm,12.843mm)(30.558mm,14.229mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (30.556mm,12.471mm) on Top Overlay And Track (30.558mm,12.843mm)(32.336mm,12.843mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "R9" (30.556mm,12.471mm) on Top Overlay And Track (30.764mm,14.371mm)(30.764mm,14.828mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "R9" (30.556mm,12.471mm) on Top Overlay And Track (32.136mm,14.371mm)(32.136mm,14.828mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (30.556mm,12.471mm) on Top Overlay And Track (32.336mm,12.843mm)(32.336mm,14.229mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "USB1" (0.584mm,44.597mm) on Top Overlay And Track (0.996mm,45.481mm)(0.996mm,51.119mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "USB1" (0.584mm,44.597mm) on Top Overlay And Track (0.996mm,45.481mm)(2.139mm,45.481mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "USB1" (0.584mm,44.597mm) on Top Overlay And Track (3.561mm,45.481mm)(4.704mm,45.481mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "USB1" (0.584mm,44.597mm) on Top Overlay And Track (4.704mm,45.481mm)(4.704mm,51.119mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Y1" (11.455mm,47.625mm) on Top Overlay And Track (12.652mm,48.031mm)(12.652mm,49.809mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Y1" (11.455mm,47.625mm) on Top Overlay And Track (12.652mm,48.031mm)(13.996mm,48.031mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :87

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00