645|1550|Public
50|$|The carrier hit a Si-H {{bond and}} break the bond. An <b>interface</b> <b>state</b> is created and the Hydrogen atom is {{released}} in the substrate.|$|E
50|$|With the {{introduction}} of high K metal gates, a new degradation mechanism appeared. The PBTI for positive bias temperature instabilities affects nMOS transistor when positively biased. In this particular case, no interface states are generated and 100% of the Vth degradation may be recovered. Those results {{suggest that there is}} no need to have <b>interface</b> <b>state</b> generation to trapped carrier in the bulk of the dielectric.|$|E
50|$|A {{picture of}} the user <b>interface</b> <b>state</b> will provide a quick overview. Wireframes are {{recommended}} over high resolution graphics. Caution should be taken in providing too polished a picture as details might change and time and resources have to be allocated to redraw pictures. Additionally, readers may become distracted into commenting on visual design elements such as color choice and images that were intended to be placeholders and not reflective of the final product.|$|E
40|$|<b>Interface</b> <b>states</b> in {{photonic}} crystals usually require defects or surface/interface decorations. We {{show here}} {{that one can}} control <b>interface</b> <b>states</b> in 1 D photonic crystals through the engineering of geometrical phase such that <b>interface</b> <b>states</b> can be guaranteed in even or odd, or in all photonic bandgaps. We verify experimentally the designed <b>interface</b> <b>states</b> in 1 D multilayered photonic crystals fabricated by electron beam vapor deposition. We also obtain the geometrical phases by measuring the reflection phases at the bandgaps of the PCs and achieve good agreement with the theory. Our approach could provide a platform {{for the design of}} using <b>interface</b> <b>states</b> in photonic crystals for nonlinear optic, sensing, and lasing application...|$|R
40|$|Abstract. The {{effect of}} the <b>interface</b> <b>states</b> on the {{properties}} of (p) a-Si:H/(n) c-Si heterojunction solar cells is studied {{by a set of}} simulations. The results show that there is almost no effect on the short-circuit current. At very low <b>interface</b> <b>states,</b> there is almost no effect on the open-circuit voltage VOC and the fill factor FF, and then the conversion efficiency. Although, at high <b>interface</b> <b>states,</b> VOC decreases due to the decrease of the excess minority carrier density at the c-Si neutral region and the increase of the effective interface recombination velocity at the heterojucntion interface, which also results in the decrease of FF. In particular, at very high <b>interface</b> <b>states,</b> the hole transport is limited by the interface potential barrier, which results in S-shaped J–V characteristics and low fill factors. As a result, the conversion efficiency decreases with <b>interface</b> <b>states</b> increasing at high <b>interface</b> <b>states...</b>|$|R
40|$|The {{original}} publication {{is available}} at springerlink. comIn this paper we present a modified on-chip charge pumping method for measuring the <b>interface</b> <b>states</b> in ultra-thin gate oxide complementary metal-oxide-semiconductor (CMOS) technology. The proposed method, which characterizes oxide <b>interface</b> <b>states</b> by applying pulse frequencies up to the GHz range, is {{used to evaluate the}} evolution of <b>interface</b> <b>states</b> due to dynamic negative bias temperature instability stress on the p-channel field-effect transistor (pFET). The results show that charge pumping increases linearly at frequencies up to the GHz range and that the time dependence of <b>interface</b> <b>states</b> due to AC negative bias temperature instability (NBTI) stress increases with a power law distribution. In addition, we demonstrate experimentally that the VTH shift due to AC NBTI stress depends on <b>interface</b> <b>states</b> and oxide traps. Peer ReviewedPostprint (author’s final draft...|$|R
50|$|An Interface Descriptor Block, {{or simply}} IDB, is {{a portion of}} memory or Cisco IOS {{internal}} data structure that contains information such as the IP address, <b>interface</b> <b>state,</b> and packet statistics for networking data. Cisco's IOS software maintains one IDB for each hardware interface in a particular Cisco switch or router and one IDB for each subinterface. The number of IDBs present in a system varies with the Cisco hardware platform type.|$|E
5000|$|Hot carrier {{injection}} (HCI) {{is a phenomenon}} in solid-state electronic devices where an electron or a “hole” gains sufficient kinetic energy to overcome a potential barrier necessary to break an <b>interface</b> <b>state.</b> The term [...] "hot" [...] refers to the effective temperature used to model carrier density, not to the overall temperature of the device. Since the charge carriers can become trapped in the gate dielectric of a MOS transistor, the switching characteristics of the transistor can be permanently changed. Hot-{{carrier injection}} {{is one of the}} mechanisms that adversely affects the reliability of semiconductors of solid-state devices.|$|E
40|$|The atomic and {{electronic}} structures of a single-wall carbon nanotube prepared on the Au(1 1 1) surface was studied. We performed scanning tunneling spectroscopy measurement in a semiconducting nanotube heterojunction, obtaining the local electronic density of states. An <b>interface</b> <b>state</b> was observed within the energy gaps of the semiconducting nanotubes. The <b>interface</b> <b>state</b> is spatially localized {{within a few}} nm scales and decays into the two semiconducting CNTs with unequal screening lengths. The <b>interface</b> <b>state</b> is donor-like, possibly originating from a heptagonal atomic structure. The <b>interface</b> <b>state</b> is well-understood, in analogy {{with that of a}} conventional semiconductor heterojunction. close 3...|$|E
40|$|A {{two-dimensional}} {{numerical simulation}} model of <b>interface</b> <b>states</b> in scanning capacitance microscopy (SCM) measurements of p-n junctions is presented. In the model, amphoteric <b>interface</b> <b>states</b> with two transition energies in the Si band gap are represented as fixed charges {{to account for}} their behavior in SCM measurements. The <b>interface</b> <b>states</b> are shown to cause a stretch-out and a parallel shift of the capacitance-voltage characteristics in the depletion and neutral regions of p-n junctions, respectively. This explains {{the discrepancy between the}} SCM measurement and simulation near p-n junctions, and thus modeling <b>interface</b> <b>states</b> is crucial for SCM dopant profiling of p-n junctions. No Full Tex...|$|R
40|$|Hot carrier {{degradation}} of sub-micron n-channel and p-channel MOSFET’s from a CMOS process was investigated using small-signal gate-to-drain capacitance and charge pumping measurements for three different stress conditions. For both devices {{the worst case}} degradation {{was found to be}} due to the trapping of majority carriers and the creation of acceptor <b>interface</b> <b>states,</b> mainly in the upper half of the bandgap. It was concluded that the trapping of carriers and generation of <b>interface</b> <b>states</b> are separate processes. The effect of the donor <b>interface</b> <b>states</b> in {{the lower half of the}} bandgap necessary to associate the <b>interface</b> <b>states</b> with the pbo dangling bond model was not observed. A possible cause is suggested...|$|R
40|$|The {{following}} topics were covered: <b>interface</b> <b>states,</b> MOS condensator, {{admittance spectroscopy}} of interfaces, wide-band gap semiconductor SiC, SiC MOS structures, DLTS, SiC/SiO_ 2 <b>interface</b> <b>states.</b> (WL) SIGLEAvailable from TIB Hannover / FIZ - Fachinformationszzentrum Karlsruhe / TIB - Technische InformationsbibliothekDEGerman...|$|R
40|$|We {{demonstrate}} that a forming gas annealing temperature of 520 degreesC significantly improves <b>interface</b> <b>state</b> passivation for SiO 2 /HfO 2 -based/polycrystalline-Si gate stacks {{as compared to}} annealing at 420 degreesC normally used for SiO 2 /polycrystalline-Si gate stacks. We also show that the initial <b>interface</b> <b>state</b> density is dependent upon the interfacial SiO 2 preparation, whereby a chemically grown oxide has a higher initial <b>interface</b> <b>state</b> density as compared to a thermally grown oxide. (C) 2003 American Institute of Physics. status: publishe...|$|E
40|$|Abstract. Both n-type and p-type GaN MOS {{capacitors}} with plasma-enhanced CVD-SiO 2 as {{the gate}} oxide were characterized using both capacitance and conductance techniques. From a n type MOS capacitor, an <b>interface</b> <b>state</b> density of 3. 8 × 1010 /cm 2 -eV {{was estimated at}} 0. 19 eV near the conduction band and decreases deeper into the bandgap while from a p type MOS capacitor, an <b>interface</b> <b>state</b> density of 1. 4 × 1011 /cm 2 -eV 0. 61 eV above the valence band was estimated and decreases deeper into the bandgap. Unlike the symmetric <b>interface</b> <b>state</b> density distribution in Si, an asymmetric <b>interface</b> <b>state</b> density distribution with lower density near the conduction band and higher density near the valence band has been determined...|$|E
40|$|The <b>interface</b> <b>state</b> density {{has been}} {{measured}} {{as a function}} of bandgap energy for high-k gated germanium nMOS capacitors, using the high-low capacitance and conductance techniques. Effective mobility has been measured at 4. 2 K on the corresponding pMOSFETs, which have a range of Ge/gate dielectric <b>interface</b> <b>state</b> densities, and modelled by assuming interface roughness and interface charge scattering at the SiO 2 interlayer/Ge interface dominate the mobility. A good correlation between measured <b>interface</b> <b>state</b> density and modelled charged impurity density is observed for these devices. A hydrogen anneal reduces the <b>interface</b> <b>state</b> density, as measured for capacitors and MOSFETs, with a corresponding decrease in the impurity sheet density fitting parameter in the latter. In addition, the hydrogen anneal results in a 20...|$|E
40|$|We {{establish}} and resolve the complete transport equations governing the working of a MIS tunnel solar cell. We {{take into account}} both electrostatic and kinetic actions of acceptor-like or donor-like <b>interface</b> <b>states.</b> Our study shows that for a n-type semiconductor donor-like <b>interface</b> <b>states</b> deteriorate the photovoltaic efficiency of the cell, especially when their unfavourable electrostatic action is assisted by a notable kinetic one. Acceptor-like <b>interface</b> <b>states</b> can, on the contrary, lead to an important improvement of the photovoltaic yield. In a general manner, we show that the current suppression effect is essentially due to an electrostatic action of <b>interface</b> <b>states.</b> Besides we point out that recombination effects can only affect the open-circuit voltage...|$|R
40|$|We {{study the}} origin of <b>interface</b> <b>states</b> in carbon {{nanotube}} intramolecular junctions between achiral tubes. By applying the Born-von Karman boundary condition to an interface between armchair- and zigzag-terminated graphene layers, {{we are able to}} explain their number and energies. We show that these <b>interface</b> <b>states,</b> costumarily attributed to the presence of topological defects, are actually related to zigzag edge states, as those of graphene zigzag nanoribbons. Spatial localization of <b>interface</b> <b>states</b> is seen to vary greatly, and may extend appreciably into either side of the junction. Our results give an alternative explanation to the unusual decay length measured for <b>interface</b> <b>states</b> of semiconductor nanotube junctions, and could be further tested by local probe spectroscopies...|$|R
40|$|A unified {{understanding}} on Fully Depleted SOI (FDSOI) N-Channel MOSFET {{hot carrier}} degradation is presented using a novel methodology and devices fabricated on SIMOX substrate. We measured traditionally reported front gate threshold voltage shift and de-coupled {{front and back}} gate threshold voltage shifts by accumulating the opposite interface. Interpretation of the experimental results are provided on floating body, bipolar breakdown and series parasitic source/drain resistance (R ds) debiasing effects on hot carrier degradation. At low drain bias, device degradation {{is dominated by the}} coupling of back interface degradation to the front interface. Back interface is degraded by the hole trapping and <b>interface</b> <b>states</b> generation simultaneously. Front interface is degraded by the <b>interface</b> <b>states</b> generation. At moderate drain bias, floating body induced shift in threshold voltage is dominant despite moderate front <b>interface</b> <b>states</b> generation. At high V ds, <b>interface</b> <b>states</b> generation at the back interface and the competing hole trapping and <b>interface</b> <b>states</b> generation at the front interface are observed...|$|R
40|$|Temperature {{dependence}} of the <b>interface</b> <b>state</b> distribution due to hot carrier injection (HCl) effect in FinFET device is investigated in this paper. The <b>interface</b> <b>state</b> distribution along the FinFET channel at various temperatures is first extracted by measuring the generation-recombination (G-R) current and then the shift of <b>interface</b> <b>state</b> density with temperature is analyzed. The result shows that the density of interface states increases with elevating temperature from 28 degrees C to 128 degrees C. While the change of generation rate slows down with rising temperature and the distribution region is insensitive to both stress time and temperature. Based on the measured data, an empirical Gaussian-like model is proposed to describe the <b>interface</b> <b>state</b> distribution along the FinFET channel and good agreements with experimental data are obtained. (C) 2010 Elsevier Ltd. All rights reserved...|$|E
40|$|We {{present the}} first report of the <b>interface</b> <b>state</b> density {{distribution}} in undoped hydrogenated amorphous silicon/crystalline silicon heterostructures. The observed MIS (metal-insulator-semiconductor) like high frequency C(V) variation in this structure is used to obtain <b>interface</b> <b>state</b> density distribution in heterostructures with a-Si:H layer prepared either by reactive sputtering or glow discharge techniqu...|$|E
40|$|The <b>interface</b> <b>state</b> {{recombination}} {{effect from}} the quantum confinement effect in PL {{signals from the}} SRO material system was studied. The {{results show that the}} larger the size of Si NCs, the more beneficial for the <b>interface</b> <b>state</b> recombination process to surpass the quantum confinement process, in support of Qin's model. IEEE...|$|E
40|$|The {{physical}} {{mechanism of}} the <b>interface</b> <b>states</b> in layered structures consisting of single-negative metamaterials is investigated using a simple resonant cavity model. We found that the <b>interface</b> <b>states</b> and their corresponding tunneling transmission modes appeared when the resonant condition is satisfied. Such resonant condition depends on the phase changes inside the resonant cavity. Based on these results, we proposed an efficient method to precisely predict the frequencies of the tunneling <b>interface</b> <b>states</b> inside the single-negative metamaterial layers. Our method is effective for <b>interface</b> <b>states</b> corresponding to perfect or imperfect tunneling transmission. Composite right/left-handed transmission lines were used to realize the pair and sandwich metamaterial layered structures in the microwave region. Electromagnetic tunneling <b>interface</b> <b>states</b> were observed in the measurements, which agreed well with the theory. Our study offers a way for effectively designing metamaterial devices with novel electromagnetic tunneling properties. Department of Applied PhysicsAuthor name used in this publication: Chi Wah Leun...|$|R
40|$|The {{relationship}} between the electrical behavior of GaAs Metal Insulator Semiconductor (MIS) structures and the high density discrete energy <b>interface</b> <b>states</b> (0. 7 and 0. 9 eV below the conduction band) was investigated utilizing photo- and thermal emission from the <b>interface</b> <b>states</b> in conjunction with capacitance measurements. It was found that all essential features of the anomalous behavior of GaAs MIS structures, such as the frequency dispersion and the C-V hysteresis, can be explained {{on the basis of}} nonequilibrium charging and discharging of the high density discrete energy <b>interface</b> <b>states...</b>|$|R
30|$|Except {{the sample}} with a 7.4 -thick-AlN, all other samples showed the {{anomalous}} {{peak in the}} C–V curve with increasing the bias voltage, which {{were associated with the}} distribution of deep traps in the gap, the series resistance, and <b>interface</b> <b>states</b> [28, 29]. The frequency dispersion in the accumulation region is associated with the formation of an inhomogeneous layer at the interface. The capacitance of such layer acts in series with the oxide capacitance causing the dispersion in the accumulation [30]. The dispersion in depletion is due to the presence of <b>interface</b> <b>states</b> responding to applied frequency. If the time constants of the <b>interface</b> <b>states</b> are comparable to the frequency of small signal, the <b>interface</b> <b>states</b> make a contribution to the total capacitance such that the threshold capacitance increases with decreasing the frequency [31].|$|R
40|$|Abstract. The authors {{investigated}} {{the effect of}} preannealing on N-/Al-coimplanted and over-oxidized Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs). The preannealing process causes a decrease of the Hall mobility and the effective mobility, and an increase of the <b>interface</b> <b>state</b> density. Secondary ion mass spectroscopy (SIMS) measurements revealed that the N concentration at the SiO 2 /SiC interface in preannealed samples is lower than in not-preannealed samples, which might be the reason for in the increase of the <b>interface</b> <b>state</b> density. In MOSFETs without preannealing, more N atoms are piled up at the SiO 2 /SiC interface, leading to the lower <b>interface</b> <b>state</b> density and higher mobility...|$|E
40|$|The authors {{apply the}} {{conductance}} method at 25 and 150 degrees C to GaAs-Al 2 O 3 metal-oxide-semiconductor devices {{in order to}} derive the <b>interface</b> <b>state</b> distribution (D-it) {{as a function of}} energy in the bandgap. The D-it is governed by two large <b>interface</b> <b>state</b> peaks at midgap energies, in agreement with the unified defect model. S-passivation and forming gas annealing reduce the D-it in large parts of the bandgap, mainly close to the valence band, reducing noticeably the room temperature frequency dispersion. However the midgap <b>interface</b> <b>state</b> peaks are not affected by these treatments, such that Fermi level pinning at midgap energies remains. status: publishe...|$|E
40|$|A {{detailed}} analysis of the photoluminescence (PL) from Si nanocrystals (NCs) embedded in a silicon-rich SiO 2 matrix is reported. The PL spectra consist of three Gaussian bands (peaks A,B, and C), originated from the quantum confinement effect of Si NCs, the <b>interface</b> <b>state</b> effect between a Si NC and a SiO 2 matrix, and the localized state transitions of amorphous Si clusters, respectively. The size and the surface chemistry of Si NCs are two major factors affecting the transition of the dominant PL origin from the quantum confinement effect to the <b>interface</b> <b>state</b> recombination. The larger the size of Si NCs and the higher the <b>interface</b> <b>state</b> density (in particular, Si = O bonds), the more beneficial for the <b>interface</b> <b>state</b> recombination process to surpass the quantum confinement process, in good agreement with Qin's prediction in Qin and Li [Phys. Rev. B 68, 85309 (2003) ]. The realistic model of Si NCs embedded in a SiO 2 matrix provides a firm theoretical support to explain the transition trend...|$|E
40|$|We {{consider}} a junction between two topological insulators, and calculate {{the properties of}} the <b>interface</b> <b>states</b> with an effective low energy Hamiltonian for topological insulators with a single cone on the surface. This system bears a close resemblance to bilayer graphene, as both result from the hybridization of Dirac cones. We find gapless <b>interface</b> <b>states</b> not only when the helicity direction of the topological surface states are oppositely oriented, but they can also exist if they are equally oriented. Furthermore, we find that the existence of the <b>interface</b> <b>states</b> can be understood from the closing of the bulk gap when the helicity changes orientation. Recently, superluminal tachyonic excitations were also claimed to exist at the interface between topological insulators. However, here we show that these <b>interface</b> <b>states</b> do not exist...|$|R
5000|$|<b>Interface</b> <b>states</b> {{which may}} have a very large {{electrical}} polarization.|$|R
40|$|The authors {{present a}} simple {{formulation}} to include <b>interface</b> <b>states</b> within the numerical modelling of abrupt heterojunction. In this formulation, the <b>interface</b> <b>states</b> {{are included in}} Poisson's equation by expressing the electric potential at the interface {{as a function of}} those at the neighbouring mesh points using the boundary condition of the electric displacement. The importance of the <b>interface</b> <b>states</b> on the I-V characteristics is demonstrated through the simulation of n-N and p-N GaAs/AlGaAs abrupt heterojunctions. The <b>interface</b> <b>states</b> are found to affect the I-V characteristics through the change in the barrier resulting from the sheet of charge at the interface. The effect of donor- and acceptor-like states is also investigated. Results show that the acceptor states have stronger impact on the characteristics of isotype heterojunction and the donor states have relatively more effect on the anisotype heterojunction...|$|R
40|$|An {{analysis}} of the origin and passivation of interface states in (100) Si/SiOx/HfO 2 /TiN capacitor structures is presented. For high-k gate/metal gate capacitors which exhibit relatively high <b>interface</b> <b>state</b> densities (> 1 x 1011 cm- 2) the dominant interfacial defects are silicon dangling bond (Pbo) centres. For (100) Si/SiOx/HfO 2 /TiN capacitors which experience no high temperature thermal budget following HfO 2 /TiN gate formation (T< 600 {degree sign}C), the devices exhibit instabilities, where the <b>interface</b> <b>state</b> densities are modified during electrical measurements. The origin of this instability is studied. The response of the <b>interface</b> <b>state</b> density to rapid thermal annealing (30 s) in N 2 over the temperature range 600 - 900 {degree sign}C is presented. In addition, results are presented for <b>interface</b> <b>state</b> passivation in forming gas (0. 5 H 2 / 0. 95 N 2) from 350 - 550 {degree sign}C for (100) Si/SiOx/HfO 2 /TiN gate stacks with no post deposition annealing following TiN gate formation and for devices following a 900 {degree sign}C, 30 s N 2 RTA...|$|E
40|$|Abstract. The {{interface}} of two low-density {{materials is}} bent in the forming process, which decreases {{the performance of}} materials. The theoretical analysis of the <b>interface</b> <b>state</b> in the forming process was taken to solve this problem, and {{the results indicated that}} the viscosity of the low-density material was very important to the <b>interface</b> <b>state.</b> The finite element simulation was also used to investigate the factors that affect the <b>interface</b> <b>state.</b> The results revealed the viscosity of material and the pressure were the main factors that affected the interface state; the stress and displacement at the interface could be accurately predicted by the finite element models. The ultimate aim was to modify the relevant parameters in a way that could obtain the required interface states...|$|E
3000|$|Results {{given in}} Fig. 8 {{suggest that a}} proper <b>interface</b> <b>state</b> is {{extremely}} important to achieve high H [...]...|$|E
40|$|Reliability of FinFETs is {{studied in}} this paper using the forward gated-diode generation-recombination (G-R) current. The current-voltage {{characteristics}} of a FinFET are measured for parameter extraction and a mathematical algorithm is used to extract the stress-induced <b>interface</b> <b>states</b> and oxide traps of the FinFET from the G-R current measurement. It is observed that the stress-induced <b>interface</b> <b>states</b> and oxide traps can be distinguished by observing the shift of the peak G-R current in the body current (I-b) versus gate voltage (V-g) characteristic. The <b>interface</b> <b>states</b> cause {{a change in the}} maximum G-R current (Delta I-peak) while the oxide traps result in a shift of the gate voltage (Delta V-g) corresponding to the Delta I-peak. Unlike bulk MOSFETs, the dominant degradation mechanism of FinFETs is found to be the oxide traps formation rather than the <b>interface</b> <b>states</b> generation...|$|R
40|$|Electrical {{transport}} {{properties of}} heteroepitaxial p-n junctions made of La_(0. 8) Sr_(0. 2) CoO_(3) and SrTi_(0. 99) Nb_(0. 01) O_(3) were studied. Junctions display highly rectifying current-voltage characteristics {{over a wide}} temperature range (20 – 300 K). Two distinct transport mechanisms are identified: tunneling assisted by <b>interface</b> <b>states</b> at T< 130 K and diffusion/recombination at higher temperatures. Capacitance-voltage characteristics are {{used to determine the}} junction built-in potential at different frequencies. A capacitance relaxation is found due to charge trapping at <b>interface</b> <b>states.</b> <b>Interface</b> <b>states,</b> which deeply affect transport, are discussed in connection to charge-transfer processes related to the polarity mismatch at the interface...|$|R
40|$|Characterizing <b>interface</b> <b>states</b> {{is a key}} task, and it {{typically}} takes seconds when conventional techniques, such as charge pumping (CP), are used. The stress-induced degradation can recover substantially during this time, {{and there is a}} need to improve the measurement speed. The central task of this work is to reduce the measurement time for <b>interface</b> <b>states</b> from seconds to microseconds to minimize the recovery. A fast single pulse CP (SPCP) technique is developed. By exploring the differences in the transient currents corresponding to the two edges of the gate pulse, the net charges pumped into devices can be obtained, and their saturation level is used to evaluate <b>interface</b> <b>states.</b> Unlike the conventional CP (CCP) method, the contribution of currents during the plateaus of gate pulse is excluded for SPCP, making it less vulnerable to the interferences of gate leakage and defects within dielectrics. For the first time, the SPCP allows the recovery of <b>interface</b> <b>states</b> being monitored with a time resolution in microseconds. The results show that the recovery of stress-induced <b>interface</b> <b>states</b> is substantial within 100 mu s, which would be missed if the CCP were used. status: publishe...|$|R
