// (c) Copyright 1995-2019 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:module_ref:erxuanyi:1.0
// IP Revision: 1

`timescale 1ns/1ps

(* DowngradeIPIdentifiedWarnings = "yes" *)
module design_1_erxuanyi_0_0 (
  pw_1,
  pw_2,
  pw_3,
  pw_4,
  pw_5,
  pw_6,
  pw_7,
  pw_8,
  pw_9,
  pw_10,
  xiugai,
  green1,
  n1,
  n2,
  n3,
  n4,
  n5,
  n6,
  n7,
  n8,
  n9,
  n10,
  m1,
  m2,
  m3,
  m4,
  m5,
  m6,
  m7,
  m8,
  m9,
  m10
);

input wire pw_1;
input wire pw_2;
input wire pw_3;
input wire pw_4;
input wire pw_5;
input wire pw_6;
input wire pw_7;
input wire pw_8;
input wire pw_9;
input wire pw_10;
input wire xiugai;
input wire green1;
output wire n1;
output wire n2;
output wire n3;
output wire n4;
output wire n5;
output wire n6;
output wire n7;
output wire n8;
output wire n9;
output wire n10;
output wire m1;
output wire m2;
output wire m3;
output wire m4;
output wire m5;
output wire m6;
output wire m7;
output wire m8;
output wire m9;
output wire m10;

  erxuanyi inst (
    .pw_1(pw_1),
    .pw_2(pw_2),
    .pw_3(pw_3),
    .pw_4(pw_4),
    .pw_5(pw_5),
    .pw_6(pw_6),
    .pw_7(pw_7),
    .pw_8(pw_8),
    .pw_9(pw_9),
    .pw_10(pw_10),
    .xiugai(xiugai),
    .green1(green1),
    .n1(n1),
    .n2(n2),
    .n3(n3),
    .n4(n4),
    .n5(n5),
    .n6(n6),
    .n7(n7),
    .n8(n8),
    .n9(n9),
    .n10(n10),
    .m1(m1),
    .m2(m2),
    .m3(m3),
    .m4(m4),
    .m5(m5),
    .m6(m6),
    .m7(m7),
    .m8(m8),
    .m9(m9),
    .m10(m10)
  );
endmodule
