{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682670366094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682670366102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 16:26:05 2023 " "Processing started: Fri Apr 28 16:26:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682670366102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670366102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AUTO_Buy -c AUTO_Buy " "Command: quartus_map --read_settings_files=on --write_settings_files=off AUTO_Buy -c AUTO_Buy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670366103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682670366509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682670366509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/sel_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/sel_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_drive " "Found entity 1: sel_drive" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_drive " "Found entity 1: seg_drive" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "machine_driver.v(159) " "Verilog HDL information at machine_driver.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/machine_driver.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682670376041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/machine_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/machine_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine_drive " "Found entity 1: machine_drive" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/machine_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_drive " "Found entity 1: led_drive" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/lanterns.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/lanterns.v" { { "Info" "ISGN_ENTITY_NAME" "1 lanterns " "Found entity 1: lanterns" {  } { { "../src/lanterns.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/lanterns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/key_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/key_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_drive " "Found entity 1: key_drive" {  } { { "../src/key_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/key_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/freq_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/freq_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_select " "Found entity 1: freq_select" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/freq_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_drive " "Found entity 1: beep_drive" {  } { { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_bug_fpga/src/auto_buy.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_bug_fpga/src/auto_buy.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_Buy " "Found entity 1: AUTO_Buy" {  } { { "../src/AUTO_Buy.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AUTO_Buy " "Elaborating entity \"AUTO_Buy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682670376127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_drive sel_drive:inst_sel_drive " "Elaborating entity \"sel_drive\" for hierarchy \"sel_drive:inst_sel_drive\"" {  } { { "../src/AUTO_Buy.v" "inst_sel_drive" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 sel_driver.v(37) " "Verilog HDL assignment warning at sel_driver.v(37): truncated value with size 32 to match size of target (21)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376136 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state sel_driver.v(57) " "Verilog HDL Always Construct warning at sel_driver.v(57): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682670376136 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_out sel_driver.v(101) " "Verilog HDL Always Construct warning at sel_driver.v(101): variable \"price_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682670376137 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need sel_driver.v(109) " "Verilog HDL Always Construct warning at sel_driver.v(109): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682670376137 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need sel_driver.v(117) " "Verilog HDL Always Construct warning at sel_driver.v(117): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682670376137 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put sel_driver.v(125) " "Verilog HDL Always Construct warning at sel_driver.v(125): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682670376137 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put sel_driver.v(133) " "Verilog HDL Always Construct warning at sel_driver.v(133): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682670376137 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state5 sel_driver.v(57) " "Inferred latch for \"next_state.state5\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376138 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state4 sel_driver.v(57) " "Inferred latch for \"next_state.state4\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376138 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state3 sel_driver.v(57) " "Inferred latch for \"next_state.state3\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376138 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state2 sel_driver.v(57) " "Inferred latch for \"next_state.state2\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376138 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state1 sel_driver.v(57) " "Inferred latch for \"next_state.state1\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376138 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state0 sel_driver.v(57) " "Inferred latch for \"next_state.state0\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376138 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drive seg_drive:inst_seg_drive " "Elaborating entity \"seg_drive\" for hierarchy \"seg_drive:inst_seg_drive\"" {  } { { "../src/AUTO_Buy.v" "inst_seg_drive" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(16) " "Verilog HDL assignment warning at seg_driver.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376145 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(17) " "Verilog HDL assignment warning at seg_driver.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376146 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(19) " "Verilog HDL assignment warning at seg_driver.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376146 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(20) " "Verilog HDL assignment warning at seg_driver.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376146 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(22) " "Verilog HDL assignment warning at seg_driver.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376146 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(23) " "Verilog HDL assignment warning at seg_driver.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376146 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_drive machine_drive:inst_machine_drive " "Elaborating entity \"machine_drive\" for hierarchy \"machine_drive:inst_machine_drive\"" {  } { { "../src/AUTO_Buy.v" "inst_machine_drive" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 machine_driver.v(72) " "Verilog HDL assignment warning at machine_driver.v(72): truncated value with size 32 to match size of target (2)" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/machine_driver.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376154 "|AUTO_Buy|machine_drive:inst_machine_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_drive led_drive:inst_led " "Elaborating entity \"led_drive\" for hierarchy \"led_drive:inst_led\"" {  } { { "../src/AUTO_Buy.v" "inst_led" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_select freq_select:inst_freq_select " "Elaborating entity \"freq_select\" for hierarchy \"freq_select:inst_freq_select\"" {  } { { "../src/AUTO_Buy.v" "inst_freq_select" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376174 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "freq_select.v(220) " "Verilog HDL Case Statement warning at freq_select.v(220): case item expression covers a value already covered by a previous case item" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/freq_select.v" 220 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1682670376177 "|AUTO_Buy|freq_select:inst_freq_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 freq_select.v(311) " "Verilog HDL assignment warning at freq_select.v(311): truncated value with size 20 to match size of target (19)" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/freq_select.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376179 "|AUTO_Buy|freq_select:inst_freq_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lanterns lanterns:inst_lanterns " "Elaborating entity \"lanterns\" for hierarchy \"lanterns:inst_lanterns\"" {  } { { "../src/AUTO_Buy.v" "inst_lanterns" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_drive beep_drive:inst_beep_drive " "Elaborating entity \"beep_drive\" for hierarchy \"beep_drive:inst_beep_drive\"" {  } { { "../src/AUTO_Buy.v" "inst_beep_drive" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:inst_key_debounce_key0 " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:inst_key_debounce_key0\"" {  } { { "../src/AUTO_Buy.v" "inst_key_debounce_key0" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(30) " "Verilog HDL assignment warning at key_debounce.v(30): truncated value with size 32 to match size of target (20)" {  } { { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/key_debounce.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682670376206 "|AUTO_Buy|key_debounce:inst_key_debounce_key0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led_value\[4\] " "Net \"led_value\[4\]\" is missing source, defaulting to GND" {  } { { "../src/AUTO_Buy.v" "led_value\[4\]" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682670376232 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682670376232 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led_value\[4\] " "Net \"led_value\[4\]\" is missing source, defaulting to GND" {  } { { "../src/AUTO_Buy.v" "led_value\[4\]" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682670376233 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682670376233 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led_value\[4\] " "Net \"led_value\[4\]\" is missing source, defaulting to GND" {  } { { "../src/AUTO_Buy.v" "led_value\[4\]" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682670376233 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682670376233 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod5\"" {  } { { "../src/seg_driver.v" "Mod5" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod0\"" {  } { { "../src/seg_driver.v" "Mod0" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div0\"" {  } { { "../src/seg_driver.v" "Div0" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod4\"" {  } { { "../src/seg_driver.v" "Mod4" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div2\"" {  } { { "../src/seg_driver.v" "Div2" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod2\"" {  } { { "../src/seg_driver.v" "Mod2" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div1\"" {  } { { "../src/seg_driver.v" "Div1" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod1\"" {  } { { "../src/seg_driver.v" "Mod1" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod3\"" {  } { { "../src/seg_driver.v" "Mod3" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sel_drive:inst_sel_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sel_drive:inst_sel_drive\|Mod0\"" {  } { { "../src/sel_driver.v" "Mod0" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670376651 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682670376651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod5\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod5 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670376699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670376699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670376699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670376699 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682670376699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod0\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670376903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670376904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670376904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670376904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670376904 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682670376904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670376996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670376996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Div0\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670377016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Div0 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377016 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682670377016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670377059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670377059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod2\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670377090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377090 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682670377090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670377115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod3 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377115 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/seg_driver.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682670377115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sel_drive:inst_sel_drive\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\"" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670377127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sel_drive:inst_sel_drive\|lpm_divide:Mod0 " "Instantiated megafunction \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682670377128 ""}  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682670377128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670377174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670377174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670377199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670377199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682670377241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670377241 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682670377479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/beep_driver.v" 7 -1 0 } } { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/machine_driver.v" 102 -1 0 } } { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/led_driver.v" 61 -1 0 } } { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/machine_driver.v" 87 -1 0 } } { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/beep_driver.v" 14 -1 0 } } { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/key_debounce.v" 8 -1 0 } } { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/machine_driver.v" 23 -1 0 } } { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/led_driver.v" 34 -1 0 } } { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/led_driver.v" 47 -1 0 } } { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/freq_select.v" 230 -1 0 } } { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/key_debounce.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682670377494 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682670377494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682670377819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682670378978 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_drive:inst_seg_drive\|lpm_divide:Mod3\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_6_result_int\[0\]~0" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/alt_u_div_84f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670378985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:inst_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18 " "Logic cell \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_20_result_int\[2\]~18" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/db/alt_u_div_s9f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682670378985 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1682670378985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/output_files/AUTO_Buy.map.smsg " "Generated suppressed messages file D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/output_files/AUTO_Buy.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670379025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682670379144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682670379144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1174 " "Implemented 1174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682670379227 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682670379227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1143 " "Implemented 1143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682670379227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682670379227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682670379245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 16:26:19 2023 " "Processing ended: Fri Apr 28 16:26:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682670379245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682670379245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682670379245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682670379245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682670382432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682670382439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 16:26:22 2023 " "Processing started: Fri Apr 28 16:26:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682670382439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682670382439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AUTO_Buy -c AUTO_Buy " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AUTO_Buy -c AUTO_Buy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682670382440 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682670382589 ""}
{ "Info" "0" "" "Project  = AUTO_Buy" {  } {  } 0 0 "Project  = AUTO_Buy" 0 0 "Fitter" 0 0 1682670382590 ""}
{ "Info" "0" "" "Revision = AUTO_Buy" {  } {  } 0 0 "Revision = AUTO_Buy" 0 0 "Fitter" 0 0 1682670382590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682670382676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682670382676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AUTO_Buy EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"AUTO_Buy\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682670382704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682670382746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682670382746 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682670382838 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682670382951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682670382951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682670382951 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682670382951 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682670382954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 2380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682670382954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 2382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682670382954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 2384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682670382954 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682670382954 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682670382955 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 31 " "No exact pin location assignment(s) for 8 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682670383137 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1682670383350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AUTO_Buy.sdc " "Synopsys Design Constraints File file not found: 'AUTO_Buy.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682670383351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682670383352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682670383361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682670383361 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682670383362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682670383421 ""}  } { { "../src/AUTO_Buy.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 2371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682670383421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sel_drive:inst_sel_drive\|flag  " "Automatically promoted node sel_drive:inst_sel_drive\|flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state0 " "Destination node sel_drive:inst_sel_drive\|current_state.state0" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state1 " "Destination node sel_drive:inst_sel_drive\|current_state.state1" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state2 " "Destination node sel_drive:inst_sel_drive\|current_state.state2" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state3 " "Destination node sel_drive:inst_sel_drive\|current_state.state3" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state4 " "Destination node sel_drive:inst_sel_drive\|current_state.state4" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state5 " "Destination node sel_drive:inst_sel_drive\|current_state.state5" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682670383421 ""}  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682670383421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|next_state.state5_190 " "Destination node sel_drive:inst_sel_drive\|next_state.state5_190" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|next_state.state4_194 " "Destination node sel_drive:inst_sel_drive\|next_state.state4_194" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|next_state.state3_198 " "Destination node sel_drive:inst_sel_drive\|next_state.state3_198" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|next_state.state2_202 " "Destination node sel_drive:inst_sel_drive\|next_state.state2_202" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|next_state.state1_206 " "Destination node sel_drive:inst_sel_drive\|next_state.state1_206" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|next_state.state0_210 " "Destination node sel_drive:inst_sel_drive\|next_state.state0_210" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/sel_driver.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682670383421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682670383421 ""}  } { { "../src/AUTO_Buy.v" "" { Text "D:/code-file/FPGA_PRJ/auto_bug_fpga/src/AUTO_Buy.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 0 { 0 ""} 0 2372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682670383421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682670383636 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682670383637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682670383637 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682670383638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682670383640 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682670383641 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682670383641 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682670383642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682670383679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682670383680 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682670383680 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682670383683 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682670383683 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682670383683 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 11 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682670383684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682670383684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682670383684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682670383684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682670383684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 8 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682670383684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682670383684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 13 13 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682670383684 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682670383684 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682670383684 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682670383711 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682670383715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682670384076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682670384231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682670384245 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682670387407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682670387407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682670387692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682670388326 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682670388326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682670389037 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682670389037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682670389040 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682670389148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682670389157 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682670389321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682670389321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682670389541 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682670389914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/output_files/AUTO_Buy.fit.smsg " "Generated suppressed messages file D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/output_files/AUTO_Buy.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682670390197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5846 " "Peak virtual memory: 5846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682670390602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 16:26:30 2023 " "Processing ended: Fri Apr 28 16:26:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682670390602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682670390602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682670390602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682670390602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682670391738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682670391745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 16:26:31 2023 " "Processing started: Fri Apr 28 16:26:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682670391745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682670391745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AUTO_Buy -c AUTO_Buy " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AUTO_Buy -c AUTO_Buy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682670391745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682670392078 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682670392345 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682670392364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682670392473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 16:26:32 2023 " "Processing ended: Fri Apr 28 16:26:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682670392473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682670392473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682670392473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682670392473 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682670393065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682670393790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682670393798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 16:26:33 2023 " "Processing started: Fri Apr 28 16:26:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682670393798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682670393798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AUTO_Buy -c AUTO_Buy " "Command: quartus_sta AUTO_Buy -c AUTO_Buy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682670393798 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682670393950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682670394100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682670394100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394142 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1682670394285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AUTO_Buy.sdc " "Synopsys Design Constraints File file not found: 'AUTO_Buy.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682670394314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394314 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682670394317 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel_drive:inst_sel_drive\|flag sel_drive:inst_sel_drive\|flag " "create_clock -period 1.000 -name sel_drive:inst_sel_drive\|flag sel_drive:inst_sel_drive\|flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682670394317 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682670394317 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682670394322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682670394323 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682670394323 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682670394331 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682670394369 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682670394369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.315 " "Worst-case setup slack is -9.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.315           -1648.171 clk  " "   -9.315           -1648.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851              -4.969 sel_drive:inst_sel_drive\|flag  " "   -0.851              -4.969 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 sel_drive:inst_sel_drive\|flag  " "    0.505               0.000 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682670394377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682670394380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -507.093 clk  " "   -3.000            -507.093 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 sel_drive:inst_sel_drive\|flag  " "    0.329               0.000 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682670394424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682670394441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682670394695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682670394797 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682670394808 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682670394808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.576 " "Worst-case setup slack is -8.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.576           -1522.262 clk  " "   -8.576           -1522.262 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843              -4.835 sel_drive:inst_sel_drive\|flag  " "   -0.843              -4.835 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 sel_drive:inst_sel_drive\|flag  " "    0.588               0.000 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682670394821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682670394825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -507.093 clk  " "   -3.000            -507.093 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 sel_drive:inst_sel_drive\|flag  " "    0.216               0.000 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670394828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670394828 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682670394878 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682670394998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682670395002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682670395002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.522 " "Worst-case setup slack is -3.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522            -522.269 clk  " "   -3.522            -522.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 sel_drive:inst_sel_drive\|flag  " "    0.019               0.000 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670395004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 sel_drive:inst_sel_drive\|flag  " "    0.319               0.000 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670395010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682670395014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682670395018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -364.406 clk  " "   -3.000            -364.406 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 sel_drive:inst_sel_drive\|flag  " "    0.373               0.000 sel_drive:inst_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682670395021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682670395021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682670395375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682670395378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682670395430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 16:26:35 2023 " "Processing ended: Fri Apr 28 16:26:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682670395430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682670395430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682670395430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682670395430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682670396523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682670396531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 16:26:36 2023 " "Processing started: Fri Apr 28 16:26:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682670396531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682670396531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AUTO_Buy -c AUTO_Buy " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AUTO_Buy -c AUTO_Buy" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682670396531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682670397036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUTO_Buy_8_1200mv_85c_slow.vo D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/ simulation " "Generated file AUTO_Buy_8_1200mv_85c_slow.vo in folder \"D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682670397282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUTO_Buy_8_1200mv_0c_slow.vo D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/ simulation " "Generated file AUTO_Buy_8_1200mv_0c_slow.vo in folder \"D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682670397407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUTO_Buy_min_1200mv_0c_fast.vo D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/ simulation " "Generated file AUTO_Buy_min_1200mv_0c_fast.vo in folder \"D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682670397529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUTO_Buy.vo D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/ simulation " "Generated file AUTO_Buy.vo in folder \"D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682670397650 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUTO_Buy_8_1200mv_85c_v_slow.sdo D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/ simulation " "Generated file AUTO_Buy_8_1200mv_85c_v_slow.sdo in folder \"D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682670397750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUTO_Buy_8_1200mv_0c_v_slow.sdo D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/ simulation " "Generated file AUTO_Buy_8_1200mv_0c_v_slow.sdo in folder \"D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682670397850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUTO_Buy_min_1200mv_0c_v_fast.sdo D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/ simulation " "Generated file AUTO_Buy_min_1200mv_0c_v_fast.sdo in folder \"D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682670397952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUTO_Buy_v.sdo D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/ simulation " "Generated file AUTO_Buy_v.sdo in folder \"D:/code-file/FPGA_PRJ/auto_bug_fpga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682670398054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682670398101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 16:26:38 2023 " "Processing ended: Fri Apr 28 16:26:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682670398101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682670398101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682670398101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682670398101 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682670398701 ""}
