	component DE0_CV_QSYS is
		port (
			clk_clk                        : in    std_logic                     := 'X';             -- clk
			clk_sdram_clk                  : out   std_logic;                                        -- clk
			key_external_connection_export : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_datain_export              : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			pio_io_inout_export            : out   std_logic_vector(8 downto 0);                     -- export
			pio_keyout_export              : out   std_logic_vector(4 downto 0);                     -- export
			pio_mode_selout_export         : out   std_logic_vector(2 downto 0);                     -- export
			pll_locked_export              : out   std_logic;                                        -- export
			reset_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr                : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                  : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n               : out   std_logic;                                        -- cas_n
			sdram_wire_cke                 : out   std_logic;                                        -- cke
			sdram_wire_cs_n                : out   std_logic;                                        -- cs_n
			sdram_wire_dq                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                 : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n               : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                : out   std_logic;                                        -- we_n
			uart_0_rxd                     : in    std_logic                     := 'X';             -- rxd
			uart_0_txd                     : out   std_logic                                         -- txd
		);
	end component DE0_CV_QSYS;

