
sd-dht11-logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089d4  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08008b90  08008b90  00018b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c00  08008c00  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08008c00  08008c00  00018c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c08  08008c08  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c08  08008c08  00018c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c0c  08008c0c  00018c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08008c10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c4  2000000c  08008c1c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008d0  08008c1c  000208d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021b60  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c86  00000000  00000000  00041bdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e00  00000000  00000000  00045868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001795  00000000  00000000  00047668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000342d5  00000000  00000000  00048dfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002547d  00000000  00000000  0007d0d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00137e58  00000000  00000000  000a254f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008298  00000000  00000000  001da3a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001e2640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08008b78 	.word	0x08008b78

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08008b78 	.word	0x08008b78

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b970 	b.w	80004f4 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9e08      	ldr	r6, [sp, #32]
 8000232:	460d      	mov	r5, r1
 8000234:	4604      	mov	r4, r0
 8000236:	460f      	mov	r7, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4694      	mov	ip, r2
 8000240:	d965      	bls.n	800030e <__udivmoddi4+0xe2>
 8000242:	fab2 f382 	clz	r3, r2
 8000246:	b143      	cbz	r3, 800025a <__udivmoddi4+0x2e>
 8000248:	fa02 fc03 	lsl.w	ip, r2, r3
 800024c:	f1c3 0220 	rsb	r2, r3, #32
 8000250:	409f      	lsls	r7, r3
 8000252:	fa20 f202 	lsr.w	r2, r0, r2
 8000256:	4317      	orrs	r7, r2
 8000258:	409c      	lsls	r4, r3
 800025a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800025e:	fa1f f58c 	uxth.w	r5, ip
 8000262:	fbb7 f1fe 	udiv	r1, r7, lr
 8000266:	0c22      	lsrs	r2, r4, #16
 8000268:	fb0e 7711 	mls	r7, lr, r1, r7
 800026c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000270:	fb01 f005 	mul.w	r0, r1, r5
 8000274:	4290      	cmp	r0, r2
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x62>
 8000278:	eb1c 0202 	adds.w	r2, ip, r2
 800027c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000280:	f080 811c 	bcs.w	80004bc <__udivmoddi4+0x290>
 8000284:	4290      	cmp	r0, r2
 8000286:	f240 8119 	bls.w	80004bc <__udivmoddi4+0x290>
 800028a:	3902      	subs	r1, #2
 800028c:	4462      	add	r2, ip
 800028e:	1a12      	subs	r2, r2, r0
 8000290:	b2a4      	uxth	r4, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800029e:	fb00 f505 	mul.w	r5, r0, r5
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x90>
 80002a6:	eb1c 0404 	adds.w	r4, ip, r4
 80002aa:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ae:	f080 8107 	bcs.w	80004c0 <__udivmoddi4+0x294>
 80002b2:	42a5      	cmp	r5, r4
 80002b4:	f240 8104 	bls.w	80004c0 <__udivmoddi4+0x294>
 80002b8:	4464      	add	r4, ip
 80002ba:	3802      	subs	r0, #2
 80002bc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c0:	1b64      	subs	r4, r4, r5
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11e      	cbz	r6, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40dc      	lsrs	r4, r3
 80002c8:	2300      	movs	r3, #0
 80002ca:	e9c6 4300 	strd	r4, r3, [r6]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d908      	bls.n	80002e8 <__udivmoddi4+0xbc>
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	f000 80ed 	beq.w	80004b6 <__udivmoddi4+0x28a>
 80002dc:	2100      	movs	r1, #0
 80002de:	e9c6 0500 	strd	r0, r5, [r6]
 80002e2:	4608      	mov	r0, r1
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	fab3 f183 	clz	r1, r3
 80002ec:	2900      	cmp	r1, #0
 80002ee:	d149      	bne.n	8000384 <__udivmoddi4+0x158>
 80002f0:	42ab      	cmp	r3, r5
 80002f2:	d302      	bcc.n	80002fa <__udivmoddi4+0xce>
 80002f4:	4282      	cmp	r2, r0
 80002f6:	f200 80f8 	bhi.w	80004ea <__udivmoddi4+0x2be>
 80002fa:	1a84      	subs	r4, r0, r2
 80002fc:	eb65 0203 	sbc.w	r2, r5, r3
 8000300:	2001      	movs	r0, #1
 8000302:	4617      	mov	r7, r2
 8000304:	2e00      	cmp	r6, #0
 8000306:	d0e2      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000308:	e9c6 4700 	strd	r4, r7, [r6]
 800030c:	e7df      	b.n	80002ce <__udivmoddi4+0xa2>
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xe6>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f382 	clz	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x210>
 800031c:	1a8a      	subs	r2, r1, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f fe8c 	uxth.w	lr, ip
 8000326:	2101      	movs	r1, #1
 8000328:	fbb2 f5f7 	udiv	r5, r2, r7
 800032c:	fb07 2015 	mls	r0, r7, r5, r2
 8000330:	0c22      	lsrs	r2, r4, #16
 8000332:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000336:	fb0e f005 	mul.w	r0, lr, r5
 800033a:	4290      	cmp	r0, r2
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x124>
 800033e:	eb1c 0202 	adds.w	r2, ip, r2
 8000342:	f105 38ff 	add.w	r8, r5, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x122>
 8000348:	4290      	cmp	r0, r2
 800034a:	f200 80cb 	bhi.w	80004e4 <__udivmoddi4+0x2b8>
 800034e:	4645      	mov	r5, r8
 8000350:	1a12      	subs	r2, r2, r0
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb2 f0f7 	udiv	r0, r2, r7
 8000358:	fb07 2210 	mls	r2, r7, r0, r2
 800035c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000360:	fb0e fe00 	mul.w	lr, lr, r0
 8000364:	45a6      	cmp	lr, r4
 8000366:	d908      	bls.n	800037a <__udivmoddi4+0x14e>
 8000368:	eb1c 0404 	adds.w	r4, ip, r4
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x14c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f200 80bb 	bhi.w	80004ee <__udivmoddi4+0x2c2>
 8000378:	4610      	mov	r0, r2
 800037a:	eba4 040e 	sub.w	r4, r4, lr
 800037e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000382:	e79f      	b.n	80002c4 <__udivmoddi4+0x98>
 8000384:	f1c1 0720 	rsb	r7, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 fc07 	lsr.w	ip, r2, r7
 800038e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000392:	fa05 f401 	lsl.w	r4, r5, r1
 8000396:	fa20 f307 	lsr.w	r3, r0, r7
 800039a:	40fd      	lsrs	r5, r7
 800039c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	fb09 5518 	mls	r5, r9, r8, r5
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003b4:	fb08 f50e 	mul.w	r5, r8, lr
 80003b8:	42a5      	cmp	r5, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	fa00 f001 	lsl.w	r0, r0, r1
 80003c2:	d90b      	bls.n	80003dc <__udivmoddi4+0x1b0>
 80003c4:	eb1c 0404 	adds.w	r4, ip, r4
 80003c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003cc:	f080 8088 	bcs.w	80004e0 <__udivmoddi4+0x2b4>
 80003d0:	42a5      	cmp	r5, r4
 80003d2:	f240 8085 	bls.w	80004e0 <__udivmoddi4+0x2b4>
 80003d6:	f1a8 0802 	sub.w	r8, r8, #2
 80003da:	4464      	add	r4, ip
 80003dc:	1b64      	subs	r4, r4, r5
 80003de:	b29d      	uxth	r5, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003ec:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1da>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f103 35ff 	add.w	r5, r3, #4294967295
 80003fc:	d26c      	bcs.n	80004d8 <__udivmoddi4+0x2ac>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	d96a      	bls.n	80004d8 <__udivmoddi4+0x2ac>
 8000402:	3b02      	subs	r3, #2
 8000404:	4464      	add	r4, ip
 8000406:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800040a:	fba3 9502 	umull	r9, r5, r3, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	42ac      	cmp	r4, r5
 8000414:	46c8      	mov	r8, r9
 8000416:	46ae      	mov	lr, r5
 8000418:	d356      	bcc.n	80004c8 <__udivmoddi4+0x29c>
 800041a:	d053      	beq.n	80004c4 <__udivmoddi4+0x298>
 800041c:	b156      	cbz	r6, 8000434 <__udivmoddi4+0x208>
 800041e:	ebb0 0208 	subs.w	r2, r0, r8
 8000422:	eb64 040e 	sbc.w	r4, r4, lr
 8000426:	fa04 f707 	lsl.w	r7, r4, r7
 800042a:	40ca      	lsrs	r2, r1
 800042c:	40cc      	lsrs	r4, r1
 800042e:	4317      	orrs	r7, r2
 8000430:	e9c6 7400 	strd	r7, r4, [r6]
 8000434:	4618      	mov	r0, r3
 8000436:	2100      	movs	r1, #0
 8000438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043c:	f1c3 0120 	rsb	r1, r3, #32
 8000440:	fa02 fc03 	lsl.w	ip, r2, r3
 8000444:	fa20 f201 	lsr.w	r2, r0, r1
 8000448:	fa25 f101 	lsr.w	r1, r5, r1
 800044c:	409d      	lsls	r5, r3
 800044e:	432a      	orrs	r2, r5
 8000450:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000454:	fa1f fe8c 	uxth.w	lr, ip
 8000458:	fbb1 f0f7 	udiv	r0, r1, r7
 800045c:	fb07 1510 	mls	r5, r7, r0, r1
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000466:	fb00 f50e 	mul.w	r5, r0, lr
 800046a:	428d      	cmp	r5, r1
 800046c:	fa04 f403 	lsl.w	r4, r4, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x258>
 8000472:	eb1c 0101 	adds.w	r1, ip, r1
 8000476:	f100 38ff 	add.w	r8, r0, #4294967295
 800047a:	d22f      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 800047c:	428d      	cmp	r5, r1
 800047e:	d92d      	bls.n	80004dc <__udivmoddi4+0x2b0>
 8000480:	3802      	subs	r0, #2
 8000482:	4461      	add	r1, ip
 8000484:	1b49      	subs	r1, r1, r5
 8000486:	b292      	uxth	r2, r2
 8000488:	fbb1 f5f7 	udiv	r5, r1, r7
 800048c:	fb07 1115 	mls	r1, r7, r5, r1
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	fb05 f10e 	mul.w	r1, r5, lr
 8000498:	4291      	cmp	r1, r2
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x282>
 800049c:	eb1c 0202 	adds.w	r2, ip, r2
 80004a0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a4:	d216      	bcs.n	80004d4 <__udivmoddi4+0x2a8>
 80004a6:	4291      	cmp	r1, r2
 80004a8:	d914      	bls.n	80004d4 <__udivmoddi4+0x2a8>
 80004aa:	3d02      	subs	r5, #2
 80004ac:	4462      	add	r2, ip
 80004ae:	1a52      	subs	r2, r2, r1
 80004b0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004b4:	e738      	b.n	8000328 <__udivmoddi4+0xfc>
 80004b6:	4631      	mov	r1, r6
 80004b8:	4630      	mov	r0, r6
 80004ba:	e708      	b.n	80002ce <__udivmoddi4+0xa2>
 80004bc:	4639      	mov	r1, r7
 80004be:	e6e6      	b.n	800028e <__udivmoddi4+0x62>
 80004c0:	4610      	mov	r0, r2
 80004c2:	e6fb      	b.n	80002bc <__udivmoddi4+0x90>
 80004c4:	4548      	cmp	r0, r9
 80004c6:	d2a9      	bcs.n	800041c <__udivmoddi4+0x1f0>
 80004c8:	ebb9 0802 	subs.w	r8, r9, r2
 80004cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d0:	3b01      	subs	r3, #1
 80004d2:	e7a3      	b.n	800041c <__udivmoddi4+0x1f0>
 80004d4:	4645      	mov	r5, r8
 80004d6:	e7ea      	b.n	80004ae <__udivmoddi4+0x282>
 80004d8:	462b      	mov	r3, r5
 80004da:	e794      	b.n	8000406 <__udivmoddi4+0x1da>
 80004dc:	4640      	mov	r0, r8
 80004de:	e7d1      	b.n	8000484 <__udivmoddi4+0x258>
 80004e0:	46d0      	mov	r8, sl
 80004e2:	e77b      	b.n	80003dc <__udivmoddi4+0x1b0>
 80004e4:	3d02      	subs	r5, #2
 80004e6:	4462      	add	r2, ip
 80004e8:	e732      	b.n	8000350 <__udivmoddi4+0x124>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e70a      	b.n	8000304 <__udivmoddi4+0xd8>
 80004ee:	4464      	add	r4, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e742      	b.n	800037a <__udivmoddi4+0x14e>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fc:	f001 f989 	bl	8001812 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 f81a 	bl	8000538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 faf8 	bl	8000af8 <MX_GPIO_Init>
  MX_FMC_Init();
 8000508:	f000 fa90 	bl	8000a2c <MX_FMC_Init>
  MX_I2C1_Init();
 800050c:	f000 f868 	bl	80005e0 <MX_I2C1_Init>
  MX_SAI1_Init();
 8000510:	f000 f8a6 	bl	8000660 <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 8000514:	f000 f90c 	bl	8000730 <MX_SDMMC1_SD_Init>
  MX_SPI2_Init();
 8000518:	f000 f930 	bl	800077c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800051c:	f000 f9c0 	bl	80008a0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000520:	f000 fa0a 	bl	8000938 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000524:	f000 fa54 	bl	80009d0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 8000528:	f000 f966 	bl	80007f8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);			// Start TIM1 for microsecond delay function
 800052c:	4801      	ldr	r0, [pc, #4]	; (8000534 <main+0x3c>)
 800052e:	f006 f8bb 	bl	80066a8 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000532:	e7fe      	b.n	8000532 <main+0x3a>
 8000534:	200001f4 	.word	0x200001f4

08000538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b096      	sub	sp, #88	; 0x58
 800053c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	2244      	movs	r2, #68	; 0x44
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f008 faea 	bl	8008b20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054c:	463b      	mov	r3, r7
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800055a:	2000      	movs	r0, #0
 800055c:	f001 ff1c 	bl	8002398 <HAL_PWREx_ControlVoltageScaling>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000566:	f000 fce5 	bl	8000f34 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 800056a:	2330      	movs	r3, #48	; 0x30
 800056c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800056e:	2301      	movs	r3, #1
 8000570:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000572:	2301      	movs	r3, #1
 8000574:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800057a:	2360      	movs	r3, #96	; 0x60
 800057c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057e:	2302      	movs	r3, #2
 8000580:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000582:	2301      	movs	r3, #1
 8000584:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000586:	2301      	movs	r3, #1
 8000588:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800058a:	233c      	movs	r3, #60	; 0x3c
 800058c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 800058e:	2305      	movs	r3, #5
 8000590:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000592:	2302      	movs	r3, #2
 8000594:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000596:	2302      	movs	r3, #2
 8000598:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	4618      	mov	r0, r3
 80005a0:	f001 ffbe 	bl	8002520 <HAL_RCC_OscConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0x76>
  {
    Error_Handler();
 80005aa:	f000 fcc3 	bl	8000f34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ae:	230f      	movs	r3, #15
 80005b0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b2:	2303      	movs	r3, #3
 80005b4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005ba:	2300      	movs	r3, #0
 80005bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c2:	463b      	mov	r3, r7
 80005c4:	2105      	movs	r1, #5
 80005c6:	4618      	mov	r0, r3
 80005c8:	f002 fbc4 	bl	8002d54 <HAL_RCC_ClockConfig>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80005d2:	f000 fcaf 	bl	8000f34 <Error_Handler>
  }
}
 80005d6:	bf00      	nop
 80005d8:	3758      	adds	r7, #88	; 0x58
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
	...

080005e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005e4:	4b1b      	ldr	r3, [pc, #108]	; (8000654 <MX_I2C1_Init+0x74>)
 80005e6:	4a1c      	ldr	r2, [pc, #112]	; (8000658 <MX_I2C1_Init+0x78>)
 80005e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80005ea:	4b1a      	ldr	r3, [pc, #104]	; (8000654 <MX_I2C1_Init+0x74>)
 80005ec:	4a1b      	ldr	r2, [pc, #108]	; (800065c <MX_I2C1_Init+0x7c>)
 80005ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005f0:	4b18      	ldr	r3, [pc, #96]	; (8000654 <MX_I2C1_Init+0x74>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005f6:	4b17      	ldr	r3, [pc, #92]	; (8000654 <MX_I2C1_Init+0x74>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005fc:	4b15      	ldr	r3, [pc, #84]	; (8000654 <MX_I2C1_Init+0x74>)
 80005fe:	2200      	movs	r2, #0
 8000600:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000602:	4b14      	ldr	r3, [pc, #80]	; (8000654 <MX_I2C1_Init+0x74>)
 8000604:	2200      	movs	r2, #0
 8000606:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000608:	4b12      	ldr	r3, [pc, #72]	; (8000654 <MX_I2C1_Init+0x74>)
 800060a:	2200      	movs	r2, #0
 800060c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800060e:	4b11      	ldr	r3, [pc, #68]	; (8000654 <MX_I2C1_Init+0x74>)
 8000610:	2200      	movs	r2, #0
 8000612:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000614:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <MX_I2C1_Init+0x74>)
 8000616:	2200      	movs	r2, #0
 8000618:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800061a:	480e      	ldr	r0, [pc, #56]	; (8000654 <MX_I2C1_Init+0x74>)
 800061c:	f001 fc22 	bl	8001e64 <HAL_I2C_Init>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000626:	f000 fc85 	bl	8000f34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800062a:	2100      	movs	r1, #0
 800062c:	4809      	ldr	r0, [pc, #36]	; (8000654 <MX_I2C1_Init+0x74>)
 800062e:	f001 fcb4 	bl	8001f9a <HAL_I2CEx_ConfigAnalogFilter>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000638:	f000 fc7c 	bl	8000f34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800063c:	2100      	movs	r1, #0
 800063e:	4805      	ldr	r0, [pc, #20]	; (8000654 <MX_I2C1_Init+0x74>)
 8000640:	f001 fcf6 	bl	8002030 <HAL_I2CEx_ConfigDigitalFilter>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800064a:	f000 fc73 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000028 	.word	0x20000028
 8000658:	40005400 	.word	0x40005400
 800065c:	307075b1 	.word	0x307075b1

08000660 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000664:	4b2f      	ldr	r3, [pc, #188]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000666:	4a30      	ldr	r2, [pc, #192]	; (8000728 <MX_SAI1_Init+0xc8>)
 8000668:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800066a:	4b2e      	ldr	r3, [pc, #184]	; (8000724 <MX_SAI1_Init+0xc4>)
 800066c:	2200      	movs	r2, #0
 800066e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000670:	4b2c      	ldr	r3, [pc, #176]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000672:	2200      	movs	r2, #0
 8000674:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000676:	4b2b      	ldr	r3, [pc, #172]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000678:	2240      	movs	r2, #64	; 0x40
 800067a:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800067c:	4b29      	ldr	r3, [pc, #164]	; (8000724 <MX_SAI1_Init+0xc4>)
 800067e:	2200      	movs	r2, #0
 8000680:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000682:	4b28      	ldr	r3, [pc, #160]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000684:	2200      	movs	r2, #0
 8000686:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000688:	4b26      	ldr	r3, [pc, #152]	; (8000724 <MX_SAI1_Init+0xc4>)
 800068a:	2200      	movs	r2, #0
 800068c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800068e:	4b25      	ldr	r3, [pc, #148]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000690:	2200      	movs	r2, #0
 8000692:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000694:	4b23      	ldr	r3, [pc, #140]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000696:	2200      	movs	r2, #0
 8000698:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800069a:	4b22      	ldr	r3, [pc, #136]	; (8000724 <MX_SAI1_Init+0xc4>)
 800069c:	2200      	movs	r2, #0
 800069e:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80006a0:	4b20      	ldr	r3, [pc, #128]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80006a6:	4b1f      	ldr	r3, [pc, #124]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006a8:	4a20      	ldr	r2, [pc, #128]	; (800072c <MX_SAI1_Init+0xcc>)
 80006aa:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80006ac:	4b1d      	ldr	r3, [pc, #116]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80006b2:	4b1c      	ldr	r3, [pc, #112]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80006b8:	4b1a      	ldr	r3, [pc, #104]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80006be:	4b19      	ldr	r3, [pc, #100]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 80006c4:	4b17      	ldr	r3, [pc, #92]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 0;
 80006cc:	4b15      	ldr	r3, [pc, #84]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80006d2:	4b14      	ldr	r3, [pc, #80]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006d8:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80006da:	4b12      	ldr	r3, [pc, #72]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006dc:	2208      	movs	r2, #8
 80006de:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80006e0:	4b10      	ldr	r3, [pc, #64]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80006e6:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80006ec:	4b0d      	ldr	r3, [pc, #52]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80006f2:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80006f8:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <MX_SAI1_Init+0xc4>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000700:	2200      	movs	r2, #0
 8000702:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000704:	4b07      	ldr	r3, [pc, #28]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000706:	2201      	movs	r2, #1
 8000708:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <MX_SAI1_Init+0xc4>)
 800070c:	2200      	movs	r2, #0
 800070e:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000710:	4804      	ldr	r0, [pc, #16]	; (8000724 <MX_SAI1_Init+0xc4>)
 8000712:	f004 fb83 	bl	8004e1c <HAL_SAI_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 800071c:	f000 fc0a 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}
 8000724:	2000007c 	.word	0x2000007c
 8000728:	40015404 	.word	0x40015404
 800072c:	0002ee00 	.word	0x0002ee00

08000730 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000734:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <MX_SDMMC1_SD_Init+0x44>)
 8000736:	4a10      	ldr	r2, [pc, #64]	; (8000778 <MX_SDMMC1_SD_Init+0x48>)
 8000738:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800073a:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <MX_SDMMC1_SD_Init+0x44>)
 800073c:	2200      	movs	r2, #0
 800073e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <MX_SDMMC1_SD_Init+0x44>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000746:	4b0b      	ldr	r3, [pc, #44]	; (8000774 <MX_SDMMC1_SD_Init+0x44>)
 8000748:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800074c:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800074e:	4b09      	ldr	r3, [pc, #36]	; (8000774 <MX_SDMMC1_SD_Init+0x44>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8000754:	4b07      	ldr	r3, [pc, #28]	; (8000774 <MX_SDMMC1_SD_Init+0x44>)
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
  hsd1.Init.Transceiver = SDMMC_TRANSCEIVER_DISABLE;
 800075a:	4b06      	ldr	r3, [pc, #24]	; (8000774 <MX_SDMMC1_SD_Init+0x44>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000760:	4804      	ldr	r0, [pc, #16]	; (8000774 <MX_SDMMC1_SD_Init+0x44>)
 8000762:	f004 fd73 	bl	800524c <HAL_SD_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_SDMMC1_SD_Init+0x40>
  {
    Error_Handler();
 800076c:	f000 fbe2 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000110 	.word	0x20000110
 8000778:	50062400 	.word	0x50062400

0800077c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000780:	4b1b      	ldr	r3, [pc, #108]	; (80007f0 <MX_SPI2_Init+0x74>)
 8000782:	4a1c      	ldr	r2, [pc, #112]	; (80007f4 <MX_SPI2_Init+0x78>)
 8000784:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000786:	4b1a      	ldr	r3, [pc, #104]	; (80007f0 <MX_SPI2_Init+0x74>)
 8000788:	f44f 7282 	mov.w	r2, #260	; 0x104
 800078c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800078e:	4b18      	ldr	r3, [pc, #96]	; (80007f0 <MX_SPI2_Init+0x74>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000794:	4b16      	ldr	r3, [pc, #88]	; (80007f0 <MX_SPI2_Init+0x74>)
 8000796:	f44f 7240 	mov.w	r2, #768	; 0x300
 800079a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800079c:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <MX_SPI2_Init+0x74>)
 800079e:	2200      	movs	r2, #0
 80007a0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007a2:	4b13      	ldr	r3, [pc, #76]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007a8:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007ae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007b2:	2208      	movs	r2, #8
 80007b4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007be:	2200      	movs	r2, #0
 80007c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80007c8:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007ca:	2207      	movs	r2, #7
 80007cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007d6:	2208      	movs	r2, #8
 80007d8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80007da:	4805      	ldr	r0, [pc, #20]	; (80007f0 <MX_SPI2_Init+0x74>)
 80007dc:	f005 fe21 	bl	8006422 <HAL_SPI_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80007e6:	f000 fba5 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000190 	.word	0x20000190
 80007f4:	40003800 	.word	0x40003800

080007f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000816:	4b20      	ldr	r3, [pc, #128]	; (8000898 <MX_TIM1_Init+0xa0>)
 8000818:	4a20      	ldr	r2, [pc, #128]	; (800089c <MX_TIM1_Init+0xa4>)
 800081a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 120-1;
 800081c:	4b1e      	ldr	r3, [pc, #120]	; (8000898 <MX_TIM1_Init+0xa0>)
 800081e:	2277      	movs	r2, #119	; 0x77
 8000820:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000822:	4b1d      	ldr	r3, [pc, #116]	; (8000898 <MX_TIM1_Init+0xa0>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000828:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <MX_TIM1_Init+0xa0>)
 800082a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800082e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000830:	4b19      	ldr	r3, [pc, #100]	; (8000898 <MX_TIM1_Init+0xa0>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000836:	4b18      	ldr	r3, [pc, #96]	; (8000898 <MX_TIM1_Init+0xa0>)
 8000838:	2200      	movs	r2, #0
 800083a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800083c:	4b16      	ldr	r3, [pc, #88]	; (8000898 <MX_TIM1_Init+0xa0>)
 800083e:	2200      	movs	r2, #0
 8000840:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000842:	4815      	ldr	r0, [pc, #84]	; (8000898 <MX_TIM1_Init+0xa0>)
 8000844:	f005 fed8 	bl	80065f8 <HAL_TIM_Base_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800084e:	f000 fb71 	bl	8000f34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000852:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000856:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000858:	f107 0310 	add.w	r3, r7, #16
 800085c:	4619      	mov	r1, r3
 800085e:	480e      	ldr	r0, [pc, #56]	; (8000898 <MX_TIM1_Init+0xa0>)
 8000860:	f005 ff8a 	bl	8006778 <HAL_TIM_ConfigClockSource>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800086a:	f000 fb63 	bl	8000f34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800086e:	2300      	movs	r3, #0
 8000870:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000872:	2300      	movs	r3, #0
 8000874:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000876:	2300      	movs	r3, #0
 8000878:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	4619      	mov	r1, r3
 800087e:	4806      	ldr	r0, [pc, #24]	; (8000898 <MX_TIM1_Init+0xa0>)
 8000880:	f006 f978 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800088a:	f000 fb53 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	3720      	adds	r7, #32
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200001f4 	.word	0x200001f4
 800089c:	40012c00 	.word	0x40012c00

080008a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008a4:	4b22      	ldr	r3, [pc, #136]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008a6:	4a23      	ldr	r2, [pc, #140]	; (8000934 <MX_USART2_UART_Init+0x94>)
 80008a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008aa:	4b21      	ldr	r3, [pc, #132]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b1f      	ldr	r3, [pc, #124]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008be:	4b1c      	ldr	r3, [pc, #112]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b1a      	ldr	r3, [pc, #104]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b19      	ldr	r3, [pc, #100]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d0:	4b17      	ldr	r3, [pc, #92]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008d6:	4b16      	ldr	r3, [pc, #88]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008e8:	4811      	ldr	r0, [pc, #68]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008ea:	f006 f9cb 	bl	8006c84 <HAL_UART_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008f4:	f000 fb1e 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008f8:	2100      	movs	r1, #0
 80008fa:	480d      	ldr	r0, [pc, #52]	; (8000930 <MX_USART2_UART_Init+0x90>)
 80008fc:	f006 ff60 	bl	80077c0 <HAL_UARTEx_SetTxFifoThreshold>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000906:	f000 fb15 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800090a:	2100      	movs	r1, #0
 800090c:	4808      	ldr	r0, [pc, #32]	; (8000930 <MX_USART2_UART_Init+0x90>)
 800090e:	f006 ff95 	bl	800783c <HAL_UARTEx_SetRxFifoThreshold>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000918:	f000 fb0c 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800091c:	4804      	ldr	r0, [pc, #16]	; (8000930 <MX_USART2_UART_Init+0x90>)
 800091e:	f006 ff16 	bl	800774e <HAL_UARTEx_DisableFifoMode>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000928:	f000 fb04 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000240 	.word	0x20000240
 8000934:	40004400 	.word	0x40004400

08000938 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800093c:	4b22      	ldr	r3, [pc, #136]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 800093e:	4a23      	ldr	r2, [pc, #140]	; (80009cc <MX_USART3_UART_Init+0x94>)
 8000940:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000942:	4b21      	ldr	r3, [pc, #132]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 8000944:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000948:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800094a:	4b1f      	ldr	r3, [pc, #124]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000950:	4b1d      	ldr	r3, [pc, #116]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000956:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800095c:	4b1a      	ldr	r3, [pc, #104]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 800095e:	220c      	movs	r2, #12
 8000960:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000962:	4b19      	ldr	r3, [pc, #100]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000968:	4b17      	ldr	r3, [pc, #92]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 800096a:	2200      	movs	r2, #0
 800096c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800096e:	4b16      	ldr	r3, [pc, #88]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 8000970:	2200      	movs	r2, #0
 8000972:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000974:	4b14      	ldr	r3, [pc, #80]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 8000976:	2200      	movs	r2, #0
 8000978:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800097a:	4b13      	ldr	r3, [pc, #76]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 800097c:	2200      	movs	r2, #0
 800097e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000980:	4811      	ldr	r0, [pc, #68]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 8000982:	f006 f97f 	bl	8006c84 <HAL_UART_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800098c:	f000 fad2 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000990:	2100      	movs	r1, #0
 8000992:	480d      	ldr	r0, [pc, #52]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 8000994:	f006 ff14 	bl	80077c0 <HAL_UARTEx_SetTxFifoThreshold>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800099e:	f000 fac9 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009a2:	2100      	movs	r1, #0
 80009a4:	4808      	ldr	r0, [pc, #32]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 80009a6:	f006 ff49 	bl	800783c <HAL_UARTEx_SetRxFifoThreshold>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009b0:	f000 fac0 	bl	8000f34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009b4:	4804      	ldr	r0, [pc, #16]	; (80009c8 <MX_USART3_UART_Init+0x90>)
 80009b6:	f006 feca 	bl	800774e <HAL_UARTEx_DisableFifoMode>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009c0:	f000 fab8 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	200002d4 	.word	0x200002d4
 80009cc:	40004800 	.word	0x40004800

080009d0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009d4:	4b14      	ldr	r3, [pc, #80]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80009da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009dc:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009de:	2206      	movs	r2, #6
 80009e0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009e2:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e4:	2202      	movs	r2, #2
 80009e6:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009e8:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ea:	2202      	movs	r2, #2
 80009ec:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009f4:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009fa:	4b0b      	ldr	r3, [pc, #44]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000a00:	4b09      	ldr	r3, [pc, #36]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a06:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000a0c:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a12:	4805      	ldr	r0, [pc, #20]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a14:	f001 fb58 	bl	80020c8 <HAL_PCD_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000a1e:	f000 fa89 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000368 	.word	0x20000368

08000a2c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000a32:	463b      	mov	r3, r7
 8000a34:	2220      	movs	r2, #32
 8000a36:	2100      	movs	r1, #0
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f008 f871 	bl	8008b20 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000a3e:	4b2c      	ldr	r3, [pc, #176]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a40:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000a44:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000a46:	4b2a      	ldr	r3, [pc, #168]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a48:	4a2a      	ldr	r2, [pc, #168]	; (8000af4 <MX_FMC_Init+0xc8>)
 8000a4a:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000a4c:	4b28      	ldr	r3, [pc, #160]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000a52:	4b27      	ldr	r3, [pc, #156]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 8000a58:	4b25      	ldr	r3, [pc, #148]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a5a:	2204      	movs	r2, #4
 8000a5c:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000a5e:	4b24      	ldr	r3, [pc, #144]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a60:	2210      	movs	r2, #16
 8000a62:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 8000a64:	4b22      	ldr	r3, [pc, #136]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a6a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000a6c:	4b20      	ldr	r3, [pc, #128]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000a72:	4b1f      	ldr	r3, [pc, #124]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8000a78:	4b1d      	ldr	r3, [pc, #116]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a84:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000a86:	4b1a      	ldr	r3, [pc, #104]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000a8c:	4b18      	ldr	r3, [pc, #96]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 8000a92:	4b17      	ldr	r3, [pc, #92]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a94:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000a98:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000a9a:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000aa0:	4b13      	ldr	r3, [pc, #76]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8000aa6:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000aac:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000ab2:	230f      	movs	r3, #15
 8000ab4:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000ab6:	230f      	movs	r3, #15
 8000ab8:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000aba:	23ff      	movs	r3, #255	; 0xff
 8000abc:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000ac2:	230f      	movs	r3, #15
 8000ac4:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000ac6:	2310      	movs	r3, #16
 8000ac8:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 8000aca:	2302      	movs	r3, #2
 8000acc:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000ad2:	463b      	mov	r3, r7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4805      	ldr	r0, [pc, #20]	; (8000af0 <MX_FMC_Init+0xc4>)
 8000ada:	f005 fd45 	bl	8006568 <HAL_SRAM_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8000ae4:	f000 fa26 	bl	8000f34 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000ae8:	bf00      	nop
 8000aea:	3720      	adds	r7, #32
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000874 	.word	0x20000874
 8000af4:	a0000104 	.word	0xa0000104

08000af8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08e      	sub	sp, #56	; 0x38
 8000afc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000b0e:	4bb2      	ldr	r3, [pc, #712]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b12:	4ab1      	ldr	r2, [pc, #708]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b1a:	4baf      	ldr	r3, [pc, #700]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b22:	623b      	str	r3, [r7, #32]
 8000b24:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b26:	4bac      	ldr	r3, [pc, #688]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2a:	4aab      	ldr	r2, [pc, #684]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b32:	4ba9      	ldr	r3, [pc, #676]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b3a:	61fb      	str	r3, [r7, #28]
 8000b3c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b3e:	4ba6      	ldr	r3, [pc, #664]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b42:	4aa5      	ldr	r2, [pc, #660]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b44:	f043 0310 	orr.w	r3, r3, #16
 8000b48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b4a:	4ba3      	ldr	r3, [pc, #652]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b4e:	f003 0310 	and.w	r3, r3, #16
 8000b52:	61bb      	str	r3, [r7, #24]
 8000b54:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b56:	4ba0      	ldr	r3, [pc, #640]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5a:	4a9f      	ldr	r2, [pc, #636]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b5c:	f043 0302 	orr.w	r3, r3, #2
 8000b60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b62:	4b9d      	ldr	r3, [pc, #628]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b66:	f003 0302 	and.w	r3, r3, #2
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	4b9a      	ldr	r3, [pc, #616]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b72:	4a99      	ldr	r2, [pc, #612]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b7a:	4b97      	ldr	r3, [pc, #604]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	613b      	str	r3, [r7, #16]
 8000b84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b86:	4b94      	ldr	r3, [pc, #592]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b8a:	4a93      	ldr	r2, [pc, #588]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b92:	4b91      	ldr	r3, [pc, #580]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b9a:	60fb      	str	r3, [r7, #12]
 8000b9c:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000b9e:	f001 fcaf 	bl	8002500 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ba2:	4b8d      	ldr	r3, [pc, #564]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba6:	4a8c      	ldr	r2, [pc, #560]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000ba8:	f043 0308 	orr.w	r3, r3, #8
 8000bac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bae:	4b8a      	ldr	r3, [pc, #552]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bb2:	f003 0308 	and.w	r3, r3, #8
 8000bb6:	60bb      	str	r3, [r7, #8]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bba:	4b87      	ldr	r3, [pc, #540]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bbe:	4a86      	ldr	r2, [pc, #536]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000bc0:	f043 0304 	orr.w	r3, r3, #4
 8000bc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bc6:	4b84      	ldr	r3, [pc, #528]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bca:	f003 0304 	and.w	r3, r3, #4
 8000bce:	607b      	str	r3, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bd2:	4b81      	ldr	r3, [pc, #516]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bd6:	4a80      	ldr	r2, [pc, #512]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000bd8:	f043 0320 	orr.w	r3, r3, #32
 8000bdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bde:	4b7e      	ldr	r3, [pc, #504]	; (8000dd8 <MX_GPIO_Init+0x2e0>)
 8000be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be2:	f003 0320 	and.w	r3, r3, #32
 8000be6:	603b      	str	r3, [r7, #0]
 8000be8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000bea:	2200      	movs	r2, #0
 8000bec:	f244 0114 	movw	r1, #16404	; 0x4014
 8000bf0:	487a      	ldr	r0, [pc, #488]	; (8000ddc <MX_GPIO_Init+0x2e4>)
 8000bf2:	f001 f91f 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bfc:	4878      	ldr	r0, [pc, #480]	; (8000de0 <MX_GPIO_Init+0x2e8>)
 8000bfe:	f001 f919 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2140      	movs	r1, #64	; 0x40
 8000c06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c0a:	f001 f913 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2104      	movs	r1, #4
 8000c12:	4874      	ldr	r0, [pc, #464]	; (8000de4 <MX_GPIO_Init+0x2ec>)
 8000c14:	f001 f90e 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_IO2_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_IO2_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8000c18:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c26:	2303      	movs	r3, #3
 8000c28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000c2a:	2305      	movs	r3, #5
 8000c2c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000c2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c32:	4619      	mov	r1, r3
 8000c34:	486c      	ldr	r0, [pc, #432]	; (8000de8 <MX_GPIO_Init+0x2f0>)
 8000c36:	f000 ff6b 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 8000c3a:	f244 0314 	movw	r3, #16404	; 0x4014
 8000c3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c40:	2301      	movs	r3, #1
 8000c42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c50:	4619      	mov	r1, r3
 8000c52:	4862      	ldr	r0, [pc, #392]	; (8000ddc <MX_GPIO_Init+0x2e4>)
 8000c54:	f000 ff5c 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000c58:	2310      	movs	r3, #16
 8000c5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000c6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c70:	4619      	mov	r1, r3
 8000c72:	485c      	ldr	r0, [pc, #368]	; (8000de4 <MX_GPIO_Init+0x2ec>)
 8000c74:	f000 ff4c 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8000c78:	23b0      	movs	r3, #176	; 0xb0
 8000c7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c84:	2300      	movs	r3, #0
 8000c86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c88:	230a      	movs	r3, #10
 8000c8a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c90:	4619      	mov	r1, r3
 8000c92:	4855      	ldr	r0, [pc, #340]	; (8000de8 <MX_GPIO_Init+0x2f0>)
 8000c94:	f000 ff3c 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 8000c98:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000caa:	2305      	movs	r3, #5
 8000cac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	484d      	ldr	r0, [pc, #308]	; (8000dec <MX_GPIO_Init+0x2f4>)
 8000cb6:	f000 ff2b 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cbe:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000cc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4846      	ldr	r0, [pc, #280]	; (8000de8 <MX_GPIO_Init+0x2f0>)
 8000cd0:	f000 ff1e 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8000cd4:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000ce6:	230a      	movs	r3, #10
 8000ce8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000cea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cee:	4619      	mov	r1, r3
 8000cf0:	483a      	ldr	r0, [pc, #232]	; (8000ddc <MX_GPIO_Init+0x2e4>)
 8000cf2:	f000 ff0d 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000cf6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d04:	2300      	movs	r3, #0
 8000d06:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000d0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d10:	4619      	mov	r1, r3
 8000d12:	4832      	ldr	r0, [pc, #200]	; (8000ddc <MX_GPIO_Init+0x2e4>)
 8000d14:	f000 fefc 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 8000d18:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000d1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d26:	2303      	movs	r3, #3
 8000d28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000d2a:	2305      	movs	r3, #5
 8000d2c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d32:	4619      	mov	r1, r3
 8000d34:	4829      	ldr	r0, [pc, #164]	; (8000ddc <MX_GPIO_Init+0x2e4>)
 8000d36:	f000 feeb 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8000d3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d40:	2301      	movs	r3, #1
 8000d42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8000d4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d50:	4619      	mov	r1, r3
 8000d52:	4823      	ldr	r0, [pc, #140]	; (8000de0 <MX_GPIO_Init+0x2e8>)
 8000d54:	f000 fedc 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 8000d58:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d5e:	2312      	movs	r3, #18
 8000d60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d66:	2303      	movs	r3, #3
 8000d68:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000d6a:	2304      	movs	r3, #4
 8000d6c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d72:	4619      	mov	r1, r3
 8000d74:	481d      	ldr	r0, [pc, #116]	; (8000dec <MX_GPIO_Init+0x2f4>)
 8000d76:	f000 fecb 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8000d7a:	2340      	movs	r3, #64	; 0x40
 8000d7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d7e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8000d88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4814      	ldr	r0, [pc, #80]	; (8000de0 <MX_GPIO_Init+0x2e8>)
 8000d90:	f000 febe 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 8000d94:	2384      	movs	r3, #132	; 0x84
 8000d96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da0:	2300      	movs	r3, #0
 8000da2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000da4:	2306      	movs	r3, #6
 8000da6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dac:	4619      	mov	r1, r3
 8000dae:	480c      	ldr	r0, [pc, #48]	; (8000de0 <MX_GPIO_Init+0x2e8>)
 8000db0:	f000 feae 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8000db4:	2303      	movs	r3, #3
 8000db6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000dc4:	2308      	movs	r3, #8
 8000dc6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4804      	ldr	r0, [pc, #16]	; (8000de0 <MX_GPIO_Init+0x2e8>)
 8000dd0:	f000 fe9e 	bl	8001b10 <HAL_GPIO_Init>
 8000dd4:	e00c      	b.n	8000df0 <MX_GPIO_Init+0x2f8>
 8000dd6:	bf00      	nop
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	48001c00 	.word	0x48001c00
 8000de0:	48000800 	.word	0x48000800
 8000de4:	48000400 	.word	0x48000400
 8000de8:	48002000 	.word	0x48002000
 8000dec:	48001800 	.word	0x48001800

  /*Configure GPIO pins : ARD_A2_Pin ARD_A1_Pin */
  GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8000df0:	2318      	movs	r3, #24
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000df4:	230b      	movs	r3, #11
 8000df6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e00:	4619      	mov	r1, r3
 8000e02:	4849      	ldr	r0, [pc, #292]	; (8000f28 <MX_GPIO_Init+0x430>)
 8000e04:	f000 fe84 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A4_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A0_Pin;
 8000e08:	2381      	movs	r3, #129	; 0x81
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e0c:	230b      	movs	r3, #11
 8000e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e1e:	f000 fe77 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_PWM_Pin */
  GPIO_InitStruct.Pin = STMOD_PWM_Pin;
 8000e22:	2320      	movs	r3, #32
 8000e24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e26:	2302      	movs	r3, #2
 8000e28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e32:	2301      	movs	r3, #1
 8000e34:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(STMOD_PWM_GPIO_Port, &GPIO_InitStruct);
 8000e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e40:	f000 fe66 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000e44:	2340      	movs	r3, #64	; 0x40
 8000e46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e58:	4619      	mov	r1, r3
 8000e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e5e:	f000 fe57 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000e62:	2302      	movs	r3, #2
 8000e64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e66:	2302      	movs	r3, #2
 8000e68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000e72:	2302      	movs	r3, #2
 8000e74:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000e76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e80:	f000 fe46 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000e84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2300      	movs	r3, #0
 8000e94:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8000e96:	230b      	movs	r3, #11
 8000e98:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000e9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4822      	ldr	r0, [pc, #136]	; (8000f2c <MX_GPIO_Init+0x434>)
 8000ea2:	f000 fe35 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8000ea6:	2310      	movs	r3, #16
 8000ea8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000eb6:	230a      	movs	r3, #10
 8000eb8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8000eba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ec4:	f000 fe24 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A3_Pin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ecc:	230b      	movs	r3, #11
 8000ece:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000ed4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4815      	ldr	r0, [pc, #84]	; (8000f30 <MX_GPIO_Init+0x438>)
 8000edc:	f000 fe18 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000ee0:	2304      	movs	r3, #4
 8000ee2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eec:	2300      	movs	r3, #0
 8000eee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000ef0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	480e      	ldr	r0, [pc, #56]	; (8000f30 <MX_GPIO_Init+0x438>)
 8000ef8:	f000 fe0a 	bl	8001b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000efc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f02:	2302      	movs	r3, #2
 8000f04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000f0e:	2306      	movs	r3, #6
 8000f10:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f16:	4619      	mov	r1, r3
 8000f18:	4805      	ldr	r0, [pc, #20]	; (8000f30 <MX_GPIO_Init+0x438>)
 8000f1a:	f000 fdf9 	bl	8001b10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f1e:	bf00      	nop
 8000f20:	3738      	adds	r7, #56	; 0x38
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	48000800 	.word	0x48000800
 8000f2c:	48001400 	.word	0x48001400
 8000f30:	48000400 	.word	0x48000400

08000f34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f38:	b672      	cpsid	i
}
 8000f3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f3c:	e7fe      	b.n	8000f3c <Error_Handler+0x8>
	...

08000f40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f46:	4b0f      	ldr	r3, [pc, #60]	; (8000f84 <HAL_MspInit+0x44>)
 8000f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f4a:	4a0e      	ldr	r2, [pc, #56]	; (8000f84 <HAL_MspInit+0x44>)
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	6613      	str	r3, [r2, #96]	; 0x60
 8000f52:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <HAL_MspInit+0x44>)
 8000f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f5e:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <HAL_MspInit+0x44>)
 8000f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f62:	4a08      	ldr	r2, [pc, #32]	; (8000f84 <HAL_MspInit+0x44>)
 8000f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f68:	6593      	str	r3, [r2, #88]	; 0x58
 8000f6a:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <HAL_MspInit+0x44>)
 8000f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f72:	603b      	str	r3, [r7, #0]
 8000f74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	40021000 	.word	0x40021000

08000f88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b0b2      	sub	sp, #200	; 0xc8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fa0:	f107 0318 	add.w	r3, r7, #24
 8000fa4:	229c      	movs	r2, #156	; 0x9c
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f007 fdb9 	bl	8008b20 <memset>
  if(hi2c->Instance==I2C1)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a33      	ldr	r2, [pc, #204]	; (8001080 <HAL_I2C_MspInit+0xf8>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d15e      	bne.n	8001076 <HAL_I2C_MspInit+0xee>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fb8:	2340      	movs	r3, #64	; 0x40
 8000fba:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fc0:	f107 0318 	add.w	r3, r7, #24
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f002 f97f 	bl	80032c8 <HAL_RCCEx_PeriphCLKConfig>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000fd0:	f7ff ffb0 	bl	8000f34 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd4:	4b2b      	ldr	r3, [pc, #172]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 8000fd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd8:	4a2a      	ldr	r2, [pc, #168]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 8000fda:	f043 0302 	orr.w	r3, r3, #2
 8000fde:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe0:	4b28      	ldr	r3, [pc, #160]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 8000fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe4:	f003 0302 	and.w	r3, r3, #2
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fec:	4b25      	ldr	r3, [pc, #148]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 8000fee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff0:	4a24      	ldr	r2, [pc, #144]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 8000ff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ff6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff8:	4b22      	ldr	r3, [pc, #136]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 8000ffa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001000:	613b      	str	r3, [r7, #16]
 8001002:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001004:	f001 fa7c 	bl	8002500 <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 8001008:	2340      	movs	r3, #64	; 0x40
 800100a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800100e:	2312      	movs	r3, #18
 8001010:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001014:	2301      	movs	r3, #1
 8001016:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101a:	2303      	movs	r3, #3
 800101c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001020:	2304      	movs	r3, #4
 8001022:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 8001026:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800102a:	4619      	mov	r1, r3
 800102c:	4816      	ldr	r0, [pc, #88]	; (8001088 <HAL_I2C_MspInit+0x100>)
 800102e:	f000 fd6f 	bl	8001b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8001032:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001036:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800103a:	2312      	movs	r3, #18
 800103c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001040:	2301      	movs	r3, #1
 8001042:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001046:	2303      	movs	r3, #3
 8001048:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800104c:	2304      	movs	r3, #4
 800104e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8001052:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001056:	4619      	mov	r1, r3
 8001058:	480c      	ldr	r0, [pc, #48]	; (800108c <HAL_I2C_MspInit+0x104>)
 800105a:	f000 fd59 	bl	8001b10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 8001060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001062:	4a08      	ldr	r2, [pc, #32]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 8001064:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001068:	6593      	str	r3, [r2, #88]	; 0x58
 800106a:	4b06      	ldr	r3, [pc, #24]	; (8001084 <HAL_I2C_MspInit+0xfc>)
 800106c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800106e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001076:	bf00      	nop
 8001078:	37c8      	adds	r7, #200	; 0xc8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40005400 	.word	0x40005400
 8001084:	40021000 	.word	0x40021000
 8001088:	48000400 	.word	0x48000400
 800108c:	48001800 	.word	0x48001800

08001090 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b0b2      	sub	sp, #200	; 0xc8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a8:	f107 0318 	add.w	r3, r7, #24
 80010ac:	229c      	movs	r2, #156	; 0x9c
 80010ae:	2100      	movs	r1, #0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f007 fd35 	bl	8008b20 <memset>
  if(hsd->Instance==SDMMC1)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a33      	ldr	r2, [pc, #204]	; (8001188 <HAL_SD_MspInit+0xf8>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d15f      	bne.n	8001180 <HAL_SD_MspInit+0xf0>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 80010c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80010c4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLP;
 80010c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010ce:	f107 0318 	add.w	r3, r7, #24
 80010d2:	4618      	mov	r0, r3
 80010d4:	f002 f8f8 	bl	80032c8 <HAL_RCCEx_PeriphCLKConfig>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <HAL_SD_MspInit+0x52>
    {
      Error_Handler();
 80010de:	f7ff ff29 	bl	8000f34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80010e2:	4b2a      	ldr	r3, [pc, #168]	; (800118c <HAL_SD_MspInit+0xfc>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e6:	4a29      	ldr	r2, [pc, #164]	; (800118c <HAL_SD_MspInit+0xfc>)
 80010e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ee:	4b27      	ldr	r3, [pc, #156]	; (800118c <HAL_SD_MspInit+0xfc>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010fa:	4b24      	ldr	r3, [pc, #144]	; (800118c <HAL_SD_MspInit+0xfc>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fe:	4a23      	ldr	r2, [pc, #140]	; (800118c <HAL_SD_MspInit+0xfc>)
 8001100:	f043 0308 	orr.w	r3, r3, #8
 8001104:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001106:	4b21      	ldr	r3, [pc, #132]	; (800118c <HAL_SD_MspInit+0xfc>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800110a:	f003 0308 	and.w	r3, r3, #8
 800110e:	613b      	str	r3, [r7, #16]
 8001110:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001112:	4b1e      	ldr	r3, [pc, #120]	; (800118c <HAL_SD_MspInit+0xfc>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001116:	4a1d      	ldr	r2, [pc, #116]	; (800118c <HAL_SD_MspInit+0xfc>)
 8001118:	f043 0304 	orr.w	r3, r3, #4
 800111c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800111e:	4b1b      	ldr	r3, [pc, #108]	; (800118c <HAL_SD_MspInit+0xfc>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001122:	f003 0304 	and.w	r3, r3, #4
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 800112a:	2304      	movs	r3, #4
 800112c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001130:	2302      	movs	r3, #2
 8001132:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113c:	2303      	movs	r3, #3
 800113e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001142:	230c      	movs	r3, #12
 8001144:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001148:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800114c:	4619      	mov	r1, r3
 800114e:	4810      	ldr	r0, [pc, #64]	; (8001190 <HAL_SD_MspInit+0x100>)
 8001150:	f000 fcde 	bl	8001b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D0_Pin
 8001154:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001158:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
                          |uSD_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001168:	2303      	movs	r3, #3
 800116a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800116e:	230c      	movs	r3, #12
 8001170:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001174:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001178:	4619      	mov	r1, r3
 800117a:	4806      	ldr	r0, [pc, #24]	; (8001194 <HAL_SD_MspInit+0x104>)
 800117c:	f000 fcc8 	bl	8001b10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8001180:	bf00      	nop
 8001182:	37c8      	adds	r7, #200	; 0xc8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	50062400 	.word	0x50062400
 800118c:	40021000 	.word	0x40021000
 8001190:	48000c00 	.word	0x48000c00
 8001194:	48000800 	.word	0x48000800

08001198 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a25      	ldr	r2, [pc, #148]	; (800124c <HAL_SPI_MspInit+0xb4>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d144      	bne.n	8001244 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80011ba:	4b25      	ldr	r3, [pc, #148]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011be:	4a24      	ldr	r2, [pc, #144]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c4:	6593      	str	r3, [r2, #88]	; 0x58
 80011c6:	4b22      	ldr	r3, [pc, #136]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ce:	613b      	str	r3, [r7, #16]
 80011d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80011d2:	4b1f      	ldr	r3, [pc, #124]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d6:	4a1e      	ldr	r2, [pc, #120]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011de:	4b1c      	ldr	r3, [pc, #112]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	4b19      	ldr	r3, [pc, #100]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ee:	4a18      	ldr	r2, [pc, #96]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011f6:	4b16      	ldr	r3, [pc, #88]	; (8001250 <HAL_SPI_MspInit+0xb8>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 8001202:	2301      	movs	r3, #1
 8001204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001206:	2302      	movs	r3, #2
 8001208:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120e:	2303      	movs	r3, #3
 8001210:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001212:	2305      	movs	r3, #5
 8001214:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	4619      	mov	r1, r3
 800121c:	480d      	ldr	r0, [pc, #52]	; (8001254 <HAL_SPI_MspInit+0xbc>)
 800121e:	f000 fc77 	bl	8001b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 8001222:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001226:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001228:	2302      	movs	r3, #2
 800122a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001230:	2303      	movs	r3, #3
 8001232:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001234:	2305      	movs	r3, #5
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	4806      	ldr	r0, [pc, #24]	; (8001258 <HAL_SPI_MspInit+0xc0>)
 8001240:	f000 fc66 	bl	8001b10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001244:	bf00      	nop
 8001246:	3728      	adds	r7, #40	; 0x28
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40003800 	.word	0x40003800
 8001250:	40021000 	.word	0x40021000
 8001254:	48002000 	.word	0x48002000
 8001258:	48000400 	.word	0x48000400

0800125c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a0a      	ldr	r2, [pc, #40]	; (8001294 <HAL_TIM_Base_MspInit+0x38>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d10b      	bne.n	8001286 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_TIM_Base_MspInit+0x3c>)
 8001270:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001272:	4a09      	ldr	r2, [pc, #36]	; (8001298 <HAL_TIM_Base_MspInit+0x3c>)
 8001274:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001278:	6613      	str	r3, [r2, #96]	; 0x60
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <HAL_TIM_Base_MspInit+0x3c>)
 800127c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800127e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001286:	bf00      	nop
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40012c00 	.word	0x40012c00
 8001298:	40021000 	.word	0x40021000

0800129c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b0b4      	sub	sp, #208	; 0xd0
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b4:	f107 0320 	add.w	r3, r7, #32
 80012b8:	229c      	movs	r2, #156	; 0x9c
 80012ba:	2100      	movs	r1, #0
 80012bc:	4618      	mov	r0, r3
 80012be:	f007 fc2f 	bl	8008b20 <memset>
  if(huart->Instance==USART2)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a54      	ldr	r2, [pc, #336]	; (8001418 <HAL_UART_MspInit+0x17c>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d13c      	bne.n	8001346 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012cc:	2302      	movs	r3, #2
 80012ce:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012d4:	f107 0320 	add.w	r3, r7, #32
 80012d8:	4618      	mov	r0, r3
 80012da:	f001 fff5 	bl	80032c8 <HAL_RCCEx_PeriphCLKConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012e4:	f7ff fe26 	bl	8000f34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012e8:	4b4c      	ldr	r3, [pc, #304]	; (800141c <HAL_UART_MspInit+0x180>)
 80012ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ec:	4a4b      	ldr	r2, [pc, #300]	; (800141c <HAL_UART_MspInit+0x180>)
 80012ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012f2:	6593      	str	r3, [r2, #88]	; 0x58
 80012f4:	4b49      	ldr	r3, [pc, #292]	; (800141c <HAL_UART_MspInit+0x180>)
 80012f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fc:	61fb      	str	r3, [r7, #28]
 80012fe:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001300:	4b46      	ldr	r3, [pc, #280]	; (800141c <HAL_UART_MspInit+0x180>)
 8001302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001304:	4a45      	ldr	r2, [pc, #276]	; (800141c <HAL_UART_MspInit+0x180>)
 8001306:	f043 0301 	orr.w	r3, r3, #1
 800130a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800130c:	4b43      	ldr	r3, [pc, #268]	; (800141c <HAL_UART_MspInit+0x180>)
 800130e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	61bb      	str	r3, [r7, #24]
 8001316:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 8001318:	230c      	movs	r3, #12
 800131a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	2302      	movs	r3, #2
 8001320:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001330:	2307      	movs	r3, #7
 8001332:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001336:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800133a:	4619      	mov	r1, r3
 800133c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001340:	f000 fbe6 	bl	8001b10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001344:	e063      	b.n	800140e <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART3)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a35      	ldr	r2, [pc, #212]	; (8001420 <HAL_UART_MspInit+0x184>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d15e      	bne.n	800140e <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001350:	2304      	movs	r3, #4
 8001352:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001354:	2300      	movs	r3, #0
 8001356:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	4618      	mov	r0, r3
 800135e:	f001 ffb3 	bl	80032c8 <HAL_RCCEx_PeriphCLKConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001368:	f7ff fde4 	bl	8000f34 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800136c:	4b2b      	ldr	r3, [pc, #172]	; (800141c <HAL_UART_MspInit+0x180>)
 800136e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001370:	4a2a      	ldr	r2, [pc, #168]	; (800141c <HAL_UART_MspInit+0x180>)
 8001372:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001376:	6593      	str	r3, [r2, #88]	; 0x58
 8001378:	4b28      	ldr	r3, [pc, #160]	; (800141c <HAL_UART_MspInit+0x180>)
 800137a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800137c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001380:	617b      	str	r3, [r7, #20]
 8001382:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001384:	4b25      	ldr	r3, [pc, #148]	; (800141c <HAL_UART_MspInit+0x180>)
 8001386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001388:	4a24      	ldr	r2, [pc, #144]	; (800141c <HAL_UART_MspInit+0x180>)
 800138a:	f043 0301 	orr.w	r3, r3, #1
 800138e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001390:	4b22      	ldr	r3, [pc, #136]	; (800141c <HAL_UART_MspInit+0x180>)
 8001392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800139c:	4b1f      	ldr	r3, [pc, #124]	; (800141c <HAL_UART_MspInit+0x180>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a0:	4a1e      	ldr	r2, [pc, #120]	; (800141c <HAL_UART_MspInit+0x180>)
 80013a2:	f043 0302 	orr.w	r3, r3, #2
 80013a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a8:	4b1c      	ldr	r3, [pc, #112]	; (800141c <HAL_UART_MspInit+0x180>)
 80013aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_RTS_Pin;
 80013b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013bc:	2302      	movs	r3, #2
 80013be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c8:	2303      	movs	r3, #3
 80013ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013ce:	2307      	movs	r3, #7
 80013d0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 80013d4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80013d8:	4619      	mov	r1, r3
 80013da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013de:	f000 fb97 	bl	8001b10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 80013e2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	2302      	movs	r3, #2
 80013ec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f6:	2303      	movs	r3, #3
 80013f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013fc:	2307      	movs	r3, #7
 80013fe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001402:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001406:	4619      	mov	r1, r3
 8001408:	4806      	ldr	r0, [pc, #24]	; (8001424 <HAL_UART_MspInit+0x188>)
 800140a:	f000 fb81 	bl	8001b10 <HAL_GPIO_Init>
}
 800140e:	bf00      	nop
 8001410:	37d0      	adds	r7, #208	; 0xd0
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40004400 	.word	0x40004400
 800141c:	40021000 	.word	0x40021000
 8001420:	40004800 	.word	0x40004800
 8001424:	48000400 	.word	0x48000400

08001428 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b0b2      	sub	sp, #200	; 0xc8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001440:	f107 0318 	add.w	r3, r7, #24
 8001444:	229c      	movs	r2, #156	; 0x9c
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f007 fb69 	bl	8008b20 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001456:	d16c      	bne.n	8001532 <HAL_PCD_MspInit+0x10a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001458:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800145c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800145e:	2300      	movs	r3, #0
 8001460:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001464:	f107 0318 	add.w	r3, r7, #24
 8001468:	4618      	mov	r0, r3
 800146a:	f001 ff2d 	bl	80032c8 <HAL_RCCEx_PeriphCLKConfig>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001474:	f7ff fd5e 	bl	8000f34 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001478:	4b30      	ldr	r3, [pc, #192]	; (800153c <HAL_PCD_MspInit+0x114>)
 800147a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147c:	4a2f      	ldr	r2, [pc, #188]	; (800153c <HAL_PCD_MspInit+0x114>)
 800147e:	f043 0301 	orr.w	r3, r3, #1
 8001482:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001484:	4b2d      	ldr	r3, [pc, #180]	; (800153c <HAL_PCD_MspInit+0x114>)
 8001486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001488:	f003 0301 	and.w	r3, r3, #1
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	697b      	ldr	r3, [r7, #20]
    PA10     ------> USB_OTG_FS_ID
    PA12     ------> USB_OTG_FS_DP
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_OTGFS_ID_Pin|USB_OTG_FS_DP_Pin|USB_OTGFS_DM_Pin;
 8001490:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001494:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a4:	2303      	movs	r3, #3
 80014a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80014aa:	230a      	movs	r3, #10
 80014ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80014b4:	4619      	mov	r1, r3
 80014b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ba:	f000 fb29 	bl	8001b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTGFS_VBUS_Pin;
 80014be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c6:	2300      	movs	r3, #0
 80014c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(USB_OTGFS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80014d2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80014d6:	4619      	mov	r1, r3
 80014d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014dc:	f000 fb18 	bl	8001b10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80014e0:	4b16      	ldr	r3, [pc, #88]	; (800153c <HAL_PCD_MspInit+0x114>)
 80014e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e4:	4a15      	ldr	r2, [pc, #84]	; (800153c <HAL_PCD_MspInit+0x114>)
 80014e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ec:	4b13      	ldr	r3, [pc, #76]	; (800153c <HAL_PCD_MspInit+0x114>)
 80014ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014f8:	4b10      	ldr	r3, [pc, #64]	; (800153c <HAL_PCD_MspInit+0x114>)
 80014fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d114      	bne.n	800152e <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001504:	4b0d      	ldr	r3, [pc, #52]	; (800153c <HAL_PCD_MspInit+0x114>)
 8001506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001508:	4a0c      	ldr	r2, [pc, #48]	; (800153c <HAL_PCD_MspInit+0x114>)
 800150a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800150e:	6593      	str	r3, [r2, #88]	; 0x58
 8001510:	4b0a      	ldr	r3, [pc, #40]	; (800153c <HAL_PCD_MspInit+0x114>)
 8001512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800151c:	f000 ffe0 	bl	80024e0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <HAL_PCD_MspInit+0x114>)
 8001522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001524:	4a05      	ldr	r2, [pc, #20]	; (800153c <HAL_PCD_MspInit+0x114>)
 8001526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800152a:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800152c:	e001      	b.n	8001532 <HAL_PCD_MspInit+0x10a>
      HAL_PWREx_EnableVddUSB();
 800152e:	f000 ffd7 	bl	80024e0 <HAL_PWREx_EnableVddUSB>
}
 8001532:	bf00      	nop
 8001534:	37c8      	adds	r7, #200	; 0xc8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40021000 	.word	0x40021000

08001540 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001554:	4b32      	ldr	r3, [pc, #200]	; (8001620 <HAL_FMC_MspInit+0xe0>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d15d      	bne.n	8001618 <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 800155c:	4b30      	ldr	r3, [pc, #192]	; (8001620 <HAL_FMC_MspInit+0xe0>)
 800155e:	2201      	movs	r2, #1
 8001560:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001562:	4b30      	ldr	r3, [pc, #192]	; (8001624 <HAL_FMC_MspInit+0xe4>)
 8001564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001566:	4a2f      	ldr	r2, [pc, #188]	; (8001624 <HAL_FMC_MspInit+0xe4>)
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6513      	str	r3, [r2, #80]	; 0x50
 800156e:	4b2d      	ldr	r3, [pc, #180]	; (8001624 <HAL_FMC_MspInit+0xe4>)
 8001570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 800157a:	f64f 739b 	movw	r3, #65435	; 0xff9b
 800157e:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001580:	2302      	movs	r3, #2
 8001582:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001588:	2303      	movs	r3, #3
 800158a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800158c:	230c      	movs	r3, #12
 800158e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	4619      	mov	r1, r3
 8001594:	4824      	ldr	r0, [pc, #144]	; (8001628 <HAL_FMC_MspInit+0xe8>)
 8001596:	f000 fabb 	bl	8001b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 800159a:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800159e:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a0:	2302      	movs	r3, #2
 80015a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a8:	2303      	movs	r3, #3
 80015aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80015ac:	230c      	movs	r3, #12
 80015ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	4619      	mov	r1, r3
 80015b4:	481d      	ldr	r0, [pc, #116]	; (800162c <HAL_FMC_MspInit+0xec>)
 80015b6:	f000 faab 	bl	8001b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 80015ba:	2380      	movs	r3, #128	; 0x80
 80015bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80015ca:	230c      	movs	r3, #12
 80015cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	4619      	mov	r1, r3
 80015d2:	4817      	ldr	r0, [pc, #92]	; (8001630 <HAL_FMC_MspInit+0xf0>)
 80015d4:	f000 fa9c 	bl	8001b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 80015d8:	f24f 033f 	movw	r3, #61503	; 0xf03f
 80015dc:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015de:	2302      	movs	r3, #2
 80015e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e6:	2303      	movs	r3, #3
 80015e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80015ea:	230c      	movs	r3, #12
 80015ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	4619      	mov	r1, r3
 80015f2:	4810      	ldr	r0, [pc, #64]	; (8001634 <HAL_FMC_MspInit+0xf4>)
 80015f4:	f000 fa8c 	bl	8001b10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 80015f8:	233f      	movs	r3, #63	; 0x3f
 80015fa:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fc:	2302      	movs	r3, #2
 80015fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001604:	2303      	movs	r3, #3
 8001606:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001608:	230c      	movs	r3, #12
 800160a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	4809      	ldr	r0, [pc, #36]	; (8001638 <HAL_FMC_MspInit+0xf8>)
 8001612:	f000 fa7d 	bl	8001b10 <HAL_GPIO_Init>
 8001616:	e000      	b.n	800161a <HAL_FMC_MspInit+0xda>
    return;
 8001618:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	200008c4 	.word	0x200008c4
 8001624:	40021000 	.word	0x40021000
 8001628:	48001000 	.word	0x48001000
 800162c:	48000c00 	.word	0x48000c00
 8001630:	48000400 	.word	0x48000400
 8001634:	48001400 	.word	0x48001400
 8001638:	48001800 	.word	0x48001800

0800163c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001644:	f7ff ff7c 	bl	8001540 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b0b0      	sub	sp, #192	; 0xc0
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001658:	f107 0310 	add.w	r3, r7, #16
 800165c:	229c      	movs	r2, #156	; 0x9c
 800165e:	2100      	movs	r1, #0
 8001660:	4618      	mov	r0, r3
 8001662:	f007 fa5d 	bl	8008b20 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a32      	ldr	r2, [pc, #200]	; (8001734 <HAL_SAI_MspInit+0xe4>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d15d      	bne.n	800172c <HAL_SAI_MspInit+0xdc>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001670:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001674:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001676:	2300      	movs	r3, #0
 8001678:	67fb      	str	r3, [r7, #124]	; 0x7c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800167a:	2301      	movs	r3, #1
 800167c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800167e:	2301      	movs	r3, #1
 8001680:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001682:	2310      	movs	r3, #16
 8001684:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001686:	2302      	movs	r3, #2
 8001688:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800168a:	2302      	movs	r3, #2
 800168c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800168e:	2302      	movs	r3, #2
 8001690:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8001692:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	4618      	mov	r0, r3
 800169e:	f001 fe13 	bl	80032c8 <HAL_RCCEx_PeriphCLKConfig>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 80016a8:	f7ff fc44 	bl	8000f34 <Error_Handler>
    }

    if (SAI1_client == 0)
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <HAL_SAI_MspInit+0xe8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10b      	bne.n	80016cc <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80016b4:	4b21      	ldr	r3, [pc, #132]	; (800173c <HAL_SAI_MspInit+0xec>)
 80016b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016b8:	4a20      	ldr	r2, [pc, #128]	; (800173c <HAL_SAI_MspInit+0xec>)
 80016ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016be:	6613      	str	r3, [r2, #96]	; 0x60
 80016c0:	4b1e      	ldr	r3, [pc, #120]	; (800173c <HAL_SAI_MspInit+0xec>)
 80016c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <HAL_SAI_MspInit+0xe8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	3301      	adds	r3, #1
 80016d2:	4a19      	ldr	r2, [pc, #100]	; (8001738 <HAL_SAI_MspInit+0xe8>)
 80016d4:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PB9     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PE5     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 80016d6:	f44f 7308 	mov.w	r3, #544	; 0x220
 80016da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	2302      	movs	r3, #2
 80016e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	2300      	movs	r3, #0
 80016ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80016f0:	230d      	movs	r3, #13
 80016f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80016fa:	4619      	mov	r1, r3
 80016fc:	4810      	ldr	r0, [pc, #64]	; (8001740 <HAL_SAI_MspInit+0xf0>)
 80016fe:	f000 fa07 	bl	8001b10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 8001702:	2364      	movs	r3, #100	; 0x64
 8001704:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001708:	2302      	movs	r3, #2
 800170a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	2300      	movs	r3, #0
 8001716:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800171a:	230d      	movs	r3, #13
 800171c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001720:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001724:	4619      	mov	r1, r3
 8001726:	4807      	ldr	r0, [pc, #28]	; (8001744 <HAL_SAI_MspInit+0xf4>)
 8001728:	f000 f9f2 	bl	8001b10 <HAL_GPIO_Init>

    }
}
 800172c:	bf00      	nop
 800172e:	37c0      	adds	r7, #192	; 0xc0
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40015404 	.word	0x40015404
 8001738:	200008c8 	.word	0x200008c8
 800173c:	40021000 	.word	0x40021000
 8001740:	48000400 	.word	0x48000400
 8001744:	48001000 	.word	0x48001000

08001748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800174c:	e7fe      	b.n	800174c <NMI_Handler+0x4>

0800174e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001752:	e7fe      	b.n	8001752 <HardFault_Handler+0x4>

08001754 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001758:	e7fe      	b.n	8001758 <MemManage_Handler+0x4>

0800175a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800175e:	e7fe      	b.n	800175e <BusFault_Handler+0x4>

08001760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001764:	e7fe      	b.n	8001764 <UsageFault_Handler+0x4>

08001766 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001794:	f000 f892 	bl	80018bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}

0800179c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <SystemInit+0x20>)
 80017a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017a6:	4a05      	ldr	r2, [pc, #20]	; (80017bc <SystemInit+0x20>)
 80017a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017c4:	f7ff ffea 	bl	800179c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017c8:	480c      	ldr	r0, [pc, #48]	; (80017fc <LoopForever+0x6>)
  ldr r1, =_edata
 80017ca:	490d      	ldr	r1, [pc, #52]	; (8001800 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017cc:	4a0d      	ldr	r2, [pc, #52]	; (8001804 <LoopForever+0xe>)
  movs r3, #0
 80017ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017d0:	e002      	b.n	80017d8 <LoopCopyDataInit>

080017d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017d6:	3304      	adds	r3, #4

080017d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017dc:	d3f9      	bcc.n	80017d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017de:	4a0a      	ldr	r2, [pc, #40]	; (8001808 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017e0:	4c0a      	ldr	r4, [pc, #40]	; (800180c <LoopForever+0x16>)
  movs r3, #0
 80017e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017e4:	e001      	b.n	80017ea <LoopFillZerobss>

080017e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017e8:	3204      	adds	r2, #4

080017ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017ec:	d3fb      	bcc.n	80017e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ee:	f007 f99f 	bl	8008b30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017f2:	f7fe fe81 	bl	80004f8 <main>

080017f6 <LoopForever>:

LoopForever:
    b LoopForever
 80017f6:	e7fe      	b.n	80017f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017f8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80017fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001800:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001804:	08008c10 	.word	0x08008c10
  ldr r2, =_sbss
 8001808:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800180c:	200008d0 	.word	0x200008d0

08001810 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001810:	e7fe      	b.n	8001810 <ADC1_IRQHandler>

08001812 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001818:	2300      	movs	r3, #0
 800181a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800181c:	2003      	movs	r0, #3
 800181e:	f000 f943 	bl	8001aa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001822:	2000      	movs	r0, #0
 8001824:	f000 f80e 	bl	8001844 <HAL_InitTick>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d002      	beq.n	8001834 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	71fb      	strb	r3, [r7, #7]
 8001832:	e001      	b.n	8001838 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001834:	f7ff fb84 	bl	8000f40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001838:	79fb      	ldrb	r3, [r7, #7]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800184c:	2300      	movs	r3, #0
 800184e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001850:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <HAL_InitTick+0x6c>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d023      	beq.n	80018a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001858:	4b16      	ldr	r3, [pc, #88]	; (80018b4 <HAL_InitTick+0x70>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <HAL_InitTick+0x6c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001866:	fbb3 f3f1 	udiv	r3, r3, r1
 800186a:	fbb2 f3f3 	udiv	r3, r2, r3
 800186e:	4618      	mov	r0, r3
 8001870:	f000 f941 	bl	8001af6 <HAL_SYSTICK_Config>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10f      	bne.n	800189a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b0f      	cmp	r3, #15
 800187e:	d809      	bhi.n	8001894 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001880:	2200      	movs	r2, #0
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	f04f 30ff 	mov.w	r0, #4294967295
 8001888:	f000 f919 	bl	8001abe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800188c:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <HAL_InitTick+0x74>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6013      	str	r3, [r2, #0]
 8001892:	e007      	b.n	80018a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	73fb      	strb	r3, [r7, #15]
 8001898:	e004      	b.n	80018a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	73fb      	strb	r3, [r7, #15]
 800189e:	e001      	b.n	80018a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000008 	.word	0x20000008
 80018b4:	20000000 	.word	0x20000000
 80018b8:	20000004 	.word	0x20000004

080018bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018c0:	4b06      	ldr	r3, [pc, #24]	; (80018dc <HAL_IncTick+0x20>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	461a      	mov	r2, r3
 80018c6:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <HAL_IncTick+0x24>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4413      	add	r3, r2
 80018cc:	4a04      	ldr	r2, [pc, #16]	; (80018e0 <HAL_IncTick+0x24>)
 80018ce:	6013      	str	r3, [r2, #0]
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	20000008 	.word	0x20000008
 80018e0:	200008cc 	.word	0x200008cc

080018e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  return uwTick;
 80018e8:	4b03      	ldr	r3, [pc, #12]	; (80018f8 <HAL_GetTick+0x14>)
 80018ea:	681b      	ldr	r3, [r3, #0]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	200008cc 	.word	0x200008cc

080018fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001904:	f7ff ffee 	bl	80018e4 <HAL_GetTick>
 8001908:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001914:	d005      	beq.n	8001922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001916:	4b0a      	ldr	r3, [pc, #40]	; (8001940 <HAL_Delay+0x44>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	461a      	mov	r2, r3
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	4413      	add	r3, r2
 8001920:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001922:	bf00      	nop
 8001924:	f7ff ffde 	bl	80018e4 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	68fa      	ldr	r2, [r7, #12]
 8001930:	429a      	cmp	r2, r3
 8001932:	d8f7      	bhi.n	8001924 <HAL_Delay+0x28>
  {
  }
}
 8001934:	bf00      	nop
 8001936:	bf00      	nop
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000008 	.word	0x20000008

08001944 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001954:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <__NVIC_SetPriorityGrouping+0x44>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800195a:	68ba      	ldr	r2, [r7, #8]
 800195c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001960:	4013      	ands	r3, r2
 8001962:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800196c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001976:	4a04      	ldr	r2, [pc, #16]	; (8001988 <__NVIC_SetPriorityGrouping+0x44>)
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	60d3      	str	r3, [r2, #12]
}
 800197c:	bf00      	nop
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001990:	4b04      	ldr	r3, [pc, #16]	; (80019a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	0a1b      	lsrs	r3, r3, #8
 8001996:	f003 0307 	and.w	r3, r3, #7
}
 800199a:	4618      	mov	r0, r3
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	6039      	str	r1, [r7, #0]
 80019b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	db0a      	blt.n	80019d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	490c      	ldr	r1, [pc, #48]	; (80019f4 <__NVIC_SetPriority+0x4c>)
 80019c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c6:	0112      	lsls	r2, r2, #4
 80019c8:	b2d2      	uxtb	r2, r2
 80019ca:	440b      	add	r3, r1
 80019cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019d0:	e00a      	b.n	80019e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	b2da      	uxtb	r2, r3
 80019d6:	4908      	ldr	r1, [pc, #32]	; (80019f8 <__NVIC_SetPriority+0x50>)
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	3b04      	subs	r3, #4
 80019e0:	0112      	lsls	r2, r2, #4
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	440b      	add	r3, r1
 80019e6:	761a      	strb	r2, [r3, #24]
}
 80019e8:	bf00      	nop
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr
 80019f4:	e000e100 	.word	0xe000e100
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b089      	sub	sp, #36	; 0x24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f003 0307 	and.w	r3, r3, #7
 8001a0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	f1c3 0307 	rsb	r3, r3, #7
 8001a16:	2b04      	cmp	r3, #4
 8001a18:	bf28      	it	cs
 8001a1a:	2304      	movcs	r3, #4
 8001a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	3304      	adds	r3, #4
 8001a22:	2b06      	cmp	r3, #6
 8001a24:	d902      	bls.n	8001a2c <NVIC_EncodePriority+0x30>
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	3b03      	subs	r3, #3
 8001a2a:	e000      	b.n	8001a2e <NVIC_EncodePriority+0x32>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a30:	f04f 32ff 	mov.w	r2, #4294967295
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	43da      	mvns	r2, r3
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	401a      	ands	r2, r3
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a44:	f04f 31ff 	mov.w	r1, #4294967295
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4e:	43d9      	mvns	r1, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a54:	4313      	orrs	r3, r2
         );
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3724      	adds	r7, #36	; 0x24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
	...

08001a64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a74:	d301      	bcc.n	8001a7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a76:	2301      	movs	r3, #1
 8001a78:	e00f      	b.n	8001a9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a7a:	4a0a      	ldr	r2, [pc, #40]	; (8001aa4 <SysTick_Config+0x40>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a82:	210f      	movs	r1, #15
 8001a84:	f04f 30ff 	mov.w	r0, #4294967295
 8001a88:	f7ff ff8e 	bl	80019a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <SysTick_Config+0x40>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a92:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <SysTick_Config+0x40>)
 8001a94:	2207      	movs	r2, #7
 8001a96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	e000e010 	.word	0xe000e010

08001aa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff ff47 	bl	8001944 <__NVIC_SetPriorityGrouping>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b086      	sub	sp, #24
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	60b9      	str	r1, [r7, #8]
 8001ac8:	607a      	str	r2, [r7, #4]
 8001aca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ad0:	f7ff ff5c 	bl	800198c <__NVIC_GetPriorityGrouping>
 8001ad4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	68b9      	ldr	r1, [r7, #8]
 8001ada:	6978      	ldr	r0, [r7, #20]
 8001adc:	f7ff ff8e 	bl	80019fc <NVIC_EncodePriority>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae6:	4611      	mov	r1, r2
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff5d 	bl	80019a8 <__NVIC_SetPriority>
}
 8001aee:	bf00      	nop
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff ffb0 	bl	8001a64 <SysTick_Config>
 8001b04:	4603      	mov	r3, r0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b087      	sub	sp, #28
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b1e:	e166      	b.n	8001dee <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	2101      	movs	r1, #1
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f000 8158 	beq.w	8001de8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f003 0303 	and.w	r3, r3, #3
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d005      	beq.n	8001b50 <HAL_GPIO_Init+0x40>
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 0303 	and.w	r3, r3, #3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d130      	bne.n	8001bb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	2203      	movs	r2, #3
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	43db      	mvns	r3, r3
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	4013      	ands	r3, r2
 8001b66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	68da      	ldr	r2, [r3, #12]
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b86:	2201      	movs	r2, #1
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	4013      	ands	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	091b      	lsrs	r3, r3, #4
 8001b9c:	f003 0201 	and.w	r2, r3, #1
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f003 0303 	and.w	r3, r3, #3
 8001bba:	2b03      	cmp	r3, #3
 8001bbc:	d017      	beq.n	8001bee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	2203      	movs	r2, #3
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f003 0303 	and.w	r3, r3, #3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d123      	bne.n	8001c42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	08da      	lsrs	r2, r3, #3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	3208      	adds	r2, #8
 8001c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	220f      	movs	r2, #15
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43db      	mvns	r3, r3
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	691a      	ldr	r2, [r3, #16]
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	f003 0307 	and.w	r3, r3, #7
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	08da      	lsrs	r2, r3, #3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3208      	adds	r2, #8
 8001c3c:	6939      	ldr	r1, [r7, #16]
 8001c3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	2203      	movs	r2, #3
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	43db      	mvns	r3, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4013      	ands	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f003 0203 	and.w	r2, r3, #3
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f000 80b2 	beq.w	8001de8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c84:	4b61      	ldr	r3, [pc, #388]	; (8001e0c <HAL_GPIO_Init+0x2fc>)
 8001c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c88:	4a60      	ldr	r2, [pc, #384]	; (8001e0c <HAL_GPIO_Init+0x2fc>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6613      	str	r3, [r2, #96]	; 0x60
 8001c90:	4b5e      	ldr	r3, [pc, #376]	; (8001e0c <HAL_GPIO_Init+0x2fc>)
 8001c92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c94:	f003 0301 	and.w	r3, r3, #1
 8001c98:	60bb      	str	r3, [r7, #8]
 8001c9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c9c:	4a5c      	ldr	r2, [pc, #368]	; (8001e10 <HAL_GPIO_Init+0x300>)
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	089b      	lsrs	r3, r3, #2
 8001ca2:	3302      	adds	r3, #2
 8001ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	f003 0303 	and.w	r3, r3, #3
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	220f      	movs	r2, #15
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001cc6:	d02b      	beq.n	8001d20 <HAL_GPIO_Init+0x210>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a52      	ldr	r2, [pc, #328]	; (8001e14 <HAL_GPIO_Init+0x304>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d025      	beq.n	8001d1c <HAL_GPIO_Init+0x20c>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a51      	ldr	r2, [pc, #324]	; (8001e18 <HAL_GPIO_Init+0x308>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d01f      	beq.n	8001d18 <HAL_GPIO_Init+0x208>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a50      	ldr	r2, [pc, #320]	; (8001e1c <HAL_GPIO_Init+0x30c>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d019      	beq.n	8001d14 <HAL_GPIO_Init+0x204>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a4f      	ldr	r2, [pc, #316]	; (8001e20 <HAL_GPIO_Init+0x310>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d013      	beq.n	8001d10 <HAL_GPIO_Init+0x200>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a4e      	ldr	r2, [pc, #312]	; (8001e24 <HAL_GPIO_Init+0x314>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d00d      	beq.n	8001d0c <HAL_GPIO_Init+0x1fc>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a4d      	ldr	r2, [pc, #308]	; (8001e28 <HAL_GPIO_Init+0x318>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d007      	beq.n	8001d08 <HAL_GPIO_Init+0x1f8>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a4c      	ldr	r2, [pc, #304]	; (8001e2c <HAL_GPIO_Init+0x31c>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d101      	bne.n	8001d04 <HAL_GPIO_Init+0x1f4>
 8001d00:	2307      	movs	r3, #7
 8001d02:	e00e      	b.n	8001d22 <HAL_GPIO_Init+0x212>
 8001d04:	2308      	movs	r3, #8
 8001d06:	e00c      	b.n	8001d22 <HAL_GPIO_Init+0x212>
 8001d08:	2306      	movs	r3, #6
 8001d0a:	e00a      	b.n	8001d22 <HAL_GPIO_Init+0x212>
 8001d0c:	2305      	movs	r3, #5
 8001d0e:	e008      	b.n	8001d22 <HAL_GPIO_Init+0x212>
 8001d10:	2304      	movs	r3, #4
 8001d12:	e006      	b.n	8001d22 <HAL_GPIO_Init+0x212>
 8001d14:	2303      	movs	r3, #3
 8001d16:	e004      	b.n	8001d22 <HAL_GPIO_Init+0x212>
 8001d18:	2302      	movs	r3, #2
 8001d1a:	e002      	b.n	8001d22 <HAL_GPIO_Init+0x212>
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e000      	b.n	8001d22 <HAL_GPIO_Init+0x212>
 8001d20:	2300      	movs	r3, #0
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	f002 0203 	and.w	r2, r2, #3
 8001d28:	0092      	lsls	r2, r2, #2
 8001d2a:	4093      	lsls	r3, r2
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d32:	4937      	ldr	r1, [pc, #220]	; (8001e10 <HAL_GPIO_Init+0x300>)
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	089b      	lsrs	r3, r3, #2
 8001d38:	3302      	adds	r3, #2
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d40:	4b3b      	ldr	r3, [pc, #236]	; (8001e30 <HAL_GPIO_Init+0x320>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d003      	beq.n	8001d64 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d64:	4a32      	ldr	r2, [pc, #200]	; (8001e30 <HAL_GPIO_Init+0x320>)
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d6a:	4b31      	ldr	r3, [pc, #196]	; (8001e30 <HAL_GPIO_Init+0x320>)
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	43db      	mvns	r3, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4013      	ands	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d8e:	4a28      	ldr	r2, [pc, #160]	; (8001e30 <HAL_GPIO_Init+0x320>)
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d94:	4b26      	ldr	r3, [pc, #152]	; (8001e30 <HAL_GPIO_Init+0x320>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	4013      	ands	r3, r2
 8001da2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001db8:	4a1d      	ldr	r2, [pc, #116]	; (8001e30 <HAL_GPIO_Init+0x320>)
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001dbe:	4b1c      	ldr	r3, [pc, #112]	; (8001e30 <HAL_GPIO_Init+0x320>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001de2:	4a13      	ldr	r2, [pc, #76]	; (8001e30 <HAL_GPIO_Init+0x320>)
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	3301      	adds	r3, #1
 8001dec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	fa22 f303 	lsr.w	r3, r2, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f47f ae91 	bne.w	8001b20 <HAL_GPIO_Init+0x10>
  }
}
 8001dfe:	bf00      	nop
 8001e00:	bf00      	nop
 8001e02:	371c      	adds	r7, #28
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40010000 	.word	0x40010000
 8001e14:	48000400 	.word	0x48000400
 8001e18:	48000800 	.word	0x48000800
 8001e1c:	48000c00 	.word	0x48000c00
 8001e20:	48001000 	.word	0x48001000
 8001e24:	48001400 	.word	0x48001400
 8001e28:	48001800 	.word	0x48001800
 8001e2c:	48001c00 	.word	0x48001c00
 8001e30:	40010400 	.word	0x40010400

08001e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	807b      	strh	r3, [r7, #2]
 8001e40:	4613      	mov	r3, r2
 8001e42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e44:	787b      	ldrb	r3, [r7, #1]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e4a:	887a      	ldrh	r2, [r7, #2]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e50:	e002      	b.n	8001e58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e52:	887a      	ldrh	r2, [r7, #2]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e08d      	b.n	8001f92 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d106      	bne.n	8001e90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f7ff f87c 	bl	8000f88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2224      	movs	r2, #36	; 0x24
 8001e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f022 0201 	bic.w	r2, r2, #1
 8001ea6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001eb4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ec4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d107      	bne.n	8001ede <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	689a      	ldr	r2, [r3, #8]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	e006      	b.n	8001eec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001eea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d108      	bne.n	8001f06 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f02:	605a      	str	r2, [r3, #4]
 8001f04:	e007      	b.n	8001f16 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	685a      	ldr	r2, [r3, #4]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f14:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	6812      	ldr	r2, [r2, #0]
 8001f20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f28:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68da      	ldr	r2, [r3, #12]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f38:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	691a      	ldr	r2, [r3, #16]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69d9      	ldr	r1, [r3, #28]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a1a      	ldr	r2, [r3, #32]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f042 0201 	orr.w	r2, r2, #1
 8001f72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2220      	movs	r2, #32
 8001f7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b20      	cmp	r3, #32
 8001fae:	d138      	bne.n	8002022 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d101      	bne.n	8001fbe <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001fba:	2302      	movs	r3, #2
 8001fbc:	e032      	b.n	8002024 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2224      	movs	r2, #36	; 0x24
 8001fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0201 	bic.w	r2, r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001fec:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6819      	ldr	r1, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f042 0201 	orr.w	r2, r2, #1
 800200c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2220      	movs	r2, #32
 8002012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800201e:	2300      	movs	r3, #0
 8002020:	e000      	b.n	8002024 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002022:	2302      	movs	r3, #2
  }
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b20      	cmp	r3, #32
 8002044:	d139      	bne.n	80020ba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800204c:	2b01      	cmp	r3, #1
 800204e:	d101      	bne.n	8002054 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002050:	2302      	movs	r3, #2
 8002052:	e033      	b.n	80020bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2224      	movs	r2, #36	; 0x24
 8002060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002082:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	021b      	lsls	r3, r3, #8
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	4313      	orrs	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f042 0201 	orr.w	r2, r2, #1
 80020a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2220      	movs	r2, #32
 80020aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020b6:	2300      	movs	r3, #0
 80020b8:	e000      	b.n	80020bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020ba:	2302      	movs	r3, #2
  }
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3714      	adds	r7, #20
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ca:	b08f      	sub	sp, #60	; 0x3c
 80020cc:	af0a      	add	r7, sp, #40	; 0x28
 80020ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e116      	b.n	8002308 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d106      	bne.n	80020fa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff f997 	bl	8001428 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2203      	movs	r2, #3
 80020fe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210a:	2b00      	cmp	r3, #0
 800210c:	d102      	bne.n	8002114 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f006 fa81 	bl	8008620 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	687e      	ldr	r6, [r7, #4]
 8002126:	466d      	mov	r5, sp
 8002128:	f106 0410 	add.w	r4, r6, #16
 800212c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800212e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002130:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002132:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002134:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002138:	e885 0003 	stmia.w	r5, {r0, r1}
 800213c:	1d33      	adds	r3, r6, #4
 800213e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002140:	6838      	ldr	r0, [r7, #0]
 8002142:	f006 fa41 	bl	80085c8 <USB_CoreInit>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2202      	movs	r2, #2
 8002150:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e0d7      	b.n	8002308 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2100      	movs	r1, #0
 800215e:	4618      	mov	r0, r3
 8002160:	f006 fa6f 	bl	8008642 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002164:	2300      	movs	r3, #0
 8002166:	73fb      	strb	r3, [r7, #15]
 8002168:	e04a      	b.n	8002200 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800216a:	7bfa      	ldrb	r2, [r7, #15]
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	4413      	add	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	440b      	add	r3, r1
 8002178:	333d      	adds	r3, #61	; 0x3d
 800217a:	2201      	movs	r2, #1
 800217c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800217e:	7bfa      	ldrb	r2, [r7, #15]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	00db      	lsls	r3, r3, #3
 8002186:	4413      	add	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	440b      	add	r3, r1
 800218c:	333c      	adds	r3, #60	; 0x3c
 800218e:	7bfa      	ldrb	r2, [r7, #15]
 8002190:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002192:	7bfa      	ldrb	r2, [r7, #15]
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	b298      	uxth	r0, r3
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	4613      	mov	r3, r2
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	4413      	add	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	440b      	add	r3, r1
 80021a4:	3356      	adds	r3, #86	; 0x56
 80021a6:	4602      	mov	r2, r0
 80021a8:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021aa:	7bfa      	ldrb	r2, [r7, #15]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	4413      	add	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	3340      	adds	r3, #64	; 0x40
 80021ba:	2200      	movs	r2, #0
 80021bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021be:	7bfa      	ldrb	r2, [r7, #15]
 80021c0:	6879      	ldr	r1, [r7, #4]
 80021c2:	4613      	mov	r3, r2
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	4413      	add	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	440b      	add	r3, r1
 80021cc:	3344      	adds	r3, #68	; 0x44
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021d2:	7bfa      	ldrb	r2, [r7, #15]
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	4613      	mov	r3, r2
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	4413      	add	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	440b      	add	r3, r1
 80021e0:	3348      	adds	r3, #72	; 0x48
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021e6:	7bfa      	ldrb	r2, [r7, #15]
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	4413      	add	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	440b      	add	r3, r1
 80021f4:	334c      	adds	r3, #76	; 0x4c
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	3301      	adds	r3, #1
 80021fe:	73fb      	strb	r3, [r7, #15]
 8002200:	7bfa      	ldrb	r2, [r7, #15]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	429a      	cmp	r2, r3
 8002208:	d3af      	bcc.n	800216a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800220a:	2300      	movs	r3, #0
 800220c:	73fb      	strb	r3, [r7, #15]
 800220e:	e044      	b.n	800229a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002210:	7bfa      	ldrb	r2, [r7, #15]
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	4613      	mov	r3, r2
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	4413      	add	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	440b      	add	r3, r1
 800221e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002226:	7bfa      	ldrb	r2, [r7, #15]
 8002228:	6879      	ldr	r1, [r7, #4]
 800222a:	4613      	mov	r3, r2
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	4413      	add	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	440b      	add	r3, r1
 8002234:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002238:	7bfa      	ldrb	r2, [r7, #15]
 800223a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800223c:	7bfa      	ldrb	r2, [r7, #15]
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	4413      	add	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	440b      	add	r3, r1
 800224a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800224e:	2200      	movs	r2, #0
 8002250:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002252:	7bfa      	ldrb	r2, [r7, #15]
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	4613      	mov	r3, r2
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	4413      	add	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	440b      	add	r3, r1
 8002260:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002268:	7bfa      	ldrb	r2, [r7, #15]
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	4613      	mov	r3, r2
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	4413      	add	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800227e:	7bfa      	ldrb	r2, [r7, #15]
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	4613      	mov	r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	4413      	add	r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	440b      	add	r3, r1
 800228c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002294:	7bfb      	ldrb	r3, [r7, #15]
 8002296:	3301      	adds	r3, #1
 8002298:	73fb      	strb	r3, [r7, #15]
 800229a:	7bfa      	ldrb	r2, [r7, #15]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d3b5      	bcc.n	8002210 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	603b      	str	r3, [r7, #0]
 80022aa:	687e      	ldr	r6, [r7, #4]
 80022ac:	466d      	mov	r5, sp
 80022ae:	f106 0410 	add.w	r4, r6, #16
 80022b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ba:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022be:	e885 0003 	stmia.w	r5, {r0, r1}
 80022c2:	1d33      	adds	r3, r6, #4
 80022c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022c6:	6838      	ldr	r0, [r7, #0]
 80022c8:	f006 fa08 	bl	80086dc <USB_DevInit>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d005      	beq.n	80022de <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2202      	movs	r2, #2
 80022d6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e014      	b.n	8002308 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d102      	bne.n	80022fc <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 f80a 	bl	8002310 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f006 fbaa 	bl	8008a5a <USB_DevDisconnect>

  return HAL_OK;
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002310 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2201      	movs	r2, #1
 8002322:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800233e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002342:	f043 0303 	orr.w	r3, r3, #3
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800235c:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <HAL_PWREx_GetVoltageRange+0x3c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002368:	d102      	bne.n	8002370 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800236a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800236e:	e00b      	b.n	8002388 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002370:	4b08      	ldr	r3, [pc, #32]	; (8002394 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002372:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800237a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800237e:	d102      	bne.n	8002386 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002380:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002384:	e000      	b.n	8002388 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002386:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	40007000 	.word	0x40007000

08002398 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d141      	bne.n	800242a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023a6:	4b4b      	ldr	r3, [pc, #300]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023b2:	d131      	bne.n	8002418 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023b4:	4b47      	ldr	r3, [pc, #284]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023ba:	4a46      	ldr	r2, [pc, #280]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023c0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023c4:	4b43      	ldr	r3, [pc, #268]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80023cc:	4a41      	ldr	r2, [pc, #260]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80023d4:	4b40      	ldr	r3, [pc, #256]	; (80024d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2232      	movs	r2, #50	; 0x32
 80023da:	fb02 f303 	mul.w	r3, r2, r3
 80023de:	4a3f      	ldr	r2, [pc, #252]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80023e0:	fba2 2303 	umull	r2, r3, r2, r3
 80023e4:	0c9b      	lsrs	r3, r3, #18
 80023e6:	3301      	adds	r3, #1
 80023e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023ea:	e002      	b.n	80023f2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023f2:	4b38      	ldr	r3, [pc, #224]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023fe:	d102      	bne.n	8002406 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f2      	bne.n	80023ec <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002406:	4b33      	ldr	r3, [pc, #204]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800240e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002412:	d158      	bne.n	80024c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e057      	b.n	80024c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002418:	4b2e      	ldr	r3, [pc, #184]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800241a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800241e:	4a2d      	ldr	r2, [pc, #180]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002424:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002428:	e04d      	b.n	80024c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002430:	d141      	bne.n	80024b6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002432:	4b28      	ldr	r3, [pc, #160]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800243a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800243e:	d131      	bne.n	80024a4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002440:	4b24      	ldr	r3, [pc, #144]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002442:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002446:	4a23      	ldr	r2, [pc, #140]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800244c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002450:	4b20      	ldr	r3, [pc, #128]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002458:	4a1e      	ldr	r2, [pc, #120]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800245a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800245e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002460:	4b1d      	ldr	r3, [pc, #116]	; (80024d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2232      	movs	r2, #50	; 0x32
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	4a1c      	ldr	r2, [pc, #112]	; (80024dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800246c:	fba2 2303 	umull	r2, r3, r2, r3
 8002470:	0c9b      	lsrs	r3, r3, #18
 8002472:	3301      	adds	r3, #1
 8002474:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002476:	e002      	b.n	800247e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	3b01      	subs	r3, #1
 800247c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800247e:	4b15      	ldr	r3, [pc, #84]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800248a:	d102      	bne.n	8002492 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1f2      	bne.n	8002478 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002492:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800249a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800249e:	d112      	bne.n	80024c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e011      	b.n	80024c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024aa:	4a0a      	ldr	r2, [pc, #40]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80024b4:	e007      	b.n	80024c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024b6:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024be:	4a05      	ldr	r2, [pc, #20]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024c4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	40007000 	.word	0x40007000
 80024d8:	20000000 	.word	0x20000000
 80024dc:	431bde83 	.word	0x431bde83

080024e0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <HAL_PWREx_EnableVddUSB+0x1c>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	4a04      	ldr	r2, [pc, #16]	; (80024fc <HAL_PWREx_EnableVddUSB+0x1c>)
 80024ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024ee:	6053      	str	r3, [r2, #4]
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40007000 	.word	0x40007000

08002500 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002504:	4b05      	ldr	r3, [pc, #20]	; (800251c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	4a04      	ldr	r2, [pc, #16]	; (800251c <HAL_PWREx_EnableVddIO2+0x1c>)
 800250a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800250e:	6053      	str	r3, [r2, #4]
}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40007000 	.word	0x40007000

08002520 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b088      	sub	sp, #32
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d102      	bne.n	8002534 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	f000 bc08 	b.w	8002d44 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002534:	4b96      	ldr	r3, [pc, #600]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 030c 	and.w	r3, r3, #12
 800253c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800253e:	4b94      	ldr	r3, [pc, #592]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f003 0303 	and.w	r3, r3, #3
 8002546:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0310 	and.w	r3, r3, #16
 8002550:	2b00      	cmp	r3, #0
 8002552:	f000 80e4 	beq.w	800271e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d007      	beq.n	800256c <HAL_RCC_OscConfig+0x4c>
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	2b0c      	cmp	r3, #12
 8002560:	f040 808b 	bne.w	800267a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	2b01      	cmp	r3, #1
 8002568:	f040 8087 	bne.w	800267a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800256c:	4b88      	ldr	r3, [pc, #544]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <HAL_RCC_OscConfig+0x64>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e3df      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a1a      	ldr	r2, [r3, #32]
 8002588:	4b81      	ldr	r3, [pc, #516]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0308 	and.w	r3, r3, #8
 8002590:	2b00      	cmp	r3, #0
 8002592:	d004      	beq.n	800259e <HAL_RCC_OscConfig+0x7e>
 8002594:	4b7e      	ldr	r3, [pc, #504]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800259c:	e005      	b.n	80025aa <HAL_RCC_OscConfig+0x8a>
 800259e:	4b7c      	ldr	r3, [pc, #496]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025a4:	091b      	lsrs	r3, r3, #4
 80025a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d223      	bcs.n	80025f6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f000 fdca 	bl	800314c <RCC_SetFlashLatencyFromMSIRange>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e3c0      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025c2:	4b73      	ldr	r3, [pc, #460]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a72      	ldr	r2, [pc, #456]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025c8:	f043 0308 	orr.w	r3, r3, #8
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	4b70      	ldr	r3, [pc, #448]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	496d      	ldr	r1, [pc, #436]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025e0:	4b6b      	ldr	r3, [pc, #428]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	021b      	lsls	r3, r3, #8
 80025ee:	4968      	ldr	r1, [pc, #416]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	604b      	str	r3, [r1, #4]
 80025f4:	e025      	b.n	8002642 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025f6:	4b66      	ldr	r3, [pc, #408]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a65      	ldr	r2, [pc, #404]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80025fc:	f043 0308 	orr.w	r3, r3, #8
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	4b63      	ldr	r3, [pc, #396]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	4960      	ldr	r1, [pc, #384]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002610:	4313      	orrs	r3, r2
 8002612:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002614:	4b5e      	ldr	r3, [pc, #376]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	021b      	lsls	r3, r3, #8
 8002622:	495b      	ldr	r1, [pc, #364]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002624:	4313      	orrs	r3, r2
 8002626:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d109      	bne.n	8002642 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	4618      	mov	r0, r3
 8002634:	f000 fd8a 	bl	800314c <RCC_SetFlashLatencyFromMSIRange>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e380      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002642:	f000 fcc1 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8002646:	4602      	mov	r2, r0
 8002648:	4b51      	ldr	r3, [pc, #324]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	091b      	lsrs	r3, r3, #4
 800264e:	f003 030f 	and.w	r3, r3, #15
 8002652:	4950      	ldr	r1, [pc, #320]	; (8002794 <HAL_RCC_OscConfig+0x274>)
 8002654:	5ccb      	ldrb	r3, [r1, r3]
 8002656:	f003 031f 	and.w	r3, r3, #31
 800265a:	fa22 f303 	lsr.w	r3, r2, r3
 800265e:	4a4e      	ldr	r2, [pc, #312]	; (8002798 <HAL_RCC_OscConfig+0x278>)
 8002660:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002662:	4b4e      	ldr	r3, [pc, #312]	; (800279c <HAL_RCC_OscConfig+0x27c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff f8ec 	bl	8001844 <HAL_InitTick>
 800266c:	4603      	mov	r3, r0
 800266e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002670:	7bfb      	ldrb	r3, [r7, #15]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d052      	beq.n	800271c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	e364      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d032      	beq.n	80026e8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002682:	4b43      	ldr	r3, [pc, #268]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a42      	ldr	r2, [pc, #264]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800268e:	f7ff f929 	bl	80018e4 <HAL_GetTick>
 8002692:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002696:	f7ff f925 	bl	80018e4 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e34d      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026a8:	4b39      	ldr	r3, [pc, #228]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026b4:	4b36      	ldr	r3, [pc, #216]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a35      	ldr	r2, [pc, #212]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026ba:	f043 0308 	orr.w	r3, r3, #8
 80026be:	6013      	str	r3, [r2, #0]
 80026c0:	4b33      	ldr	r3, [pc, #204]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	4930      	ldr	r1, [pc, #192]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026d2:	4b2f      	ldr	r3, [pc, #188]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	021b      	lsls	r3, r3, #8
 80026e0:	492b      	ldr	r1, [pc, #172]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]
 80026e6:	e01a      	b.n	800271e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026e8:	4b29      	ldr	r3, [pc, #164]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a28      	ldr	r2, [pc, #160]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 80026ee:	f023 0301 	bic.w	r3, r3, #1
 80026f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026f4:	f7ff f8f6 	bl	80018e4 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026fc:	f7ff f8f2 	bl	80018e4 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e31a      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800270e:	4b20      	ldr	r3, [pc, #128]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f0      	bne.n	80026fc <HAL_RCC_OscConfig+0x1dc>
 800271a:	e000      	b.n	800271e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800271c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b00      	cmp	r3, #0
 8002728:	d073      	beq.n	8002812 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	2b08      	cmp	r3, #8
 800272e:	d005      	beq.n	800273c <HAL_RCC_OscConfig+0x21c>
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	2b0c      	cmp	r3, #12
 8002734:	d10e      	bne.n	8002754 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	2b03      	cmp	r3, #3
 800273a:	d10b      	bne.n	8002754 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800273c:	4b14      	ldr	r3, [pc, #80]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d063      	beq.n	8002810 <HAL_RCC_OscConfig+0x2f0>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d15f      	bne.n	8002810 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e2f7      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800275c:	d106      	bne.n	800276c <HAL_RCC_OscConfig+0x24c>
 800275e:	4b0c      	ldr	r3, [pc, #48]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a0b      	ldr	r2, [pc, #44]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e025      	b.n	80027b8 <HAL_RCC_OscConfig+0x298>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002774:	d114      	bne.n	80027a0 <HAL_RCC_OscConfig+0x280>
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a05      	ldr	r2, [pc, #20]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 800277c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002780:	6013      	str	r3, [r2, #0]
 8002782:	4b03      	ldr	r3, [pc, #12]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a02      	ldr	r2, [pc, #8]	; (8002790 <HAL_RCC_OscConfig+0x270>)
 8002788:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	e013      	b.n	80027b8 <HAL_RCC_OscConfig+0x298>
 8002790:	40021000 	.word	0x40021000
 8002794:	08008b90 	.word	0x08008b90
 8002798:	20000000 	.word	0x20000000
 800279c:	20000004 	.word	0x20000004
 80027a0:	4ba0      	ldr	r3, [pc, #640]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a9f      	ldr	r2, [pc, #636]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80027a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027aa:	6013      	str	r3, [r2, #0]
 80027ac:	4b9d      	ldr	r3, [pc, #628]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a9c      	ldr	r2, [pc, #624]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80027b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d013      	beq.n	80027e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c0:	f7ff f890 	bl	80018e4 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027c8:	f7ff f88c 	bl	80018e4 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b64      	cmp	r3, #100	; 0x64
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e2b4      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027da:	4b92      	ldr	r3, [pc, #584]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f0      	beq.n	80027c8 <HAL_RCC_OscConfig+0x2a8>
 80027e6:	e014      	b.n	8002812 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e8:	f7ff f87c 	bl	80018e4 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ee:	e008      	b.n	8002802 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f0:	f7ff f878 	bl	80018e4 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b64      	cmp	r3, #100	; 0x64
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e2a0      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002802:	4b88      	ldr	r3, [pc, #544]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1f0      	bne.n	80027f0 <HAL_RCC_OscConfig+0x2d0>
 800280e:	e000      	b.n	8002812 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d060      	beq.n	80028e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	2b04      	cmp	r3, #4
 8002822:	d005      	beq.n	8002830 <HAL_RCC_OscConfig+0x310>
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	2b0c      	cmp	r3, #12
 8002828:	d119      	bne.n	800285e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	2b02      	cmp	r3, #2
 800282e:	d116      	bne.n	800285e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002830:	4b7c      	ldr	r3, [pc, #496]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_OscConfig+0x328>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d101      	bne.n	8002848 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e27d      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002848:	4b76      	ldr	r3, [pc, #472]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	691b      	ldr	r3, [r3, #16]
 8002854:	061b      	lsls	r3, r3, #24
 8002856:	4973      	ldr	r1, [pc, #460]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002858:	4313      	orrs	r3, r2
 800285a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800285c:	e040      	b.n	80028e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d023      	beq.n	80028ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002866:	4b6f      	ldr	r3, [pc, #444]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a6e      	ldr	r2, [pc, #440]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 800286c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002870:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002872:	f7ff f837 	bl	80018e4 <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002878:	e008      	b.n	800288c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800287a:	f7ff f833 	bl	80018e4 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e25b      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800288c:	4b65      	ldr	r3, [pc, #404]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0f0      	beq.n	800287a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002898:	4b62      	ldr	r3, [pc, #392]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	061b      	lsls	r3, r3, #24
 80028a6:	495f      	ldr	r1, [pc, #380]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	604b      	str	r3, [r1, #4]
 80028ac:	e018      	b.n	80028e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ae:	4b5d      	ldr	r3, [pc, #372]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a5c      	ldr	r2, [pc, #368]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80028b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ba:	f7ff f813 	bl	80018e4 <HAL_GetTick>
 80028be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c2:	f7ff f80f 	bl	80018e4 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e237      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028d4:	4b53      	ldr	r3, [pc, #332]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1f0      	bne.n	80028c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0308 	and.w	r3, r3, #8
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d03c      	beq.n	8002966 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d01c      	beq.n	800292e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028f4:	4b4b      	ldr	r3, [pc, #300]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80028f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028fa:	4a4a      	ldr	r2, [pc, #296]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002904:	f7fe ffee 	bl	80018e4 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800290c:	f7fe ffea 	bl	80018e4 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e212      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800291e:	4b41      	ldr	r3, [pc, #260]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002920:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d0ef      	beq.n	800290c <HAL_RCC_OscConfig+0x3ec>
 800292c:	e01b      	b.n	8002966 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800292e:	4b3d      	ldr	r3, [pc, #244]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002930:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002934:	4a3b      	ldr	r2, [pc, #236]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002936:	f023 0301 	bic.w	r3, r3, #1
 800293a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800293e:	f7fe ffd1 	bl	80018e4 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002946:	f7fe ffcd 	bl	80018e4 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e1f5      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002958:	4b32      	ldr	r3, [pc, #200]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 800295a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1ef      	bne.n	8002946 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 80a6 	beq.w	8002ac0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002978:	4b2a      	ldr	r3, [pc, #168]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 800297a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10d      	bne.n	80029a0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002984:	4b27      	ldr	r3, [pc, #156]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002988:	4a26      	ldr	r2, [pc, #152]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 800298a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800298e:	6593      	str	r3, [r2, #88]	; 0x58
 8002990:	4b24      	ldr	r3, [pc, #144]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002998:	60bb      	str	r3, [r7, #8]
 800299a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800299c:	2301      	movs	r3, #1
 800299e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029a0:	4b21      	ldr	r3, [pc, #132]	; (8002a28 <HAL_RCC_OscConfig+0x508>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d118      	bne.n	80029de <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029ac:	4b1e      	ldr	r3, [pc, #120]	; (8002a28 <HAL_RCC_OscConfig+0x508>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a1d      	ldr	r2, [pc, #116]	; (8002a28 <HAL_RCC_OscConfig+0x508>)
 80029b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029b8:	f7fe ff94 	bl	80018e4 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029c0:	f7fe ff90 	bl	80018e4 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e1b8      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029d2:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <HAL_RCC_OscConfig+0x508>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d0f0      	beq.n	80029c0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d108      	bne.n	80029f8 <HAL_RCC_OscConfig+0x4d8>
 80029e6:	4b0f      	ldr	r3, [pc, #60]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80029e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ec:	4a0d      	ldr	r2, [pc, #52]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 80029ee:	f043 0301 	orr.w	r3, r3, #1
 80029f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029f6:	e029      	b.n	8002a4c <HAL_RCC_OscConfig+0x52c>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	2b05      	cmp	r3, #5
 80029fe:	d115      	bne.n	8002a2c <HAL_RCC_OscConfig+0x50c>
 8002a00:	4b08      	ldr	r3, [pc, #32]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a06:	4a07      	ldr	r2, [pc, #28]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002a08:	f043 0304 	orr.w	r3, r3, #4
 8002a0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a10:	4b04      	ldr	r3, [pc, #16]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a16:	4a03      	ldr	r2, [pc, #12]	; (8002a24 <HAL_RCC_OscConfig+0x504>)
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a20:	e014      	b.n	8002a4c <HAL_RCC_OscConfig+0x52c>
 8002a22:	bf00      	nop
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40007000 	.word	0x40007000
 8002a2c:	4b9d      	ldr	r3, [pc, #628]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a32:	4a9c      	ldr	r2, [pc, #624]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002a34:	f023 0301 	bic.w	r3, r3, #1
 8002a38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a3c:	4b99      	ldr	r3, [pc, #612]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a42:	4a98      	ldr	r2, [pc, #608]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002a44:	f023 0304 	bic.w	r3, r3, #4
 8002a48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d016      	beq.n	8002a82 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a54:	f7fe ff46 	bl	80018e4 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a5a:	e00a      	b.n	8002a72 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a5c:	f7fe ff42 	bl	80018e4 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e168      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a72:	4b8c      	ldr	r3, [pc, #560]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0ed      	beq.n	8002a5c <HAL_RCC_OscConfig+0x53c>
 8002a80:	e015      	b.n	8002aae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a82:	f7fe ff2f 	bl	80018e4 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a88:	e00a      	b.n	8002aa0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a8a:	f7fe ff2b 	bl	80018e4 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e151      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002aa0:	4b80      	ldr	r3, [pc, #512]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1ed      	bne.n	8002a8a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002aae:	7ffb      	ldrb	r3, [r7, #31]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d105      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ab4:	4b7b      	ldr	r3, [pc, #492]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab8:	4a7a      	ldr	r2, [pc, #488]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002aba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002abe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0320 	and.w	r3, r3, #32
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d03c      	beq.n	8002b46 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d01c      	beq.n	8002b0e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ad4:	4b73      	ldr	r3, [pc, #460]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002ad6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ada:	4a72      	ldr	r2, [pc, #456]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae4:	f7fe fefe 	bl	80018e4 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002aec:	f7fe fefa 	bl	80018e4 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e122      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002afe:	4b69      	ldr	r3, [pc, #420]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002b00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d0ef      	beq.n	8002aec <HAL_RCC_OscConfig+0x5cc>
 8002b0c:	e01b      	b.n	8002b46 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b0e:	4b65      	ldr	r3, [pc, #404]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002b10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b14:	4a63      	ldr	r2, [pc, #396]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002b16:	f023 0301 	bic.w	r3, r3, #1
 8002b1a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b1e:	f7fe fee1 	bl	80018e4 <HAL_GetTick>
 8002b22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b24:	e008      	b.n	8002b38 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b26:	f7fe fedd 	bl	80018e4 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e105      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b38:	4b5a      	ldr	r3, [pc, #360]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002b3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1ef      	bne.n	8002b26 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f000 80f9 	beq.w	8002d42 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	f040 80cf 	bne.w	8002cf8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b5a:	4b52      	ldr	r3, [pc, #328]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	f003 0203 	and.w	r2, r3, #3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d12c      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d123      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b8a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d11b      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d113      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002baa:	085b      	lsrs	r3, r3, #1
 8002bac:	3b01      	subs	r3, #1
 8002bae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d109      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	085b      	lsrs	r3, r3, #1
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d071      	beq.n	8002cac <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	2b0c      	cmp	r3, #12
 8002bcc:	d068      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002bce:	4b35      	ldr	r3, [pc, #212]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d105      	bne.n	8002be6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002bda:	4b32      	ldr	r3, [pc, #200]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e0ac      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bea:	4b2e      	ldr	r3, [pc, #184]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a2d      	ldr	r2, [pc, #180]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002bf0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bf4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bf6:	f7fe fe75 	bl	80018e4 <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfe:	f7fe fe71 	bl	80018e4 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e099      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c10:	4b24      	ldr	r3, [pc, #144]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1f0      	bne.n	8002bfe <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c1c:	4b21      	ldr	r3, [pc, #132]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002c1e:	68da      	ldr	r2, [r3, #12]
 8002c20:	4b21      	ldr	r3, [pc, #132]	; (8002ca8 <HAL_RCC_OscConfig+0x788>)
 8002c22:	4013      	ands	r3, r2
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c2c:	3a01      	subs	r2, #1
 8002c2e:	0112      	lsls	r2, r2, #4
 8002c30:	4311      	orrs	r1, r2
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c36:	0212      	lsls	r2, r2, #8
 8002c38:	4311      	orrs	r1, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c3e:	0852      	lsrs	r2, r2, #1
 8002c40:	3a01      	subs	r2, #1
 8002c42:	0552      	lsls	r2, r2, #21
 8002c44:	4311      	orrs	r1, r2
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c4a:	0852      	lsrs	r2, r2, #1
 8002c4c:	3a01      	subs	r2, #1
 8002c4e:	0652      	lsls	r2, r2, #25
 8002c50:	4311      	orrs	r1, r2
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c56:	06d2      	lsls	r2, r2, #27
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	4912      	ldr	r1, [pc, #72]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c60:	4b10      	ldr	r3, [pc, #64]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a0f      	ldr	r2, [pc, #60]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002c66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c6a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c6c:	4b0d      	ldr	r3, [pc, #52]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	4a0c      	ldr	r2, [pc, #48]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002c72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c76:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c78:	f7fe fe34 	bl	80018e4 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c80:	f7fe fe30 	bl	80018e4 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e058      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c92:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <HAL_RCC_OscConfig+0x784>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c9e:	e050      	b.n	8002d42 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e04f      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cac:	4b27      	ldr	r3, [pc, #156]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d144      	bne.n	8002d42 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cb8:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a23      	ldr	r2, [pc, #140]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002cbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cc2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cc4:	4b21      	ldr	r3, [pc, #132]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	4a20      	ldr	r2, [pc, #128]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002cca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cd0:	f7fe fe08 	bl	80018e4 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd8:	f7fe fe04 	bl	80018e4 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e02c      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cea:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0f0      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x7b8>
 8002cf6:	e024      	b.n	8002d42 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	2b0c      	cmp	r3, #12
 8002cfc:	d01f      	beq.n	8002d3e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cfe:	4b13      	ldr	r3, [pc, #76]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a12      	ldr	r2, [pc, #72]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002d04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0a:	f7fe fdeb 	bl	80018e4 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d10:	e008      	b.n	8002d24 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d12:	f7fe fde7 	bl	80018e4 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d901      	bls.n	8002d24 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e00f      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d24:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f0      	bne.n	8002d12 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d30:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002d32:	68da      	ldr	r2, [r3, #12]
 8002d34:	4905      	ldr	r1, [pc, #20]	; (8002d4c <HAL_RCC_OscConfig+0x82c>)
 8002d36:	4b06      	ldr	r3, [pc, #24]	; (8002d50 <HAL_RCC_OscConfig+0x830>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	60cb      	str	r3, [r1, #12]
 8002d3c:	e001      	b.n	8002d42 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e000      	b.n	8002d44 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3720      	adds	r7, #32
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	feeefffc 	.word	0xfeeefffc

08002d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e11d      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d6c:	4b90      	ldr	r3, [pc, #576]	; (8002fb0 <HAL_RCC_ClockConfig+0x25c>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 030f 	and.w	r3, r3, #15
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d910      	bls.n	8002d9c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7a:	4b8d      	ldr	r3, [pc, #564]	; (8002fb0 <HAL_RCC_ClockConfig+0x25c>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f023 020f 	bic.w	r2, r3, #15
 8002d82:	498b      	ldr	r1, [pc, #556]	; (8002fb0 <HAL_RCC_ClockConfig+0x25c>)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8a:	4b89      	ldr	r3, [pc, #548]	; (8002fb0 <HAL_RCC_ClockConfig+0x25c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d001      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e105      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d010      	beq.n	8002dca <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	4b81      	ldr	r3, [pc, #516]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d908      	bls.n	8002dca <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db8:	4b7e      	ldr	r3, [pc, #504]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	497b      	ldr	r1, [pc, #492]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d079      	beq.n	8002eca <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d11e      	bne.n	8002e1c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dde:	4b75      	ldr	r3, [pc, #468]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e0dc      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002dee:	f000 fa07 	bl	8003200 <RCC_GetSysClockFreqFromPLLSource>
 8002df2:	4603      	mov	r3, r0
 8002df4:	4a70      	ldr	r2, [pc, #448]	; (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d946      	bls.n	8002e88 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002dfa:	4b6e      	ldr	r3, [pc, #440]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d140      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e06:	4b6b      	ldr	r3, [pc, #428]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e0e:	4a69      	ldr	r2, [pc, #420]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002e16:	2380      	movs	r3, #128	; 0x80
 8002e18:	617b      	str	r3, [r7, #20]
 8002e1a:	e035      	b.n	8002e88 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d107      	bne.n	8002e34 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e24:	4b63      	ldr	r3, [pc, #396]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d115      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e0b9      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d107      	bne.n	8002e4c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e3c:	4b5d      	ldr	r3, [pc, #372]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d109      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e0ad      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e4c:	4b59      	ldr	r3, [pc, #356]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e0a5      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002e5c:	f000 f8b4 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8002e60:	4603      	mov	r3, r0
 8002e62:	4a55      	ldr	r2, [pc, #340]	; (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d90f      	bls.n	8002e88 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002e68:	4b52      	ldr	r3, [pc, #328]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d109      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e74:	4b4f      	ldr	r3, [pc, #316]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e7c:	4a4d      	ldr	r2, [pc, #308]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e82:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002e84:	2380      	movs	r3, #128	; 0x80
 8002e86:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e88:	4b4a      	ldr	r3, [pc, #296]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f023 0203 	bic.w	r2, r3, #3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	4947      	ldr	r1, [pc, #284]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e9a:	f7fe fd23 	bl	80018e4 <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea0:	e00a      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea2:	f7fe fd1f 	bl	80018e4 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e077      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb8:	4b3e      	ldr	r3, [pc, #248]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 020c 	and.w	r2, r3, #12
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d1eb      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	2b80      	cmp	r3, #128	; 0x80
 8002ece:	d105      	bne.n	8002edc <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002ed0:	4b38      	ldr	r3, [pc, #224]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	4a37      	ldr	r2, [pc, #220]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002ed6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002eda:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d010      	beq.n	8002f0a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	4b31      	ldr	r3, [pc, #196]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d208      	bcs.n	8002f0a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ef8:	4b2e      	ldr	r3, [pc, #184]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	492b      	ldr	r1, [pc, #172]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f0a:	4b29      	ldr	r3, [pc, #164]	; (8002fb0 <HAL_RCC_ClockConfig+0x25c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 030f 	and.w	r3, r3, #15
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d210      	bcs.n	8002f3a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f18:	4b25      	ldr	r3, [pc, #148]	; (8002fb0 <HAL_RCC_ClockConfig+0x25c>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f023 020f 	bic.w	r2, r3, #15
 8002f20:	4923      	ldr	r1, [pc, #140]	; (8002fb0 <HAL_RCC_ClockConfig+0x25c>)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f28:	4b21      	ldr	r3, [pc, #132]	; (8002fb0 <HAL_RCC_ClockConfig+0x25c>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 030f 	and.w	r3, r3, #15
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d001      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e036      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0304 	and.w	r3, r3, #4
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d008      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f46:	4b1b      	ldr	r3, [pc, #108]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	4918      	ldr	r1, [pc, #96]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0308 	and.w	r3, r3, #8
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d009      	beq.n	8002f78 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f64:	4b13      	ldr	r3, [pc, #76]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	4910      	ldr	r1, [pc, #64]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f78:	f000 f826 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	4b0d      	ldr	r3, [pc, #52]	; (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	091b      	lsrs	r3, r3, #4
 8002f84:	f003 030f 	and.w	r3, r3, #15
 8002f88:	490c      	ldr	r1, [pc, #48]	; (8002fbc <HAL_RCC_ClockConfig+0x268>)
 8002f8a:	5ccb      	ldrb	r3, [r1, r3]
 8002f8c:	f003 031f 	and.w	r3, r3, #31
 8002f90:	fa22 f303 	lsr.w	r3, r2, r3
 8002f94:	4a0a      	ldr	r2, [pc, #40]	; (8002fc0 <HAL_RCC_ClockConfig+0x26c>)
 8002f96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <HAL_RCC_ClockConfig+0x270>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7fe fc51 	bl	8001844 <HAL_InitTick>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	73fb      	strb	r3, [r7, #15]

  return status;
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3718      	adds	r7, #24
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40022000 	.word	0x40022000
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	04c4b400 	.word	0x04c4b400
 8002fbc:	08008b90 	.word	0x08008b90
 8002fc0:	20000000 	.word	0x20000000
 8002fc4:	20000004 	.word	0x20000004

08002fc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b089      	sub	sp, #36	; 0x24
 8002fcc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61fb      	str	r3, [r7, #28]
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fd6:	4b3e      	ldr	r3, [pc, #248]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 030c 	and.w	r3, r3, #12
 8002fde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fe0:	4b3b      	ldr	r3, [pc, #236]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d005      	beq.n	8002ffc <HAL_RCC_GetSysClockFreq+0x34>
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	2b0c      	cmp	r3, #12
 8002ff4:	d121      	bne.n	800303a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d11e      	bne.n	800303a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ffc:	4b34      	ldr	r3, [pc, #208]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d107      	bne.n	8003018 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003008:	4b31      	ldr	r3, [pc, #196]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800300a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800300e:	0a1b      	lsrs	r3, r3, #8
 8003010:	f003 030f 	and.w	r3, r3, #15
 8003014:	61fb      	str	r3, [r7, #28]
 8003016:	e005      	b.n	8003024 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003018:	4b2d      	ldr	r3, [pc, #180]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	091b      	lsrs	r3, r3, #4
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003024:	4a2b      	ldr	r2, [pc, #172]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10d      	bne.n	8003050 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003038:	e00a      	b.n	8003050 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	2b04      	cmp	r3, #4
 800303e:	d102      	bne.n	8003046 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003040:	4b25      	ldr	r3, [pc, #148]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003042:	61bb      	str	r3, [r7, #24]
 8003044:	e004      	b.n	8003050 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	2b08      	cmp	r3, #8
 800304a:	d101      	bne.n	8003050 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800304c:	4b22      	ldr	r3, [pc, #136]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x110>)
 800304e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	2b0c      	cmp	r3, #12
 8003054:	d134      	bne.n	80030c0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003056:	4b1e      	ldr	r3, [pc, #120]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	f003 0303 	and.w	r3, r3, #3
 800305e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d003      	beq.n	800306e <HAL_RCC_GetSysClockFreq+0xa6>
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	2b03      	cmp	r3, #3
 800306a:	d003      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0xac>
 800306c:	e005      	b.n	800307a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800306e:	4b1a      	ldr	r3, [pc, #104]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003070:	617b      	str	r3, [r7, #20]
      break;
 8003072:	e005      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003074:	4b18      	ldr	r3, [pc, #96]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003076:	617b      	str	r3, [r7, #20]
      break;
 8003078:	e002      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	617b      	str	r3, [r7, #20]
      break;
 800307e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003080:	4b13      	ldr	r3, [pc, #76]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	091b      	lsrs	r3, r3, #4
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	3301      	adds	r3, #1
 800308c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800308e:	4b10      	ldr	r3, [pc, #64]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	0a1b      	lsrs	r3, r3, #8
 8003094:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	fb03 f202 	mul.w	r2, r3, r2
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030a6:	4b0a      	ldr	r3, [pc, #40]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	0e5b      	lsrs	r3, r3, #25
 80030ac:	f003 0303 	and.w	r3, r3, #3
 80030b0:	3301      	adds	r3, #1
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80030b6:	697a      	ldr	r2, [r7, #20]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80030be:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030c0:	69bb      	ldr	r3, [r7, #24]
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3724      	adds	r7, #36	; 0x24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40021000 	.word	0x40021000
 80030d4:	08008ba8 	.word	0x08008ba8
 80030d8:	00f42400 	.word	0x00f42400

080030dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e0:	4b03      	ldr	r3, [pc, #12]	; (80030f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80030e2:	681b      	ldr	r3, [r3, #0]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	20000000 	.word	0x20000000

080030f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030f8:	f7ff fff0 	bl	80030dc <HAL_RCC_GetHCLKFreq>
 80030fc:	4602      	mov	r2, r0
 80030fe:	4b06      	ldr	r3, [pc, #24]	; (8003118 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	0a1b      	lsrs	r3, r3, #8
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	4904      	ldr	r1, [pc, #16]	; (800311c <HAL_RCC_GetPCLK1Freq+0x28>)
 800310a:	5ccb      	ldrb	r3, [r1, r3]
 800310c:	f003 031f 	and.w	r3, r3, #31
 8003110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003114:	4618      	mov	r0, r3
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40021000 	.word	0x40021000
 800311c:	08008ba0 	.word	0x08008ba0

08003120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003124:	f7ff ffda 	bl	80030dc <HAL_RCC_GetHCLKFreq>
 8003128:	4602      	mov	r2, r0
 800312a:	4b06      	ldr	r3, [pc, #24]	; (8003144 <HAL_RCC_GetPCLK2Freq+0x24>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	0adb      	lsrs	r3, r3, #11
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	4904      	ldr	r1, [pc, #16]	; (8003148 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003136:	5ccb      	ldrb	r3, [r1, r3]
 8003138:	f003 031f 	and.w	r3, r3, #31
 800313c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003140:	4618      	mov	r0, r3
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40021000 	.word	0x40021000
 8003148:	08008ba0 	.word	0x08008ba0

0800314c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003154:	2300      	movs	r3, #0
 8003156:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003158:	4b27      	ldr	r3, [pc, #156]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800315a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d003      	beq.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003164:	f7ff f8f8 	bl	8002358 <HAL_PWREx_GetVoltageRange>
 8003168:	6178      	str	r0, [r7, #20]
 800316a:	e014      	b.n	8003196 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800316c:	4b22      	ldr	r3, [pc, #136]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800316e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003170:	4a21      	ldr	r2, [pc, #132]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003176:	6593      	str	r3, [r2, #88]	; 0x58
 8003178:	4b1f      	ldr	r3, [pc, #124]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800317a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003184:	f7ff f8e8 	bl	8002358 <HAL_PWREx_GetVoltageRange>
 8003188:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800318a:	4b1b      	ldr	r3, [pc, #108]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800318c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800318e:	4a1a      	ldr	r2, [pc, #104]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003190:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003194:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800319c:	d10b      	bne.n	80031b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b80      	cmp	r3, #128	; 0x80
 80031a2:	d913      	bls.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2ba0      	cmp	r3, #160	; 0xa0
 80031a8:	d902      	bls.n	80031b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031aa:	2302      	movs	r3, #2
 80031ac:	613b      	str	r3, [r7, #16]
 80031ae:	e00d      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031b0:	2301      	movs	r3, #1
 80031b2:	613b      	str	r3, [r7, #16]
 80031b4:	e00a      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b7f      	cmp	r3, #127	; 0x7f
 80031ba:	d902      	bls.n	80031c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80031bc:	2302      	movs	r3, #2
 80031be:	613b      	str	r3, [r7, #16]
 80031c0:	e004      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b70      	cmp	r3, #112	; 0x70
 80031c6:	d101      	bne.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031c8:	2301      	movs	r3, #1
 80031ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031cc:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f023 020f 	bic.w	r2, r3, #15
 80031d4:	4909      	ldr	r1, [pc, #36]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031dc:	4b07      	ldr	r3, [pc, #28]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 030f 	and.w	r3, r3, #15
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d001      	beq.n	80031ee <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e000      	b.n	80031f0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40022000 	.word	0x40022000

08003200 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003200:	b480      	push	{r7}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003206:	4b2d      	ldr	r3, [pc, #180]	; (80032bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2b03      	cmp	r3, #3
 8003214:	d00b      	beq.n	800322e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2b03      	cmp	r3, #3
 800321a:	d825      	bhi.n	8003268 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d008      	beq.n	8003234 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2b02      	cmp	r3, #2
 8003226:	d11f      	bne.n	8003268 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003228:	4b25      	ldr	r3, [pc, #148]	; (80032c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800322a:	613b      	str	r3, [r7, #16]
    break;
 800322c:	e01f      	b.n	800326e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800322e:	4b24      	ldr	r3, [pc, #144]	; (80032c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003230:	613b      	str	r3, [r7, #16]
    break;
 8003232:	e01c      	b.n	800326e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003234:	4b21      	ldr	r3, [pc, #132]	; (80032bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0308 	and.w	r3, r3, #8
 800323c:	2b00      	cmp	r3, #0
 800323e:	d107      	bne.n	8003250 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003240:	4b1e      	ldr	r3, [pc, #120]	; (80032bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003246:	0a1b      	lsrs	r3, r3, #8
 8003248:	f003 030f 	and.w	r3, r3, #15
 800324c:	617b      	str	r3, [r7, #20]
 800324e:	e005      	b.n	800325c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003250:	4b1a      	ldr	r3, [pc, #104]	; (80032bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	091b      	lsrs	r3, r3, #4
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800325c:	4a19      	ldr	r2, [pc, #100]	; (80032c4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003264:	613b      	str	r3, [r7, #16]
    break;
 8003266:	e002      	b.n	800326e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003268:	2300      	movs	r3, #0
 800326a:	613b      	str	r3, [r7, #16]
    break;
 800326c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800326e:	4b13      	ldr	r3, [pc, #76]	; (80032bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	091b      	lsrs	r3, r3, #4
 8003274:	f003 030f 	and.w	r3, r3, #15
 8003278:	3301      	adds	r3, #1
 800327a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800327c:	4b0f      	ldr	r3, [pc, #60]	; (80032bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	0a1b      	lsrs	r3, r3, #8
 8003282:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	fb03 f202 	mul.w	r2, r3, r2
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003292:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003294:	4b09      	ldr	r3, [pc, #36]	; (80032bc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	0e5b      	lsrs	r3, r3, #25
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	3301      	adds	r3, #1
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ac:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80032ae:	683b      	ldr	r3, [r7, #0]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	371c      	adds	r7, #28
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr
 80032bc:	40021000 	.word	0x40021000
 80032c0:	00f42400 	.word	0x00f42400
 80032c4:	08008ba8 	.word	0x08008ba8

080032c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80032d0:	2300      	movs	r3, #0
 80032d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032d4:	2300      	movs	r3, #0
 80032d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d040      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032e8:	2b80      	cmp	r3, #128	; 0x80
 80032ea:	d02a      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80032ec:	2b80      	cmp	r3, #128	; 0x80
 80032ee:	d825      	bhi.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80032f0:	2b60      	cmp	r3, #96	; 0x60
 80032f2:	d026      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80032f4:	2b60      	cmp	r3, #96	; 0x60
 80032f6:	d821      	bhi.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80032f8:	2b40      	cmp	r3, #64	; 0x40
 80032fa:	d006      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x42>
 80032fc:	2b40      	cmp	r3, #64	; 0x40
 80032fe:	d81d      	bhi.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003300:	2b00      	cmp	r3, #0
 8003302:	d009      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003304:	2b20      	cmp	r3, #32
 8003306:	d010      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003308:	e018      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800330a:	4b89      	ldr	r3, [pc, #548]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	4a88      	ldr	r2, [pc, #544]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003314:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003316:	e015      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3304      	adds	r3, #4
 800331c:	2100      	movs	r1, #0
 800331e:	4618      	mov	r0, r3
 8003320:	f001 fa82 	bl	8004828 <RCCEx_PLLSAI1_Config>
 8003324:	4603      	mov	r3, r0
 8003326:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003328:	e00c      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	3320      	adds	r3, #32
 800332e:	2100      	movs	r1, #0
 8003330:	4618      	mov	r0, r3
 8003332:	f001 fb6d 	bl	8004a10 <RCCEx_PLLSAI2_Config>
 8003336:	4603      	mov	r3, r0
 8003338:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800333a:	e003      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	74fb      	strb	r3, [r7, #19]
      break;
 8003340:	e000      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003342:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003344:	7cfb      	ldrb	r3, [r7, #19]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10b      	bne.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800334a:	4b79      	ldr	r3, [pc, #484]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800334c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003350:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003358:	4975      	ldr	r1, [pc, #468]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800335a:	4313      	orrs	r3, r2
 800335c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003360:	e001      	b.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003362:	7cfb      	ldrb	r3, [r7, #19]
 8003364:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d047      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003376:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800337a:	d030      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x116>
 800337c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003380:	d82a      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003382:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003386:	d02a      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003388:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800338c:	d824      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800338e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003392:	d008      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003394:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003398:	d81e      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800339e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033a2:	d010      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80033a4:	e018      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033a6:	4b62      	ldr	r3, [pc, #392]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	4a61      	ldr	r2, [pc, #388]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033b0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033b2:	e015      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3304      	adds	r3, #4
 80033b8:	2100      	movs	r1, #0
 80033ba:	4618      	mov	r0, r3
 80033bc:	f001 fa34 	bl	8004828 <RCCEx_PLLSAI1_Config>
 80033c0:	4603      	mov	r3, r0
 80033c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033c4:	e00c      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	3320      	adds	r3, #32
 80033ca:	2100      	movs	r1, #0
 80033cc:	4618      	mov	r0, r3
 80033ce:	f001 fb1f 	bl	8004a10 <RCCEx_PLLSAI2_Config>
 80033d2:	4603      	mov	r3, r0
 80033d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033d6:	e003      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	74fb      	strb	r3, [r7, #19]
      break;
 80033dc:	e000      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80033de:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033e0:	7cfb      	ldrb	r3, [r7, #19]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10b      	bne.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033e6:	4b52      	ldr	r3, [pc, #328]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f4:	494e      	ldr	r1, [pc, #312]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80033fc:	e001      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033fe:	7cfb      	ldrb	r3, [r7, #19]
 8003400:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 809f 	beq.w	800354e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003410:	2300      	movs	r3, #0
 8003412:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003414:	4b46      	ldr	r3, [pc, #280]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003420:	2301      	movs	r3, #1
 8003422:	e000      	b.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003424:	2300      	movs	r3, #0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00d      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800342a:	4b41      	ldr	r3, [pc, #260]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800342c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800342e:	4a40      	ldr	r2, [pc, #256]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003434:	6593      	str	r3, [r2, #88]	; 0x58
 8003436:	4b3e      	ldr	r3, [pc, #248]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800343a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343e:	60bb      	str	r3, [r7, #8]
 8003440:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003442:	2301      	movs	r3, #1
 8003444:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003446:	4b3b      	ldr	r3, [pc, #236]	; (8003534 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a3a      	ldr	r2, [pc, #232]	; (8003534 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800344c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003450:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003452:	f7fe fa47 	bl	80018e4 <HAL_GetTick>
 8003456:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003458:	e009      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800345a:	f7fe fa43 	bl	80018e4 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d902      	bls.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	74fb      	strb	r3, [r7, #19]
        break;
 800346c:	e005      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800346e:	4b31      	ldr	r3, [pc, #196]	; (8003534 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0ef      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800347a:	7cfb      	ldrb	r3, [r7, #19]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d15b      	bne.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003480:	4b2b      	ldr	r3, [pc, #172]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800348a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d01f      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	429a      	cmp	r2, r3
 800349c:	d019      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800349e:	4b24      	ldr	r3, [pc, #144]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034a8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80034aa:	4b21      	ldr	r3, [pc, #132]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034b0:	4a1f      	ldr	r2, [pc, #124]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034ba:	4b1d      	ldr	r3, [pc, #116]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034c0:	4a1b      	ldr	r2, [pc, #108]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034ca:	4a19      	ldr	r2, [pc, #100]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d016      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034dc:	f7fe fa02 	bl	80018e4 <HAL_GetTick>
 80034e0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034e2:	e00b      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e4:	f7fe f9fe 	bl	80018e4 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d902      	bls.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	74fb      	strb	r3, [r7, #19]
            break;
 80034fa:	e006      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034fc:	4b0c      	ldr	r3, [pc, #48]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0ec      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800350a:	7cfb      	ldrb	r3, [r7, #19]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d10c      	bne.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003510:	4b07      	ldr	r3, [pc, #28]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003516:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003520:	4903      	ldr	r1, [pc, #12]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003528:	e008      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800352a:	7cfb      	ldrb	r3, [r7, #19]
 800352c:	74bb      	strb	r3, [r7, #18]
 800352e:	e005      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003530:	40021000 	.word	0x40021000
 8003534:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003538:	7cfb      	ldrb	r3, [r7, #19]
 800353a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800353c:	7c7b      	ldrb	r3, [r7, #17]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d105      	bne.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003542:	4ba0      	ldr	r3, [pc, #640]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003546:	4a9f      	ldr	r2, [pc, #636]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003548:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800354c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00a      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800355a:	4b9a      	ldr	r3, [pc, #616]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800355c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003560:	f023 0203 	bic.w	r2, r3, #3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003568:	4996      	ldr	r1, [pc, #600]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800356a:	4313      	orrs	r3, r2
 800356c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00a      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800357c:	4b91      	ldr	r3, [pc, #580]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800357e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003582:	f023 020c 	bic.w	r2, r3, #12
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	498e      	ldr	r1, [pc, #568]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800358c:	4313      	orrs	r3, r2
 800358e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00a      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800359e:	4b89      	ldr	r3, [pc, #548]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ac:	4985      	ldr	r1, [pc, #532]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0308 	and.w	r3, r3, #8
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00a      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035c0:	4b80      	ldr	r3, [pc, #512]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ce:	497d      	ldr	r1, [pc, #500]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0310 	and.w	r3, r3, #16
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00a      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035e2:	4b78      	ldr	r3, [pc, #480]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035f0:	4974      	ldr	r1, [pc, #464]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0320 	and.w	r3, r3, #32
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003604:	4b6f      	ldr	r3, [pc, #444]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800360a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003612:	496c      	ldr	r1, [pc, #432]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00a      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003626:	4b67      	ldr	r3, [pc, #412]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800362c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003634:	4963      	ldr	r1, [pc, #396]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003636:	4313      	orrs	r3, r2
 8003638:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00a      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003648:	4b5e      	ldr	r3, [pc, #376]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800364a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800364e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003656:	495b      	ldr	r1, [pc, #364]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003658:	4313      	orrs	r3, r2
 800365a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00a      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800366a:	4b56      	ldr	r3, [pc, #344]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800366c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003670:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003678:	4952      	ldr	r1, [pc, #328]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800367a:	4313      	orrs	r3, r2
 800367c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00a      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800368c:	4b4d      	ldr	r3, [pc, #308]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800368e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003692:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800369a:	494a      	ldr	r1, [pc, #296]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036ae:	4b45      	ldr	r3, [pc, #276]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036bc:	4941      	ldr	r1, [pc, #260]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80036d0:	4b3c      	ldr	r3, [pc, #240]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80036d6:	f023 0203 	bic.w	r2, r3, #3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036de:	4939      	ldr	r1, [pc, #228]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d028      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036f2:	4b34      	ldr	r3, [pc, #208]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036f8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003700:	4930      	ldr	r1, [pc, #192]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800370c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003710:	d106      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003712:	4b2c      	ldr	r3, [pc, #176]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	4a2b      	ldr	r2, [pc, #172]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003718:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800371c:	60d3      	str	r3, [r2, #12]
 800371e:	e011      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003724:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003728:	d10c      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	3304      	adds	r3, #4
 800372e:	2101      	movs	r1, #1
 8003730:	4618      	mov	r0, r3
 8003732:	f001 f879 	bl	8004828 <RCCEx_PLLSAI1_Config>
 8003736:	4603      	mov	r3, r0
 8003738:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800373a:	7cfb      	ldrb	r3, [r7, #19]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003740:	7cfb      	ldrb	r3, [r7, #19]
 8003742:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d04d      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003754:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003758:	d108      	bne.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800375a:	4b1a      	ldr	r3, [pc, #104]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800375c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003760:	4a18      	ldr	r2, [pc, #96]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003762:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003766:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800376a:	e012      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800376c:	4b15      	ldr	r3, [pc, #84]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800376e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003772:	4a14      	ldr	r2, [pc, #80]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003774:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003778:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800377c:	4b11      	ldr	r3, [pc, #68]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800377e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003782:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800378a:	490e      	ldr	r1, [pc, #56]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800378c:	4313      	orrs	r3, r2
 800378e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003796:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800379a:	d106      	bne.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800379c:	4b09      	ldr	r3, [pc, #36]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	4a08      	ldr	r2, [pc, #32]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037a6:	60d3      	str	r3, [r2, #12]
 80037a8:	e020      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037b2:	d109      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037b4:	4b03      	ldr	r3, [pc, #12]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	4a02      	ldr	r2, [pc, #8]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80037ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037be:	60d3      	str	r3, [r2, #12]
 80037c0:	e014      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x524>
 80037c2:	bf00      	nop
 80037c4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037d0:	d10c      	bne.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	3304      	adds	r3, #4
 80037d6:	2101      	movs	r1, #1
 80037d8:	4618      	mov	r0, r3
 80037da:	f001 f825 	bl	8004828 <RCCEx_PLLSAI1_Config>
 80037de:	4603      	mov	r3, r0
 80037e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037e2:	7cfb      	ldrb	r3, [r7, #19]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80037e8:	7cfb      	ldrb	r3, [r7, #19]
 80037ea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d028      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037f8:	4b7a      	ldr	r3, [pc, #488]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80037fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003806:	4977      	ldr	r1, [pc, #476]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003808:	4313      	orrs	r3, r2
 800380a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003812:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003816:	d106      	bne.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003818:	4b72      	ldr	r3, [pc, #456]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	4a71      	ldr	r2, [pc, #452]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800381e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003822:	60d3      	str	r3, [r2, #12]
 8003824:	e011      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800382a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800382e:	d10c      	bne.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3304      	adds	r3, #4
 8003834:	2101      	movs	r1, #1
 8003836:	4618      	mov	r0, r3
 8003838:	f000 fff6 	bl	8004828 <RCCEx_PLLSAI1_Config>
 800383c:	4603      	mov	r3, r0
 800383e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003846:	7cfb      	ldrb	r3, [r7, #19]
 8003848:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d01e      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003856:	4b63      	ldr	r3, [pc, #396]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003858:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800385c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003866:	495f      	ldr	r1, [pc, #380]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003868:	4313      	orrs	r3, r2
 800386a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003874:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003878:	d10c      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3304      	adds	r3, #4
 800387e:	2102      	movs	r1, #2
 8003880:	4618      	mov	r0, r3
 8003882:	f000 ffd1 	bl	8004828 <RCCEx_PLLSAI1_Config>
 8003886:	4603      	mov	r3, r0
 8003888:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800388a:	7cfb      	ldrb	r3, [r7, #19]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003890:	7cfb      	ldrb	r3, [r7, #19]
 8003892:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00b      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038a0:	4b50      	ldr	r3, [pc, #320]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80038a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038a6:	f023 0204 	bic.w	r2, r3, #4
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038b0:	494c      	ldr	r1, [pc, #304]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00b      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80038c4:	4b47      	ldr	r3, [pc, #284]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80038c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038ca:	f023 0218 	bic.w	r2, r3, #24
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d4:	4943      	ldr	r1, [pc, #268]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d035      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80038e8:	4b3e      	ldr	r3, [pc, #248]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a3d      	ldr	r2, [pc, #244]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80038ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038f4:	f7fd fff6 	bl	80018e4 <HAL_GetTick>
 80038f8:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80038fa:	e009      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038fc:	f7fd fff2 	bl	80018e4 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d902      	bls.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	74fb      	strb	r3, [r7, #19]
        break;
 800390e:	e005      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003910:	4b34      	ldr	r3, [pc, #208]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1ef      	bne.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800391c:	7cfb      	ldrb	r3, [r7, #19]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d113      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8003922:	4b30      	ldr	r3, [pc, #192]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003924:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003928:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003932:	492c      	ldr	r1, [pc, #176]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003934:	4313      	orrs	r3, r2
 8003936:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	3320      	adds	r3, #32
 800393e:	2102      	movs	r1, #2
 8003940:	4618      	mov	r0, r3
 8003942:	f001 f865 	bl	8004a10 <RCCEx_PLLSAI2_Config>
 8003946:	4603      	mov	r3, r0
 8003948:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800394a:	7cfb      	ldrb	r3, [r7, #19]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01e      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8003960:	4b20      	ldr	r3, [pc, #128]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003962:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003966:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003970:	491c      	ldr	r1, [pc, #112]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003972:	4313      	orrs	r3, r2
 8003974:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003982:	d10c      	bne.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3320      	adds	r3, #32
 8003988:	2101      	movs	r1, #1
 800398a:	4618      	mov	r0, r3
 800398c:	f001 f840 	bl	8004a10 <RCCEx_PLLSAI2_Config>
 8003990:	4603      	mov	r3, r0
 8003992:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003994:	7cfb      	ldrb	r3, [r7, #19]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 800399a:	7cfb      	ldrb	r3, [r7, #19]
 800399c:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d017      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80039aa:	4b0e      	ldr	r3, [pc, #56]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80039ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80039b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ba:	490a      	ldr	r1, [pc, #40]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039cc:	d105      	bne.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039ce:	4b05      	ldr	r3, [pc, #20]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	4a04      	ldr	r2, [pc, #16]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80039d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039d8:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80039da:	7cbb      	ldrb	r3, [r7, #18]
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3718      	adds	r7, #24
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40021000 	.word	0x40021000

080039e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039fa:	d13e      	bne.n	8003a7a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80039fc:	4bb6      	ldr	r3, [pc, #728]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80039fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a06:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a0e:	d028      	beq.n	8003a62 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a16:	f200 86f2 	bhi.w	80047fe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a20:	d005      	beq.n	8003a2e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a28:	d00e      	beq.n	8003a48 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003a2a:	f000 bee8 	b.w	80047fe <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a2e:	4baa      	ldr	r3, [pc, #680]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a34:	f003 0302 	and.w	r3, r3, #2
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	f040 86e2 	bne.w	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 8003a3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a42:	61fb      	str	r3, [r7, #28]
      break;
 8003a44:	f000 bedd 	b.w	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003a48:	4ba3      	ldr	r3, [pc, #652]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	f040 86d7 	bne.w	8004806 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 8003a58:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003a5c:	61fb      	str	r3, [r7, #28]
      break;
 8003a5e:	f000 bed2 	b.w	8004806 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003a62:	4b9d      	ldr	r3, [pc, #628]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003a6e:	f040 86cc 	bne.w	800480a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 8003a72:	4b9a      	ldr	r3, [pc, #616]	; (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003a74:	61fb      	str	r3, [r7, #28]
      break;
 8003a76:	f000 bec8 	b.w	800480a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a7a:	4b97      	ldr	r3, [pc, #604]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d036      	beq.n	8003af8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	2b03      	cmp	r3, #3
 8003a8e:	d840      	bhi.n	8003b12 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d003      	beq.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d020      	beq.n	8003ade <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003a9c:	e039      	b.n	8003b12 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003a9e:	4b8e      	ldr	r3, [pc, #568]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d116      	bne.n	8003ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003aaa:	4b8b      	ldr	r3, [pc, #556]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d005      	beq.n	8003ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003ab6:	4b88      	ldr	r3, [pc, #544]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	091b      	lsrs	r3, r3, #4
 8003abc:	f003 030f 	and.w	r3, r3, #15
 8003ac0:	e005      	b.n	8003ace <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8003ac2:	4b85      	ldr	r3, [pc, #532]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ac8:	0a1b      	lsrs	r3, r3, #8
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	4a84      	ldr	r2, [pc, #528]	; (8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ad4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003ad6:	e01f      	b.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	61bb      	str	r3, [r7, #24]
      break;
 8003adc:	e01c      	b.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ade:	4b7e      	ldr	r3, [pc, #504]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aea:	d102      	bne.n	8003af2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8003aec:	4b7d      	ldr	r3, [pc, #500]	; (8003ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003aee:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003af0:	e012      	b.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61bb      	str	r3, [r7, #24]
      break;
 8003af6:	e00f      	b.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003af8:	4b77      	ldr	r3, [pc, #476]	; (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b04:	d102      	bne.n	8003b0c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003b06:	4b77      	ldr	r3, [pc, #476]	; (8003ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003b08:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003b0a:	e005      	b.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	61bb      	str	r3, [r7, #24]
      break;
 8003b10:	e002      	b.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	61bb      	str	r3, [r7, #24]
      break;
 8003b16:	bf00      	nop
    }

    switch(PeriphClk)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b1e:	f000 8604 	beq.w	800472a <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b28:	f200 8671 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b32:	f000 8467 	beq.w	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b3c:	f200 8667 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b46:	f000 852f 	beq.w	80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b50:	f200 865d 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003b5a:	f000 8185 	beq.w	8003e68 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003b64:	f200 8653 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b6e:	f000 80cb 	beq.w	8003d08 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b78:	f200 8649 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b82:	f000 842e 	beq.w	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b8c:	f200 863f 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b96:	f000 83e2 	beq.w	800435e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ba0:	f200 8635 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003baa:	f000 80ad 	beq.w	8003d08 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bb4:	f200 862b 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bbe:	f000 809b 	beq.w	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bc8:	f200 8621 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bd2:	f000 8089 	beq.w	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bdc:	f200 8617 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be6:	f000 8552 	beq.w	800468e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bf0:	f200 860d 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bfa:	f000 84fe 	beq.w	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c04:	f200 8603 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c0e:	f000 849f 	beq.w	8004550 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c18:	f200 85f9 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b80      	cmp	r3, #128	; 0x80
 8003c20:	f000 846a 	beq.w	80044f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b80      	cmp	r3, #128	; 0x80
 8003c28:	f200 85f1 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b20      	cmp	r3, #32
 8003c30:	d84c      	bhi.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 85ea 	beq.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	2b1f      	cmp	r3, #31
 8003c40:	f200 85e5 	bhi.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003c44:	a201      	add	r2, pc, #4	; (adr r2, 8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8003c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c4a:	bf00      	nop
 8003c4c:	0800405d 	.word	0x0800405d
 8003c50:	080040cb 	.word	0x080040cb
 8003c54:	0800480f 	.word	0x0800480f
 8003c58:	0800415f 	.word	0x0800415f
 8003c5c:	0800480f 	.word	0x0800480f
 8003c60:	0800480f 	.word	0x0800480f
 8003c64:	0800480f 	.word	0x0800480f
 8003c68:	080041d7 	.word	0x080041d7
 8003c6c:	0800480f 	.word	0x0800480f
 8003c70:	0800480f 	.word	0x0800480f
 8003c74:	0800480f 	.word	0x0800480f
 8003c78:	0800480f 	.word	0x0800480f
 8003c7c:	0800480f 	.word	0x0800480f
 8003c80:	0800480f 	.word	0x0800480f
 8003c84:	0800480f 	.word	0x0800480f
 8003c88:	0800425b 	.word	0x0800425b
 8003c8c:	0800480f 	.word	0x0800480f
 8003c90:	0800480f 	.word	0x0800480f
 8003c94:	0800480f 	.word	0x0800480f
 8003c98:	0800480f 	.word	0x0800480f
 8003c9c:	0800480f 	.word	0x0800480f
 8003ca0:	0800480f 	.word	0x0800480f
 8003ca4:	0800480f 	.word	0x0800480f
 8003ca8:	0800480f 	.word	0x0800480f
 8003cac:	0800480f 	.word	0x0800480f
 8003cb0:	0800480f 	.word	0x0800480f
 8003cb4:	0800480f 	.word	0x0800480f
 8003cb8:	0800480f 	.word	0x0800480f
 8003cbc:	0800480f 	.word	0x0800480f
 8003cc0:	0800480f 	.word	0x0800480f
 8003cc4:	0800480f 	.word	0x0800480f
 8003cc8:	080042dd 	.word	0x080042dd
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b40      	cmp	r3, #64	; 0x40
 8003cd0:	f000 83e6 	beq.w	80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003cd4:	f000 bd9b 	b.w	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	0007a120 	.word	0x0007a120
 8003ce0:	08008ba8 	.word	0x08008ba8
 8003ce4:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003ce8:	69b9      	ldr	r1, [r7, #24]
 8003cea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003cee:	f000 ff83 	bl	8004bf8 <RCCEx_GetSAIxPeriphCLKFreq>
 8003cf2:	61f8      	str	r0, [r7, #28]
      break;
 8003cf4:	f000 bd8e 	b.w	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003cf8:	69b9      	ldr	r1, [r7, #24]
 8003cfa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003cfe:	f000 ff7b 	bl	8004bf8 <RCCEx_GetSAIxPeriphCLKFreq>
 8003d02:	61f8      	str	r0, [r7, #28]
      break;
 8003d04:	f000 bd86 	b.w	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003d08:	4b9a      	ldr	r3, [pc, #616]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003d1a:	d015      	beq.n	8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003d22:	f200 8092 	bhi.w	8003e4a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d2c:	d029      	beq.n	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d34:	f200 8089 	bhi.w	8003e4a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d07b      	beq.n	8003e36 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d44:	d04a      	beq.n	8003ddc <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 8003d46:	e080      	b.n	8003e4a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003d48:	4b8a      	ldr	r3, [pc, #552]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d17d      	bne.n	8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003d54:	4b87      	ldr	r3, [pc, #540]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0308 	and.w	r3, r3, #8
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d005      	beq.n	8003d6c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 8003d60:	4b84      	ldr	r3, [pc, #528]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	091b      	lsrs	r3, r3, #4
 8003d66:	f003 030f 	and.w	r3, r3, #15
 8003d6a:	e005      	b.n	8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8003d6c:	4b81      	ldr	r3, [pc, #516]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d72:	0a1b      	lsrs	r3, r3, #8
 8003d74:	f003 030f 	and.w	r3, r3, #15
 8003d78:	4a7f      	ldr	r2, [pc, #508]	; (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d7e:	61fb      	str	r3, [r7, #28]
          break;
 8003d80:	e066      	b.n	8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003d82:	4b7c      	ldr	r3, [pc, #496]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d8e:	d162      	bne.n	8003e56 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003d90:	4b78      	ldr	r3, [pc, #480]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d9c:	d15b      	bne.n	8003e56 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003d9e:	4b75      	ldr	r3, [pc, #468]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	0a1b      	lsrs	r3, r3, #8
 8003da4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003da8:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	fb03 f202 	mul.w	r2, r3, r2
 8003db2:	4b70      	ldr	r3, [pc, #448]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	091b      	lsrs	r3, r3, #4
 8003db8:	f003 030f 	and.w	r3, r3, #15
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003dc4:	4b6b      	ldr	r3, [pc, #428]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	0d5b      	lsrs	r3, r3, #21
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	3301      	adds	r3, #1
 8003dd0:	005b      	lsls	r3, r3, #1
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd8:	61fb      	str	r3, [r7, #28]
          break;
 8003dda:	e03c      	b.n	8003e56 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003ddc:	4b65      	ldr	r3, [pc, #404]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003de4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003de8:	d138      	bne.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003dea:	4b62      	ldr	r3, [pc, #392]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003df2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003df6:	d131      	bne.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003df8:	4b5e      	ldr	r3, [pc, #376]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	0a1b      	lsrs	r3, r3, #8
 8003dfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e02:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	fb03 f202 	mul.w	r2, r3, r2
 8003e0c:	4b59      	ldr	r3, [pc, #356]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f003 030f 	and.w	r3, r3, #15
 8003e16:	3301      	adds	r3, #1
 8003e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e1c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003e1e:	4b55      	ldr	r3, [pc, #340]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	0d5b      	lsrs	r3, r3, #21
 8003e24:	f003 0303 	and.w	r3, r3, #3
 8003e28:	3301      	adds	r3, #1
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e32:	61fb      	str	r3, [r7, #28]
          break;
 8003e34:	e012      	b.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003e36:	4b4f      	ldr	r3, [pc, #316]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d10e      	bne.n	8003e62 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 8003e44:	4b4d      	ldr	r3, [pc, #308]	; (8003f7c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003e46:	61fb      	str	r3, [r7, #28]
          break;
 8003e48:	e00b      	b.n	8003e62 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 8003e4a:	bf00      	nop
 8003e4c:	f000 bce2 	b.w	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e50:	bf00      	nop
 8003e52:	f000 bcdf 	b.w	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e56:	bf00      	nop
 8003e58:	f000 bcdc 	b.w	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e5c:	bf00      	nop
 8003e5e:	f000 bcd9 	b.w	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e62:	bf00      	nop
        break;
 8003e64:	f000 bcd6 	b.w	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8003e68:	4b42      	ldr	r3, [pc, #264]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e76:	d13d      	bne.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003e78:	4b3e      	ldr	r3, [pc, #248]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e84:	f040 84c5 	bne.w	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8003e88:	4b3a      	ldr	r3, [pc, #232]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e94:	f040 84bd 	bne.w	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003e98:	4b36      	ldr	r3, [pc, #216]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	0a1b      	lsrs	r3, r3, #8
 8003e9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ea2:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	fb03 f202 	mul.w	r2, r3, r2
 8003eac:	4b31      	ldr	r3, [pc, #196]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	091b      	lsrs	r3, r3, #4
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ebc:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003ebe:	4b2d      	ldr	r3, [pc, #180]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	0edb      	lsrs	r3, r3, #27
 8003ec4:	f003 031f 	and.w	r3, r3, #31
 8003ec8:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10a      	bne.n	8003ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003ed0:	4b28      	ldr	r3, [pc, #160]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d002      	beq.n	8003ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 8003edc:	2311      	movs	r3, #17
 8003ede:	617b      	str	r3, [r7, #20]
 8003ee0:	e001      	b.n	8003ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 8003ee2:	2307      	movs	r3, #7
 8003ee4:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8003ee6:	69ba      	ldr	r2, [r7, #24]
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eee:	61fb      	str	r3, [r7, #28]
      break;
 8003ef0:	f000 bc8f 	b.w	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003ef4:	4b1f      	ldr	r3, [pc, #124]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efa:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003f06:	d016      	beq.n	8003f36 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003f0e:	f200 809b 	bhi.w	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f18:	d032      	beq.n	8003f80 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f20:	f200 8092 	bhi.w	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 8084 	beq.w	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f32:	d052      	beq.n	8003fda <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 8003f34:	e088      	b.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003f36:	4b0f      	ldr	r3, [pc, #60]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	f040 8084 	bne.w	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003f44:	4b0b      	ldr	r3, [pc, #44]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0308 	and.w	r3, r3, #8
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d005      	beq.n	8003f5c <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003f50:	4b08      	ldr	r3, [pc, #32]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	091b      	lsrs	r3, r3, #4
 8003f56:	f003 030f 	and.w	r3, r3, #15
 8003f5a:	e005      	b.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003f5c:	4b05      	ldr	r3, [pc, #20]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f62:	0a1b      	lsrs	r3, r3, #8
 8003f64:	f003 030f 	and.w	r3, r3, #15
 8003f68:	4a03      	ldr	r2, [pc, #12]	; (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f6e:	61fb      	str	r3, [r7, #28]
          break;
 8003f70:	e06c      	b.n	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8003f72:	bf00      	nop
 8003f74:	40021000 	.word	0x40021000
 8003f78:	08008ba8 	.word	0x08008ba8
 8003f7c:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003f80:	4ba5      	ldr	r3, [pc, #660]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f8c:	d160      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003f8e:	4ba2      	ldr	r3, [pc, #648]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f9a:	d159      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003f9c:	4b9e      	ldr	r3, [pc, #632]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	0a1b      	lsrs	r3, r3, #8
 8003fa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fa6:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	fb03 f202 	mul.w	r2, r3, r2
 8003fb0:	4b99      	ldr	r3, [pc, #612]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	091b      	lsrs	r3, r3, #4
 8003fb6:	f003 030f 	and.w	r3, r3, #15
 8003fba:	3301      	adds	r3, #1
 8003fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003fc2:	4b95      	ldr	r3, [pc, #596]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	0d5b      	lsrs	r3, r3, #21
 8003fc8:	f003 0303 	and.w	r3, r3, #3
 8003fcc:	3301      	adds	r3, #1
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd6:	61fb      	str	r3, [r7, #28]
          break;
 8003fd8:	e03a      	b.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003fda:	4b8f      	ldr	r3, [pc, #572]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fe2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fe6:	d135      	bne.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003fe8:	4b8b      	ldr	r3, [pc, #556]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ff0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ff4:	d12e      	bne.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003ff6:	4b88      	ldr	r3, [pc, #544]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	0a1b      	lsrs	r3, r3, #8
 8003ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004000:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	fb03 f202 	mul.w	r2, r3, r2
 800400a:	4b83      	ldr	r3, [pc, #524]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	091b      	lsrs	r3, r3, #4
 8004010:	f003 030f 	and.w	r3, r3, #15
 8004014:	3301      	adds	r3, #1
 8004016:	fbb2 f3f3 	udiv	r3, r2, r3
 800401a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800401c:	4b7e      	ldr	r3, [pc, #504]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	0d5b      	lsrs	r3, r3, #21
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	3301      	adds	r3, #1
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004030:	61fb      	str	r3, [r7, #28]
          break;
 8004032:	e00f      	b.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8004034:	4b78      	ldr	r3, [pc, #480]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8004036:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b02      	cmp	r3, #2
 8004040:	d10a      	bne.n	8004058 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8004042:	4b76      	ldr	r3, [pc, #472]	; (800421c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004044:	61fb      	str	r3, [r7, #28]
          break;
 8004046:	e007      	b.n	8004058 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8004048:	bf00      	nop
 800404a:	e3e2      	b.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 800404c:	bf00      	nop
 800404e:	e3e0      	b.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8004050:	bf00      	nop
 8004052:	e3de      	b.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8004054:	bf00      	nop
 8004056:	e3dc      	b.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8004058:	bf00      	nop
      break;
 800405a:	e3da      	b.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800405c:	4b6e      	ldr	r3, [pc, #440]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800405e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	60fb      	str	r3, [r7, #12]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2b03      	cmp	r3, #3
 800406c:	d827      	bhi.n	80040be <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 800406e:	a201      	add	r2, pc, #4	; (adr r2, 8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8004070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004074:	08004085 	.word	0x08004085
 8004078:	0800408d 	.word	0x0800408d
 800407c:	08004095 	.word	0x08004095
 8004080:	080040a9 	.word	0x080040a9
          frequency = HAL_RCC_GetPCLK2Freq();
 8004084:	f7ff f84c 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8004088:	61f8      	str	r0, [r7, #28]
          break;
 800408a:	e01d      	b.n	80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 800408c:	f7fe ff9c 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004090:	61f8      	str	r0, [r7, #28]
          break;
 8004092:	e019      	b.n	80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004094:	4b60      	ldr	r3, [pc, #384]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800409c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040a0:	d10f      	bne.n	80040c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 80040a2:	4b5f      	ldr	r3, [pc, #380]	; (8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80040a4:	61fb      	str	r3, [r7, #28]
          break;
 80040a6:	e00c      	b.n	80040c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80040a8:	4b5b      	ldr	r3, [pc, #364]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80040aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d107      	bne.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 80040b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040ba:	61fb      	str	r3, [r7, #28]
          break;
 80040bc:	e003      	b.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 80040be:	bf00      	nop
 80040c0:	e3a8      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040c2:	bf00      	nop
 80040c4:	e3a6      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040c6:	bf00      	nop
        break;
 80040c8:	e3a4      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80040ca:	4b53      	ldr	r3, [pc, #332]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80040cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d0:	f003 030c 	and.w	r3, r3, #12
 80040d4:	60fb      	str	r3, [r7, #12]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b0c      	cmp	r3, #12
 80040da:	d83a      	bhi.n	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 80040dc:	a201      	add	r2, pc, #4	; (adr r2, 80040e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 80040de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e2:	bf00      	nop
 80040e4:	08004119 	.word	0x08004119
 80040e8:	08004153 	.word	0x08004153
 80040ec:	08004153 	.word	0x08004153
 80040f0:	08004153 	.word	0x08004153
 80040f4:	08004121 	.word	0x08004121
 80040f8:	08004153 	.word	0x08004153
 80040fc:	08004153 	.word	0x08004153
 8004100:	08004153 	.word	0x08004153
 8004104:	08004129 	.word	0x08004129
 8004108:	08004153 	.word	0x08004153
 800410c:	08004153 	.word	0x08004153
 8004110:	08004153 	.word	0x08004153
 8004114:	0800413d 	.word	0x0800413d
          frequency = HAL_RCC_GetPCLK1Freq();
 8004118:	f7fe ffec 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 800411c:	61f8      	str	r0, [r7, #28]
          break;
 800411e:	e01d      	b.n	800415c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 8004120:	f7fe ff52 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004124:	61f8      	str	r0, [r7, #28]
          break;
 8004126:	e019      	b.n	800415c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004128:	4b3b      	ldr	r3, [pc, #236]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004134:	d10f      	bne.n	8004156 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 8004136:	4b3a      	ldr	r3, [pc, #232]	; (8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8004138:	61fb      	str	r3, [r7, #28]
          break;
 800413a:	e00c      	b.n	8004156 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800413c:	4b36      	ldr	r3, [pc, #216]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800413e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b02      	cmp	r3, #2
 8004148:	d107      	bne.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 800414a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800414e:	61fb      	str	r3, [r7, #28]
          break;
 8004150:	e003      	b.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 8004152:	bf00      	nop
 8004154:	e35e      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004156:	bf00      	nop
 8004158:	e35c      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800415a:	bf00      	nop
        break;
 800415c:	e35a      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800415e:	4b2e      	ldr	r3, [pc, #184]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8004160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004164:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2b30      	cmp	r3, #48	; 0x30
 800416e:	d021      	beq.n	80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2b30      	cmp	r3, #48	; 0x30
 8004174:	d829      	bhi.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2b20      	cmp	r3, #32
 800417a:	d011      	beq.n	80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b20      	cmp	r3, #32
 8004180:	d823      	bhi.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2b10      	cmp	r3, #16
 800418c:	d004      	beq.n	8004198 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 800418e:	e01c      	b.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004190:	f7fe ffb0 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 8004194:	61f8      	str	r0, [r7, #28]
          break;
 8004196:	e01d      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8004198:	f7fe ff16 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 800419c:	61f8      	str	r0, [r7, #28]
          break;
 800419e:	e019      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041a0:	4b1d      	ldr	r3, [pc, #116]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041ac:	d10f      	bne.n	80041ce <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 80041ae:	4b1c      	ldr	r3, [pc, #112]	; (8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80041b0:	61fb      	str	r3, [r7, #28]
          break;
 80041b2:	e00c      	b.n	80041ce <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80041b4:	4b18      	ldr	r3, [pc, #96]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80041b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d107      	bne.n	80041d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 80041c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041c6:	61fb      	str	r3, [r7, #28]
          break;
 80041c8:	e003      	b.n	80041d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 80041ca:	bf00      	nop
 80041cc:	e322      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041ce:	bf00      	nop
 80041d0:	e320      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041d2:	bf00      	nop
        break;
 80041d4:	e31e      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80041d6:	4b10      	ldr	r3, [pc, #64]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80041d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041dc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2bc0      	cmp	r3, #192	; 0xc0
 80041e6:	d027      	beq.n	8004238 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2bc0      	cmp	r3, #192	; 0xc0
 80041ec:	d82f      	bhi.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2b80      	cmp	r3, #128	; 0x80
 80041f2:	d017      	beq.n	8004224 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2b80      	cmp	r3, #128	; 0x80
 80041f8:	d829      	bhi.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d003      	beq.n	8004208 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2b40      	cmp	r3, #64	; 0x40
 8004204:	d004      	beq.n	8004210 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 8004206:	e022      	b.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004208:	f7fe ff74 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 800420c:	61f8      	str	r0, [r7, #28]
          break;
 800420e:	e023      	b.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 8004210:	f7fe feda 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004214:	61f8      	str	r0, [r7, #28]
          break;
 8004216:	e01f      	b.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8004218:	40021000 	.word	0x40021000
 800421c:	02dc6c00 	.word	0x02dc6c00
 8004220:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004224:	4b9b      	ldr	r3, [pc, #620]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800422c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004230:	d10f      	bne.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 8004232:	4b99      	ldr	r3, [pc, #612]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8004234:	61fb      	str	r3, [r7, #28]
          break;
 8004236:	e00c      	b.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004238:	4b96      	ldr	r3, [pc, #600]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800423a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b02      	cmp	r3, #2
 8004244:	d107      	bne.n	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 8004246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800424a:	61fb      	str	r3, [r7, #28]
          break;
 800424c:	e003      	b.n	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 800424e:	bf00      	nop
 8004250:	e2e0      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004252:	bf00      	nop
 8004254:	e2de      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004256:	bf00      	nop
        break;
 8004258:	e2dc      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800425a:	4b8e      	ldr	r3, [pc, #568]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800425c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004260:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800426c:	d025      	beq.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004274:	d82c      	bhi.n	80042d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800427c:	d013      	beq.n	80042a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004284:	d824      	bhi.n	80042d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d004      	beq.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004292:	d004      	beq.n	800429e <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 8004294:	e01c      	b.n	80042d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004296:	f7fe ff2d 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 800429a:	61f8      	str	r0, [r7, #28]
          break;
 800429c:	e01d      	b.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 800429e:	f7fe fe93 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 80042a2:	61f8      	str	r0, [r7, #28]
          break;
 80042a4:	e019      	b.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042a6:	4b7b      	ldr	r3, [pc, #492]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042b2:	d10f      	bne.n	80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 80042b4:	4b78      	ldr	r3, [pc, #480]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80042b6:	61fb      	str	r3, [r7, #28]
          break;
 80042b8:	e00c      	b.n	80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80042ba:	4b76      	ldr	r3, [pc, #472]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80042bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042c0:	f003 0302 	and.w	r3, r3, #2
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d107      	bne.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 80042c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042cc:	61fb      	str	r3, [r7, #28]
          break;
 80042ce:	e003      	b.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 80042d0:	bf00      	nop
 80042d2:	e29f      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80042d4:	bf00      	nop
 80042d6:	e29d      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80042d8:	bf00      	nop
        break;
 80042da:	e29b      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80042dc:	4b6d      	ldr	r3, [pc, #436]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80042de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042e2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80042ee:	d025      	beq.n	800433c <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80042f6:	d82c      	bhi.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042fe:	d013      	beq.n	8004328 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004306:	d824      	bhi.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d004      	beq.n	8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004314:	d004      	beq.n	8004320 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 8004316:	e01c      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004318:	f7fe feec 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 800431c:	61f8      	str	r0, [r7, #28]
          break;
 800431e:	e01d      	b.n	800435c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 8004320:	f7fe fe52 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004324:	61f8      	str	r0, [r7, #28]
          break;
 8004326:	e019      	b.n	800435c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004328:	4b5a      	ldr	r3, [pc, #360]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004330:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004334:	d10f      	bne.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 8004336:	4b58      	ldr	r3, [pc, #352]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8004338:	61fb      	str	r3, [r7, #28]
          break;
 800433a:	e00c      	b.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800433c:	4b55      	ldr	r3, [pc, #340]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800433e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b02      	cmp	r3, #2
 8004348:	d107      	bne.n	800435a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 800434a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800434e:	61fb      	str	r3, [r7, #28]
          break;
 8004350:	e003      	b.n	800435a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 8004352:	bf00      	nop
 8004354:	e25e      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004356:	bf00      	nop
 8004358:	e25c      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800435a:	bf00      	nop
        break;
 800435c:	e25a      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800435e:	4b4d      	ldr	r3, [pc, #308]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004364:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004368:	60fb      	str	r3, [r7, #12]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004370:	d007      	beq.n	8004382 <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004378:	d12f      	bne.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 800437a:	f7fe fe25 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 800437e:	61f8      	str	r0, [r7, #28]
          break;
 8004380:	e02e      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004382:	4b44      	ldr	r3, [pc, #272]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800438a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800438e:	d126      	bne.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8004390:	4b40      	ldr	r3, [pc, #256]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d020      	beq.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800439c:	4b3d      	ldr	r3, [pc, #244]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	0a1b      	lsrs	r3, r3, #8
 80043a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043a6:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	fb03 f202 	mul.w	r2, r3, r2
 80043b0:	4b38      	ldr	r3, [pc, #224]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	091b      	lsrs	r3, r3, #4
 80043b6:	f003 030f 	and.w	r3, r3, #15
 80043ba:	3301      	adds	r3, #1
 80043bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80043c2:	4b34      	ldr	r3, [pc, #208]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	0e5b      	lsrs	r3, r3, #25
 80043c8:	f003 0303 	and.w	r3, r3, #3
 80043cc:	3301      	adds	r3, #1
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d6:	61fb      	str	r3, [r7, #28]
          break;
 80043d8:	e001      	b.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 80043da:	bf00      	nop
 80043dc:	e21a      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80043de:	bf00      	nop
        break;
 80043e0:	e218      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80043e2:	4b2c      	ldr	r3, [pc, #176]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80043e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d103      	bne.n	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 80043f4:	f7fe fe94 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 80043f8:	61f8      	str	r0, [r7, #28]
        break;
 80043fa:	e20b      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 80043fc:	f7fe fde4 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004400:	61f8      	str	r0, [r7, #28]
        break;
 8004402:	e207      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8004404:	4b23      	ldr	r3, [pc, #140]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004406:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800440a:	f003 0318 	and.w	r3, r3, #24
 800440e:	60fb      	str	r3, [r7, #12]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2b10      	cmp	r3, #16
 8004414:	d010      	beq.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2b10      	cmp	r3, #16
 800441a:	d834      	bhi.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2b08      	cmp	r3, #8
 8004426:	d024      	beq.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 8004428:	e02d      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800442a:	69b9      	ldr	r1, [r7, #24]
 800442c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004430:	f000 fbe2 	bl	8004bf8 <RCCEx_GetSAIxPeriphCLKFreq>
 8004434:	61f8      	str	r0, [r7, #28]
          break;
 8004436:	e02b      	b.n	8004490 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004438:	4b16      	ldr	r3, [pc, #88]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b02      	cmp	r3, #2
 8004442:	d122      	bne.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004444:	4b13      	ldr	r3, [pc, #76]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0308 	and.w	r3, r3, #8
 800444c:	2b00      	cmp	r3, #0
 800444e:	d005      	beq.n	800445c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8004450:	4b10      	ldr	r3, [pc, #64]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	091b      	lsrs	r3, r3, #4
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	e005      	b.n	8004468 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800445c:	4b0d      	ldr	r3, [pc, #52]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800445e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004462:	0a1b      	lsrs	r3, r3, #8
 8004464:	f003 030f 	and.w	r3, r3, #15
 8004468:	4a0c      	ldr	r2, [pc, #48]	; (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800446a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800446e:	61fb      	str	r3, [r7, #28]
          break;
 8004470:	e00b      	b.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004472:	4b08      	ldr	r3, [pc, #32]	; (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800447a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800447e:	d106      	bne.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 8004480:	4b05      	ldr	r3, [pc, #20]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8004482:	61fb      	str	r3, [r7, #28]
          break;
 8004484:	e003      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 8004486:	bf00      	nop
 8004488:	e1c4      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800448a:	bf00      	nop
 800448c:	e1c2      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800448e:	bf00      	nop
        break;
 8004490:	e1c0      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 8004492:	bf00      	nop
 8004494:	40021000 	.word	0x40021000
 8004498:	00f42400 	.word	0x00f42400
 800449c:	08008ba8 	.word	0x08008ba8
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80044a0:	4b96      	ldr	r3, [pc, #600]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80044a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80044aa:	60fb      	str	r3, [r7, #12]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044b2:	d013      	beq.n	80044dc <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044ba:	d819      	bhi.n	80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d004      	beq.n	80044cc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c8:	d004      	beq.n	80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 80044ca:	e011      	b.n	80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 80044cc:	f7fe fe12 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 80044d0:	61f8      	str	r0, [r7, #28]
          break;
 80044d2:	e010      	b.n	80044f6 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 80044d4:	f7fe fd78 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 80044d8:	61f8      	str	r0, [r7, #28]
          break;
 80044da:	e00c      	b.n	80044f6 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80044dc:	4b87      	ldr	r3, [pc, #540]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044e8:	d104      	bne.n	80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 80044ea:	4b85      	ldr	r3, [pc, #532]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80044ec:	61fb      	str	r3, [r7, #28]
          break;
 80044ee:	e001      	b.n	80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 80044f0:	bf00      	nop
 80044f2:	e18f      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80044f4:	bf00      	nop
        break;
 80044f6:	e18d      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80044f8:	4b80      	ldr	r3, [pc, #512]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80044fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004502:	60fb      	str	r3, [r7, #12]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800450a:	d013      	beq.n	8004534 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004512:	d819      	bhi.n	8004548 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d004      	beq.n	8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004520:	d004      	beq.n	800452c <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 8004522:	e011      	b.n	8004548 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004524:	f7fe fde6 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 8004528:	61f8      	str	r0, [r7, #28]
          break;
 800452a:	e010      	b.n	800454e <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 800452c:	f7fe fd4c 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004530:	61f8      	str	r0, [r7, #28]
          break;
 8004532:	e00c      	b.n	800454e <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004534:	4b71      	ldr	r3, [pc, #452]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800453c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004540:	d104      	bne.n	800454c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 8004542:	4b6f      	ldr	r3, [pc, #444]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004544:	61fb      	str	r3, [r7, #28]
          break;
 8004546:	e001      	b.n	800454c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 8004548:	bf00      	nop
 800454a:	e163      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800454c:	bf00      	nop
        break;
 800454e:	e161      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004550:	4b6a      	ldr	r3, [pc, #424]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004556:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800455a:	60fb      	str	r3, [r7, #12]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004562:	d013      	beq.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800456a:	d819      	bhi.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d004      	beq.n	800457c <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004578:	d004      	beq.n	8004584 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 800457a:	e011      	b.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800457c:	f7fe fdba 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 8004580:	61f8      	str	r0, [r7, #28]
          break;
 8004582:	e010      	b.n	80045a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 8004584:	f7fe fd20 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004588:	61f8      	str	r0, [r7, #28]
          break;
 800458a:	e00c      	b.n	80045a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800458c:	4b5b      	ldr	r3, [pc, #364]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004598:	d104      	bne.n	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 800459a:	4b59      	ldr	r3, [pc, #356]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800459c:	61fb      	str	r3, [r7, #28]
          break;
 800459e:	e001      	b.n	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 80045a0:	bf00      	nop
 80045a2:	e137      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80045a4:	bf00      	nop
        break;
 80045a6:	e135      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80045a8:	4b54      	ldr	r3, [pc, #336]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80045aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80045ae:	f003 0303 	and.w	r3, r3, #3
 80045b2:	60fb      	str	r3, [r7, #12]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d011      	beq.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d818      	bhi.n	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d004      	beq.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 80045cc:	e011      	b.n	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80045ce:	f7fe fd91 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 80045d2:	61f8      	str	r0, [r7, #28]
          break;
 80045d4:	e010      	b.n	80045f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 80045d6:	f7fe fcf7 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 80045da:	61f8      	str	r0, [r7, #28]
          break;
 80045dc:	e00c      	b.n	80045f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80045de:	4b47      	ldr	r3, [pc, #284]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045ea:	d104      	bne.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 80045ec:	4b44      	ldr	r3, [pc, #272]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80045ee:	61fb      	str	r3, [r7, #28]
          break;
 80045f0:	e001      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 80045f2:	bf00      	nop
 80045f4:	e10e      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80045f6:	bf00      	nop
        break;
 80045f8:	e10c      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80045fa:	4b40      	ldr	r3, [pc, #256]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80045fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004600:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004604:	60fb      	str	r3, [r7, #12]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800460c:	d02c      	beq.n	8004668 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004614:	d833      	bhi.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800461c:	d01a      	beq.n	8004654 <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004624:	d82b      	bhi.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d004      	beq.n	8004636 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004632:	d004      	beq.n	800463e <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 8004634:	e023      	b.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004636:	f7fe fd5d 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 800463a:	61f8      	str	r0, [r7, #28]
          break;
 800463c:	e026      	b.n	800468c <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800463e:	4b2f      	ldr	r3, [pc, #188]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004640:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b02      	cmp	r3, #2
 800464a:	d11a      	bne.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 800464c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004650:	61fb      	str	r3, [r7, #28]
          break;
 8004652:	e016      	b.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004654:	4b29      	ldr	r3, [pc, #164]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800465c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004660:	d111      	bne.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 8004662:	4b27      	ldr	r3, [pc, #156]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004664:	61fb      	str	r3, [r7, #28]
          break;
 8004666:	e00e      	b.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004668:	4b24      	ldr	r3, [pc, #144]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800466a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b02      	cmp	r3, #2
 8004674:	d109      	bne.n	800468a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 8004676:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800467a:	61fb      	str	r3, [r7, #28]
          break;
 800467c:	e005      	b.n	800468a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 800467e:	bf00      	nop
 8004680:	e0c8      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004682:	bf00      	nop
 8004684:	e0c6      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004686:	bf00      	nop
 8004688:	e0c4      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800468a:	bf00      	nop
        break;
 800468c:	e0c2      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800468e:	4b1b      	ldr	r3, [pc, #108]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004694:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046a0:	d030      	beq.n	8004704 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046a8:	d837      	bhi.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046b0:	d01a      	beq.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046b8:	d82f      	bhi.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d004      	beq.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046c6:	d004      	beq.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 80046c8:	e027      	b.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 80046ca:	f7fe fd13 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 80046ce:	61f8      	str	r0, [r7, #28]
          break;
 80046d0:	e02a      	b.n	8004728 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80046d2:	4b0a      	ldr	r3, [pc, #40]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80046d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d11e      	bne.n	800471e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 80046e0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80046e4:	61fb      	str	r3, [r7, #28]
          break;
 80046e6:	e01a      	b.n	800471e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80046e8:	4b04      	ldr	r3, [pc, #16]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046f4:	d115      	bne.n	8004722 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 80046f6:	4b02      	ldr	r3, [pc, #8]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80046f8:	61fb      	str	r3, [r7, #28]
          break;
 80046fa:	e012      	b.n	8004722 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80046fc:	40021000 	.word	0x40021000
 8004700:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004704:	4b46      	ldr	r3, [pc, #280]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800470a:	f003 0302 	and.w	r3, r3, #2
 800470e:	2b02      	cmp	r3, #2
 8004710:	d109      	bne.n	8004726 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 8004712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004716:	61fb      	str	r3, [r7, #28]
          break;
 8004718:	e005      	b.n	8004726 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 800471a:	bf00      	nop
 800471c:	e07a      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800471e:	bf00      	nop
 8004720:	e078      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004722:	bf00      	nop
 8004724:	e076      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004726:	bf00      	nop
        break;
 8004728:	e074      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800472a:	4b3d      	ldr	r3, [pc, #244]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800472c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004730:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004734:	60fb      	str	r3, [r7, #12]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800473c:	d02c      	beq.n	8004798 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004744:	d855      	bhi.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d004      	beq.n	8004756 <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004752:	d004      	beq.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 8004754:	e04d      	b.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004756:	f7fe fc37 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 800475a:	61f8      	str	r0, [r7, #28]
          break;
 800475c:	e04e      	b.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800475e:	4b30      	ldr	r3, [pc, #192]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b02      	cmp	r3, #2
 8004768:	d145      	bne.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800476a:	4b2d      	ldr	r3, [pc, #180]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d005      	beq.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 8004776:	4b2a      	ldr	r3, [pc, #168]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	091b      	lsrs	r3, r3, #4
 800477c:	f003 030f 	and.w	r3, r3, #15
 8004780:	e005      	b.n	800478e <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 8004782:	4b27      	ldr	r3, [pc, #156]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004784:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004788:	0a1b      	lsrs	r3, r3, #8
 800478a:	f003 030f 	and.w	r3, r3, #15
 800478e:	4a25      	ldr	r2, [pc, #148]	; (8004824 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8004790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004794:	61fb      	str	r3, [r7, #28]
          break;
 8004796:	e02e      	b.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004798:	4b21      	ldr	r3, [pc, #132]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047a4:	d129      	bne.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80047a6:	4b1e      	ldr	r3, [pc, #120]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047b2:	d122      	bne.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80047b4:	4b1a      	ldr	r3, [pc, #104]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	0a1b      	lsrs	r3, r3, #8
 80047ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047be:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	fb03 f202 	mul.w	r2, r3, r2
 80047c8:	4b15      	ldr	r3, [pc, #84]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	091b      	lsrs	r3, r3, #4
 80047ce:	f003 030f 	and.w	r3, r3, #15
 80047d2:	3301      	adds	r3, #1
 80047d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80047da:	4b11      	ldr	r3, [pc, #68]	; (8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	0d5b      	lsrs	r3, r3, #21
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	3301      	adds	r3, #1
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	69ba      	ldr	r2, [r7, #24]
 80047ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ee:	61fb      	str	r3, [r7, #28]
          break;
 80047f0:	e003      	b.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 80047f2:	bf00      	nop
 80047f4:	e00e      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80047f6:	bf00      	nop
 80047f8:	e00c      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80047fa:	bf00      	nop
        break;
 80047fc:	e00a      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80047fe:	bf00      	nop
 8004800:	e008      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004802:	bf00      	nop
 8004804:	e006      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004806:	bf00      	nop
 8004808:	e004      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800480a:	bf00      	nop
 800480c:	e002      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800480e:	bf00      	nop
 8004810:	e000      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004812:	bf00      	nop
    }
  }

  return(frequency);
 8004814:	69fb      	ldr	r3, [r7, #28]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3720      	adds	r7, #32
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40021000 	.word	0x40021000
 8004824:	08008ba8 	.word	0x08008ba8

08004828 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004832:	2300      	movs	r3, #0
 8004834:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004836:	4b72      	ldr	r3, [pc, #456]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00e      	beq.n	8004860 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004842:	4b6f      	ldr	r3, [pc, #444]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f003 0203 	and.w	r2, r3, #3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d103      	bne.n	800485a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
       ||
 8004856:	2b00      	cmp	r3, #0
 8004858:	d142      	bne.n	80048e0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	73fb      	strb	r3, [r7, #15]
 800485e:	e03f      	b.n	80048e0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b03      	cmp	r3, #3
 8004866:	d018      	beq.n	800489a <RCCEx_PLLSAI1_Config+0x72>
 8004868:	2b03      	cmp	r3, #3
 800486a:	d825      	bhi.n	80048b8 <RCCEx_PLLSAI1_Config+0x90>
 800486c:	2b01      	cmp	r3, #1
 800486e:	d002      	beq.n	8004876 <RCCEx_PLLSAI1_Config+0x4e>
 8004870:	2b02      	cmp	r3, #2
 8004872:	d009      	beq.n	8004888 <RCCEx_PLLSAI1_Config+0x60>
 8004874:	e020      	b.n	80048b8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004876:	4b62      	ldr	r3, [pc, #392]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d11d      	bne.n	80048be <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004886:	e01a      	b.n	80048be <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004888:	4b5d      	ldr	r3, [pc, #372]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004890:	2b00      	cmp	r3, #0
 8004892:	d116      	bne.n	80048c2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004898:	e013      	b.n	80048c2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800489a:	4b59      	ldr	r3, [pc, #356]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10f      	bne.n	80048c6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048a6:	4b56      	ldr	r3, [pc, #344]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d109      	bne.n	80048c6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048b6:	e006      	b.n	80048c6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	73fb      	strb	r3, [r7, #15]
      break;
 80048bc:	e004      	b.n	80048c8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80048be:	bf00      	nop
 80048c0:	e002      	b.n	80048c8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80048c2:	bf00      	nop
 80048c4:	e000      	b.n	80048c8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80048c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80048c8:	7bfb      	ldrb	r3, [r7, #15]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d108      	bne.n	80048e0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80048ce:	4b4c      	ldr	r3, [pc, #304]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	f023 0203 	bic.w	r2, r3, #3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4949      	ldr	r1, [pc, #292]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	f040 8086 	bne.w	80049f4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80048e8:	4b45      	ldr	r3, [pc, #276]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a44      	ldr	r2, [pc, #272]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80048f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048f4:	f7fc fff6 	bl	80018e4 <HAL_GetTick>
 80048f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048fa:	e009      	b.n	8004910 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048fc:	f7fc fff2 	bl	80018e4 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d902      	bls.n	8004910 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	73fb      	strb	r3, [r7, #15]
        break;
 800490e:	e005      	b.n	800491c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004910:	4b3b      	ldr	r3, [pc, #236]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1ef      	bne.n	80048fc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800491c:	7bfb      	ldrb	r3, [r7, #15]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d168      	bne.n	80049f4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d113      	bne.n	8004950 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004928:	4b35      	ldr	r3, [pc, #212]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	4b35      	ldr	r3, [pc, #212]	; (8004a04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800492e:	4013      	ands	r3, r2
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6892      	ldr	r2, [r2, #8]
 8004934:	0211      	lsls	r1, r2, #8
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	68d2      	ldr	r2, [r2, #12]
 800493a:	06d2      	lsls	r2, r2, #27
 800493c:	4311      	orrs	r1, r2
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	6852      	ldr	r2, [r2, #4]
 8004942:	3a01      	subs	r2, #1
 8004944:	0112      	lsls	r2, r2, #4
 8004946:	430a      	orrs	r2, r1
 8004948:	492d      	ldr	r1, [pc, #180]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 800494a:	4313      	orrs	r3, r2
 800494c:	610b      	str	r3, [r1, #16]
 800494e:	e02d      	b.n	80049ac <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d115      	bne.n	8004982 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004956:	4b2a      	ldr	r3, [pc, #168]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004958:	691a      	ldr	r2, [r3, #16]
 800495a:	4b2b      	ldr	r3, [pc, #172]	; (8004a08 <RCCEx_PLLSAI1_Config+0x1e0>)
 800495c:	4013      	ands	r3, r2
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6892      	ldr	r2, [r2, #8]
 8004962:	0211      	lsls	r1, r2, #8
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	6912      	ldr	r2, [r2, #16]
 8004968:	0852      	lsrs	r2, r2, #1
 800496a:	3a01      	subs	r2, #1
 800496c:	0552      	lsls	r2, r2, #21
 800496e:	4311      	orrs	r1, r2
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6852      	ldr	r2, [r2, #4]
 8004974:	3a01      	subs	r2, #1
 8004976:	0112      	lsls	r2, r2, #4
 8004978:	430a      	orrs	r2, r1
 800497a:	4921      	ldr	r1, [pc, #132]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 800497c:	4313      	orrs	r3, r2
 800497e:	610b      	str	r3, [r1, #16]
 8004980:	e014      	b.n	80049ac <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004982:	4b1f      	ldr	r3, [pc, #124]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004984:	691a      	ldr	r2, [r3, #16]
 8004986:	4b21      	ldr	r3, [pc, #132]	; (8004a0c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004988:	4013      	ands	r3, r2
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	6892      	ldr	r2, [r2, #8]
 800498e:	0211      	lsls	r1, r2, #8
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6952      	ldr	r2, [r2, #20]
 8004994:	0852      	lsrs	r2, r2, #1
 8004996:	3a01      	subs	r2, #1
 8004998:	0652      	lsls	r2, r2, #25
 800499a:	4311      	orrs	r1, r2
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6852      	ldr	r2, [r2, #4]
 80049a0:	3a01      	subs	r2, #1
 80049a2:	0112      	lsls	r2, r2, #4
 80049a4:	430a      	orrs	r2, r1
 80049a6:	4916      	ldr	r1, [pc, #88]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80049ac:	4b14      	ldr	r3, [pc, #80]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a13      	ldr	r2, [pc, #76]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b8:	f7fc ff94 	bl	80018e4 <HAL_GetTick>
 80049bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049be:	e009      	b.n	80049d4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049c0:	f7fc ff90 	bl	80018e4 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d902      	bls.n	80049d4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	73fb      	strb	r3, [r7, #15]
          break;
 80049d2:	e005      	b.n	80049e0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049d4:	4b0a      	ldr	r3, [pc, #40]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d0ef      	beq.n	80049c0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d106      	bne.n	80049f4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80049e6:	4b06      	ldr	r3, [pc, #24]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049e8:	691a      	ldr	r2, [r3, #16]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	4904      	ldr	r1, [pc, #16]	; (8004a00 <RCCEx_PLLSAI1_Config+0x1d8>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40021000 	.word	0x40021000
 8004a04:	07ff800f 	.word	0x07ff800f
 8004a08:	ff9f800f 	.word	0xff9f800f
 8004a0c:	f9ff800f 	.word	0xf9ff800f

08004a10 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a1e:	4b72      	ldr	r3, [pc, #456]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00e      	beq.n	8004a48 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a2a:	4b6f      	ldr	r3, [pc, #444]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	f003 0203 	and.w	r2, r3, #3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d103      	bne.n	8004a42 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
       ||
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d142      	bne.n	8004ac8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	73fb      	strb	r3, [r7, #15]
 8004a46:	e03f      	b.n	8004ac8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2b03      	cmp	r3, #3
 8004a4e:	d018      	beq.n	8004a82 <RCCEx_PLLSAI2_Config+0x72>
 8004a50:	2b03      	cmp	r3, #3
 8004a52:	d825      	bhi.n	8004aa0 <RCCEx_PLLSAI2_Config+0x90>
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d002      	beq.n	8004a5e <RCCEx_PLLSAI2_Config+0x4e>
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d009      	beq.n	8004a70 <RCCEx_PLLSAI2_Config+0x60>
 8004a5c:	e020      	b.n	8004aa0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a5e:	4b62      	ldr	r3, [pc, #392]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d11d      	bne.n	8004aa6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a6e:	e01a      	b.n	8004aa6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a70:	4b5d      	ldr	r3, [pc, #372]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d116      	bne.n	8004aaa <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a80:	e013      	b.n	8004aaa <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a82:	4b59      	ldr	r3, [pc, #356]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10f      	bne.n	8004aae <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a8e:	4b56      	ldr	r3, [pc, #344]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d109      	bne.n	8004aae <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a9e:	e006      	b.n	8004aae <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	73fb      	strb	r3, [r7, #15]
      break;
 8004aa4:	e004      	b.n	8004ab0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004aa6:	bf00      	nop
 8004aa8:	e002      	b.n	8004ab0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004aaa:	bf00      	nop
 8004aac:	e000      	b.n	8004ab0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004aae:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ab0:	7bfb      	ldrb	r3, [r7, #15]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d108      	bne.n	8004ac8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004ab6:	4b4c      	ldr	r3, [pc, #304]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f023 0203 	bic.w	r2, r3, #3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4949      	ldr	r1, [pc, #292]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	f040 8086 	bne.w	8004bdc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004ad0:	4b45      	ldr	r3, [pc, #276]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a44      	ldr	r2, [pc, #272]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ada:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004adc:	f7fc ff02 	bl	80018e4 <HAL_GetTick>
 8004ae0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ae2:	e009      	b.n	8004af8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ae4:	f7fc fefe 	bl	80018e4 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d902      	bls.n	8004af8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	73fb      	strb	r3, [r7, #15]
        break;
 8004af6:	e005      	b.n	8004b04 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004af8:	4b3b      	ldr	r3, [pc, #236]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1ef      	bne.n	8004ae4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d168      	bne.n	8004bdc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d113      	bne.n	8004b38 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b10:	4b35      	ldr	r3, [pc, #212]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b12:	695a      	ldr	r2, [r3, #20]
 8004b14:	4b35      	ldr	r3, [pc, #212]	; (8004bec <RCCEx_PLLSAI2_Config+0x1dc>)
 8004b16:	4013      	ands	r3, r2
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6892      	ldr	r2, [r2, #8]
 8004b1c:	0211      	lsls	r1, r2, #8
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	68d2      	ldr	r2, [r2, #12]
 8004b22:	06d2      	lsls	r2, r2, #27
 8004b24:	4311      	orrs	r1, r2
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	6852      	ldr	r2, [r2, #4]
 8004b2a:	3a01      	subs	r2, #1
 8004b2c:	0112      	lsls	r2, r2, #4
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	492d      	ldr	r1, [pc, #180]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	614b      	str	r3, [r1, #20]
 8004b36:	e02d      	b.n	8004b94 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d115      	bne.n	8004b6a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b3e:	4b2a      	ldr	r3, [pc, #168]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b40:	695a      	ldr	r2, [r3, #20]
 8004b42:	4b2b      	ldr	r3, [pc, #172]	; (8004bf0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	6892      	ldr	r2, [r2, #8]
 8004b4a:	0211      	lsls	r1, r2, #8
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	6912      	ldr	r2, [r2, #16]
 8004b50:	0852      	lsrs	r2, r2, #1
 8004b52:	3a01      	subs	r2, #1
 8004b54:	0552      	lsls	r2, r2, #21
 8004b56:	4311      	orrs	r1, r2
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	6852      	ldr	r2, [r2, #4]
 8004b5c:	3a01      	subs	r2, #1
 8004b5e:	0112      	lsls	r2, r2, #4
 8004b60:	430a      	orrs	r2, r1
 8004b62:	4921      	ldr	r1, [pc, #132]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	614b      	str	r3, [r1, #20]
 8004b68:	e014      	b.n	8004b94 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b6a:	4b1f      	ldr	r3, [pc, #124]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b6c:	695a      	ldr	r2, [r3, #20]
 8004b6e:	4b21      	ldr	r3, [pc, #132]	; (8004bf4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004b70:	4013      	ands	r3, r2
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6892      	ldr	r2, [r2, #8]
 8004b76:	0211      	lsls	r1, r2, #8
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6952      	ldr	r2, [r2, #20]
 8004b7c:	0852      	lsrs	r2, r2, #1
 8004b7e:	3a01      	subs	r2, #1
 8004b80:	0652      	lsls	r2, r2, #25
 8004b82:	4311      	orrs	r1, r2
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6852      	ldr	r2, [r2, #4]
 8004b88:	3a01      	subs	r2, #1
 8004b8a:	0112      	lsls	r2, r2, #4
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	4916      	ldr	r1, [pc, #88]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b94:	4b14      	ldr	r3, [pc, #80]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a13      	ldr	r2, [pc, #76]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b9e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba0:	f7fc fea0 	bl	80018e4 <HAL_GetTick>
 8004ba4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ba6:	e009      	b.n	8004bbc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ba8:	f7fc fe9c 	bl	80018e4 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d902      	bls.n	8004bbc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	73fb      	strb	r3, [r7, #15]
          break;
 8004bba:	e005      	b.n	8004bc8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bbc:	4b0a      	ldr	r3, [pc, #40]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0ef      	beq.n	8004ba8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004bc8:	7bfb      	ldrb	r3, [r7, #15]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d106      	bne.n	8004bdc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004bce:	4b06      	ldr	r3, [pc, #24]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bd0:	695a      	ldr	r2, [r3, #20]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	4904      	ldr	r1, [pc, #16]	; (8004be8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	40021000 	.word	0x40021000
 8004bec:	07ff800f 	.word	0x07ff800f
 8004bf0:	ff9f800f 	.word	0xff9f800f
 8004bf4:	f9ff800f 	.word	0xf9ff800f

08004bf8 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b089      	sub	sp, #36	; 0x24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c14:	d10b      	bne.n	8004c2e <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004c16:	4b7e      	ldr	r3, [pc, #504]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c18:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c1c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8004c20:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	2b60      	cmp	r3, #96	; 0x60
 8004c26:	d112      	bne.n	8004c4e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004c28:	4b7a      	ldr	r3, [pc, #488]	; (8004e14 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004c2a:	61fb      	str	r3, [r7, #28]
 8004c2c:	e00f      	b.n	8004c4e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c34:	d10b      	bne.n	8004c4e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004c36:	4b76      	ldr	r3, [pc, #472]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c3c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c40:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c48:	d101      	bne.n	8004c4e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004c4a:	4b72      	ldr	r3, [pc, #456]	; (8004e14 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004c4c:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f040 80d6 	bne.w	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	2b40      	cmp	r3, #64	; 0x40
 8004c5e:	d003      	beq.n	8004c68 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c66:	d13b      	bne.n	8004ce0 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004c68:	4b69      	ldr	r3, [pc, #420]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c74:	f040 80c4 	bne.w	8004e00 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8004c78:	4b65      	ldr	r3, [pc, #404]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f000 80bd 	beq.w	8004e00 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c86:	4b62      	ldr	r3, [pc, #392]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	091b      	lsrs	r3, r3, #4
 8004c8c:	f003 030f 	and.w	r3, r3, #15
 8004c90:	3301      	adds	r3, #1
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c98:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004c9a:	4b5d      	ldr	r3, [pc, #372]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	0a1b      	lsrs	r3, r3, #8
 8004ca0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ca4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8004ca6:	4b5a      	ldr	r3, [pc, #360]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	0edb      	lsrs	r3, r3, #27
 8004cac:	f003 031f 	and.w	r3, r3, #31
 8004cb0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10a      	bne.n	8004cce <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004cb8:	4b55      	ldr	r3, [pc, #340]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d002      	beq.n	8004cca <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8004cc4:	2311      	movs	r3, #17
 8004cc6:	617b      	str	r3, [r7, #20]
 8004cc8:	e001      	b.n	8004cce <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8004cca:	2307      	movs	r3, #7
 8004ccc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	fb03 f202 	mul.w	r2, r3, r2
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cdc:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004cde:	e08f      	b.n	8004e00 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d13a      	bne.n	8004d5c <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004ce6:	4b4a      	ldr	r3, [pc, #296]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cf2:	f040 8086 	bne.w	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004cf6:	4b46      	ldr	r3, [pc, #280]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d07f      	beq.n	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8004d02:	4b43      	ldr	r3, [pc, #268]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	091b      	lsrs	r3, r3, #4
 8004d08:	f003 030f 	and.w	r3, r3, #15
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d14:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004d16:	4b3e      	ldr	r3, [pc, #248]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	0a1b      	lsrs	r3, r3, #8
 8004d1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d20:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8004d22:	4b3b      	ldr	r3, [pc, #236]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	0edb      	lsrs	r3, r3, #27
 8004d28:	f003 031f 	and.w	r3, r3, #31
 8004d2c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10a      	bne.n	8004d4a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004d34:	4b36      	ldr	r3, [pc, #216]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d002      	beq.n	8004d46 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8004d40:	2311      	movs	r3, #17
 8004d42:	617b      	str	r3, [r7, #20]
 8004d44:	e001      	b.n	8004d4a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8004d46:	2307      	movs	r3, #7
 8004d48:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	fb03 f202 	mul.w	r2, r3, r2
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d58:	61fb      	str	r3, [r7, #28]
 8004d5a:	e052      	b.n	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	2b80      	cmp	r3, #128	; 0x80
 8004d60:	d003      	beq.n	8004d6a <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d68:	d109      	bne.n	8004d7e <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d6a:	4b29      	ldr	r3, [pc, #164]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d76:	d144      	bne.n	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8004d78:	4b27      	ldr	r3, [pc, #156]	; (8004e18 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8004d7a:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d7c:	e041      	b.n	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	2b20      	cmp	r3, #32
 8004d82:	d003      	beq.n	8004d8c <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d8a:	d13a      	bne.n	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004d8c:	4b20      	ldr	r3, [pc, #128]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d98:	d133      	bne.n	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004d9a:	4b1d      	ldr	r3, [pc, #116]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d02d      	beq.n	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8004da6:	4b1a      	ldr	r3, [pc, #104]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	091b      	lsrs	r3, r3, #4
 8004dac:	f003 030f 	and.w	r3, r3, #15
 8004db0:	3301      	adds	r3, #1
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db8:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004dba:	4b15      	ldr	r3, [pc, #84]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	0a1b      	lsrs	r3, r3, #8
 8004dc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004dc4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8004dc6:	4b12      	ldr	r3, [pc, #72]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004dc8:	695b      	ldr	r3, [r3, #20]
 8004dca:	0edb      	lsrs	r3, r3, #27
 8004dcc:	f003 031f 	and.w	r3, r3, #31
 8004dd0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10a      	bne.n	8004dee <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004dd8:	4b0d      	ldr	r3, [pc, #52]	; (8004e10 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d002      	beq.n	8004dea <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8004de4:	2311      	movs	r3, #17
 8004de6:	617b      	str	r3, [r7, #20]
 8004de8:	e001      	b.n	8004dee <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8004dea:	2307      	movs	r3, #7
 8004dec:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	fb03 f202 	mul.w	r2, r3, r2
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfc:	61fb      	str	r3, [r7, #28]
 8004dfe:	e000      	b.n	8004e02 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004e00:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004e02:	69fb      	ldr	r3, [r7, #28]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3724      	adds	r7, #36	; 0x24
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	40021000 	.word	0x40021000
 8004e14:	001fff68 	.word	0x001fff68
 8004e18:	00f42400 	.word	0x00f42400

08004e1c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b08a      	sub	sp, #40	; 0x28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e1c7      	b.n	80051be <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d10e      	bne.n	8004e56 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a81      	ldr	r2, [pc, #516]	; (8005044 <HAL_SAI_Init+0x228>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d107      	bne.n	8004e52 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d103      	bne.n	8004e52 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d001      	beq.n	8004e56 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e1b3      	b.n	80051be <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d106      	bne.n	8004e70 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7fc fbf0 	bl	8001650 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 f9b1 	bl	80051d8 <SAI_Disable>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e19e      	b.n	80051be <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d00c      	beq.n	8004eaa <HAL_SAI_Init+0x8e>
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d80d      	bhi.n	8004eb0 <HAL_SAI_Init+0x94>
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <HAL_SAI_Init+0x82>
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d003      	beq.n	8004ea4 <HAL_SAI_Init+0x88>
 8004e9c:	e008      	b.n	8004eb0 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004ea2:	e008      	b.n	8004eb6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004ea4:	2310      	movs	r3, #16
 8004ea6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004ea8:	e005      	b.n	8004eb6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004eaa:	2320      	movs	r3, #32
 8004eac:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004eae:	e002      	b.n	8004eb6 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004eb4:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	2b03      	cmp	r3, #3
 8004ebc:	d81d      	bhi.n	8004efa <HAL_SAI_Init+0xde>
 8004ebe:	a201      	add	r2, pc, #4	; (adr r2, 8004ec4 <HAL_SAI_Init+0xa8>)
 8004ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec4:	08004ed5 	.word	0x08004ed5
 8004ec8:	08004edb 	.word	0x08004edb
 8004ecc:	08004ee3 	.word	0x08004ee3
 8004ed0:	08004eeb 	.word	0x08004eeb
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	61fb      	str	r3, [r7, #28]
      break;
 8004ed8:	e012      	b.n	8004f00 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004eda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ede:	61fb      	str	r3, [r7, #28]
      break;
 8004ee0:	e00e      	b.n	8004f00 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004ee2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004ee6:	61fb      	str	r3, [r7, #28]
      break;
 8004ee8:	e00a      	b.n	8004f00 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004eea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004eee:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef2:	f043 0301 	orr.w	r3, r3, #1
 8004ef6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004ef8:	e002      	b.n	8004f00 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004efa:	2300      	movs	r3, #0
 8004efc:	61fb      	str	r3, [r7, #28]
      break;
 8004efe:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a4f      	ldr	r2, [pc, #316]	; (8005044 <HAL_SAI_Init+0x228>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d004      	beq.n	8004f14 <HAL_SAI_Init+0xf8>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a4e      	ldr	r2, [pc, #312]	; (8005048 <HAL_SAI_Init+0x22c>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d103      	bne.n	8004f1c <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8004f14:	4a4d      	ldr	r2, [pc, #308]	; (800504c <HAL_SAI_Init+0x230>)
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	6013      	str	r3, [r2, #0]
 8004f1a:	e002      	b.n	8004f22 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004f1c:	4a4c      	ldr	r2, [pc, #304]	; (8005050 <HAL_SAI_Init+0x234>)
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d073      	beq.n	8005012 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a45      	ldr	r2, [pc, #276]	; (8005044 <HAL_SAI_Init+0x228>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d004      	beq.n	8004f3e <HAL_SAI_Init+0x122>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a43      	ldr	r2, [pc, #268]	; (8005048 <HAL_SAI_Init+0x22c>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d105      	bne.n	8004f4a <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004f3e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004f42:	f7fe fd51 	bl	80039e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004f46:	61b8      	str	r0, [r7, #24]
 8004f48:	e004      	b.n	8004f54 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004f4a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004f4e:	f7fe fd4b 	bl	80039e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004f52:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f5c:	d120      	bne.n	8004fa0 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d102      	bne.n	8004f6c <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8004f66:	2340      	movs	r3, #64	; 0x40
 8004f68:	613b      	str	r3, [r7, #16]
 8004f6a:	e00a      	b.n	8004f82 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f70:	2b08      	cmp	r3, #8
 8004f72:	d103      	bne.n	8004f7c <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8004f74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f78:	613b      	str	r3, [r7, #16]
 8004f7a:	e002      	b.n	8004f82 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f80:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8004f82:	69ba      	ldr	r2, [r7, #24]
 8004f84:	4613      	mov	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	69db      	ldr	r3, [r3, #28]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	fb02 f303 	mul.w	r3, r2, r3
 8004f98:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f9c:	617b      	str	r3, [r7, #20]
 8004f9e:	e017      	b.n	8004fd0 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fa8:	d101      	bne.n	8004fae <HAL_SAI_Init+0x192>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e000      	b.n	8004fb0 <HAL_SAI_Init+0x194>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	4413      	add	r3, r2
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	fb02 f303 	mul.w	r3, r2, r3
 8004fc8:	021b      	lsls	r3, r3, #8
 8004fca:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fce:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	4a20      	ldr	r2, [pc, #128]	; (8005054 <HAL_SAI_Init+0x238>)
 8004fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd8:	08da      	lsrs	r2, r3, #3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004fde:	6979      	ldr	r1, [r7, #20]
 8004fe0:	4b1c      	ldr	r3, [pc, #112]	; (8005054 <HAL_SAI_Init+0x238>)
 8004fe2:	fba3 2301 	umull	r2, r3, r3, r1
 8004fe6:	08da      	lsrs	r2, r3, #3
 8004fe8:	4613      	mov	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	1aca      	subs	r2, r1, r3
 8004ff2:	2a08      	cmp	r2, #8
 8004ff4:	d904      	bls.n	8005000 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a1b      	ldr	r3, [r3, #32]
 8004ffa:	1c5a      	adds	r2, r3, #1
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005004:	2b04      	cmp	r3, #4
 8005006:	d104      	bne.n	8005012 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	085a      	lsrs	r2, r3, #1
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_SAI_Init+0x206>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2b02      	cmp	r3, #2
 8005020:	d109      	bne.n	8005036 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <HAL_SAI_Init+0x212>
 800502a:	2300      	movs	r3, #0
 800502c:	e001      	b.n	8005032 <HAL_SAI_Init+0x216>
 800502e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005032:	623b      	str	r3, [r7, #32]
 8005034:	e012      	b.n	800505c <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800503a:	2b01      	cmp	r3, #1
 800503c:	d10c      	bne.n	8005058 <HAL_SAI_Init+0x23c>
 800503e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005042:	e00a      	b.n	800505a <HAL_SAI_Init+0x23e>
 8005044:	40015404 	.word	0x40015404
 8005048:	40015424 	.word	0x40015424
 800504c:	40015400 	.word	0x40015400
 8005050:	40015800 	.word	0x40015800
 8005054:	cccccccd 	.word	0xcccccccd
 8005058:	2300      	movs	r3, #0
 800505a:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6819      	ldr	r1, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	4b58      	ldr	r3, [pc, #352]	; (80051c8 <HAL_SAI_Init+0x3ac>)
 8005068:	400b      	ands	r3, r1
 800506a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6819      	ldr	r1, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685a      	ldr	r2, [r3, #4]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005080:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005086:	431a      	orrs	r2, r3
 8005088:	6a3b      	ldr	r3, [r7, #32]
 800508a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 8005094:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80050a0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	051b      	lsls	r3, r3, #20
 80050a8:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80050ae:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	6812      	ldr	r2, [r2, #0]
 80050c2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80050c6:	f023 030f 	bic.w	r3, r3, #15
 80050ca:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6859      	ldr	r1, [r3, #4]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	699a      	ldr	r2, [r3, #24]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e0:	431a      	orrs	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	430a      	orrs	r2, r1
 80050e8:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	6899      	ldr	r1, [r3, #8]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	4b35      	ldr	r3, [pc, #212]	; (80051cc <HAL_SAI_Init+0x3b0>)
 80050f6:	400b      	ands	r3, r1
 80050f8:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	6899      	ldr	r1, [r3, #8]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005104:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800510a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8005110:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 8005116:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800511c:	3b01      	subs	r3, #1
 800511e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005120:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68d9      	ldr	r1, [r3, #12]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	f24f 0320 	movw	r3, #61472	; 0xf020
 8005138:	400b      	ands	r3, r1
 800513a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68d9      	ldr	r1, [r3, #12]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800514a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005150:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005152:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005158:	3b01      	subs	r3, #1
 800515a:	021b      	lsls	r3, r3, #8
 800515c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	430a      	orrs	r2, r1
 8005164:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a19      	ldr	r2, [pc, #100]	; (80051d0 <HAL_SAI_Init+0x3b4>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d119      	bne.n	80051a4 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8005170:	4b18      	ldr	r3, [pc, #96]	; (80051d4 <HAL_SAI_Init+0x3b8>)
 8005172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005174:	4a17      	ldr	r2, [pc, #92]	; (80051d4 <HAL_SAI_Init+0x3b8>)
 8005176:	f023 0301 	bic.w	r3, r3, #1
 800517a:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005182:	2b01      	cmp	r3, #1
 8005184:	d10e      	bne.n	80051a4 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518e:	3b01      	subs	r3, #1
 8005190:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005192:	4910      	ldr	r1, [pc, #64]	; (80051d4 <HAL_SAI_Init+0x3b8>)
 8005194:	4313      	orrs	r3, r2
 8005196:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8005198:	4b0e      	ldr	r3, [pc, #56]	; (80051d4 <HAL_SAI_Init+0x3b8>)
 800519a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800519c:	4a0d      	ldr	r2, [pc, #52]	; (80051d4 <HAL_SAI_Init+0x3b8>)
 800519e:	f043 0301 	orr.w	r3, r3, #1
 80051a2:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3728      	adds	r7, #40	; 0x28
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	f805c010 	.word	0xf805c010
 80051cc:	fff88000 	.word	0xfff88000
 80051d0:	40015404 	.word	0x40015404
 80051d4:	40015400 	.word	0x40015400

080051d8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80051e0:	4b18      	ldr	r3, [pc, #96]	; (8005244 <SAI_Disable+0x6c>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a18      	ldr	r2, [pc, #96]	; (8005248 <SAI_Disable+0x70>)
 80051e6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ea:	0b1b      	lsrs	r3, r3, #12
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80051f0:	2300      	movs	r3, #0
 80051f2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005202:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10a      	bne.n	8005220 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005210:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	72fb      	strb	r3, [r7, #11]
      break;
 800521e:	e009      	b.n	8005234 <SAI_Disable+0x5c>
    }
    count--;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	3b01      	subs	r3, #1
 8005224:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1e7      	bne.n	8005204 <SAI_Disable+0x2c>

  return status;
 8005234:	7afb      	ldrb	r3, [r7, #11]
}
 8005236:	4618      	mov	r0, r3
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	20000000 	.word	0x20000000
 8005248:	95cbec1b 	.word	0x95cbec1b

0800524c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b08a      	sub	sp, #40	; 0x28
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d101      	bne.n	800525e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e078      	b.n	8005350 <HAL_SD_Init+0x104>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005264:	b2db      	uxtb	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d105      	bne.n	8005276 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f7fb ff0d 	bl	8001090 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2203      	movs	r2, #3
 800527a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f86a 	bl	8005358 <HAL_SD_InitCard>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e060      	b.n	8005350 <HAL_SD_Init+0x104>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800528e:	f107 0308 	add.w	r3, r7, #8
 8005292:	4619      	mov	r1, r3
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 faa5 	bl	80057e4 <HAL_SD_GetCardStatus>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d001      	beq.n	80052a4 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e055      	b.n	8005350 <HAL_SD_Init+0x104>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80052a4:	7e3b      	ldrb	r3, [r7, #24]
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80052aa:	7e7b      	ldrb	r3, [r7, #25]
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d10a      	bne.n	80052ce <HAL_SD_Init+0x82>
 80052b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d102      	bne.n	80052c4 <HAL_SD_Init+0x78>
 80052be:	6a3b      	ldr	r3, [r7, #32]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d004      	beq.n	80052ce <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80052cc:	e00b      	b.n	80052e6 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d104      	bne.n	80052e0 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052dc:	65da      	str	r2, [r3, #92]	; 0x5c
 80052de:	e002      	b.n	80052e6 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	4619      	mov	r1, r3
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 fb2f 	bl	8005950 <HAL_SD_ConfigWideBusOperation>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e029      	b.n	8005350 <HAL_SD_Init+0x104>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 80052fc:	f7fc faf2 	bl	80018e4 <HAL_GetTick>
 8005300:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005302:	e014      	b.n	800532e <HAL_SD_Init+0xe2>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 8005304:	f7fc faee 	bl	80018e4 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005312:	d10c      	bne.n	800532e <HAL_SD_Init+0xe2>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800531a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e010      	b.n	8005350 <HAL_SD_Init+0x104>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 fc22 	bl	8005b78 <HAL_SD_GetCardState>
 8005334:	4603      	mov	r3, r0
 8005336:	2b04      	cmp	r3, #4
 8005338:	d1e4      	bne.n	8005304 <HAL_SD_Init+0xb8>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3728      	adds	r7, #40	; 0x28
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005358:	b5b0      	push	{r4, r5, r7, lr}
 800535a:	b08e      	sub	sp, #56	; 0x38
 800535c:	af04      	add	r7, sp, #16
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005360:	2300      	movs	r3, #0
 8005362:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8005364:	2300      	movs	r3, #0
 8005366:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8005368:	2300      	movs	r3, #0
 800536a:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800536c:	2300      	movs	r3, #0
 800536e:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8005370:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005374:	f7fe fb38 	bl	80039e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005378:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800537a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537c:	2b00      	cmp	r3, #0
 800537e:	d109      	bne.n	8005394 <HAL_SD_InitCard+0x3c>
  {
      hsd->State = HAL_SD_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800538e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e079      	b.n	8005488 <HAL_SD_InitCard+0x130>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
#else
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8005394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005396:	0a1b      	lsrs	r3, r3, #8
 8005398:	4a3d      	ldr	r2, [pc, #244]	; (8005490 <HAL_SD_InitCard+0x138>)
 800539a:	fba2 2303 	umull	r2, r3, r2, r3
 800539e:	091b      	lsrs	r3, r3, #4
 80053a0:	61bb      	str	r3, [r7, #24]
#endif

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  Init.Transceiver = hsd->Init.Transceiver;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	61fb      	str	r3, [r7, #28]
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d107      	bne.n	80053c0 <HAL_SD_InitCard+0x68>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0210 	orr.w	r2, r2, #16
 80053be:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681d      	ldr	r5, [r3, #0]
 80053c4:	466c      	mov	r4, sp
 80053c6:	f107 0314 	add.w	r3, r7, #20
 80053ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80053ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80053d2:	f107 0308 	add.w	r3, r7, #8
 80053d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053d8:	4628      	mov	r0, r5
 80053da:	f002 fbe1 	bl	8007ba0 <SDMMC_Init>
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f002 fc13 	bl	8007c0e <SDMMC_PowerState_ON>
  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f2:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 80053f4:	4a27      	ldr	r2, [pc, #156]	; (8005494 <HAL_SD_InitCard+0x13c>)
 80053f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053fc:	3301      	adds	r3, #1
 80053fe:	4618      	mov	r0, r3
 8005400:	f7fc fa7c 	bl	80018fc <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 fc97 	bl	8005d38 <SD_PowerON>
 800540a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00b      	beq.n	800542a <HAL_SD_InitCard+0xd2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	431a      	orrs	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e02e      	b.n	8005488 <HAL_SD_InitCard+0x130>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fbc4 	bl	8005bb8 <SD_InitCard>
 8005430:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005432:	6a3b      	ldr	r3, [r7, #32]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00b      	beq.n	8005450 <HAL_SD_InitCard+0xf8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e01b      	b.n	8005488 <HAL_SD_InitCard+0x130>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005458:	4618      	mov	r0, r3
 800545a:	f002 fc6f 	bl	8007d3c <SDMMC_CmdBlockLength>
 800545e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00f      	beq.n	8005486 <HAL_SD_InitCard+0x12e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a0b      	ldr	r2, [pc, #44]	; (8005498 <HAL_SD_InitCard+0x140>)
 800546c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005472:	6a3b      	ldr	r3, [r7, #32]
 8005474:	431a      	orrs	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e000      	b.n	8005488 <HAL_SD_InitCard+0x130>
  }

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3728      	adds	r7, #40	; 0x28
 800548c:	46bd      	mov	sp, r7
 800548e:	bdb0      	pop	{r4, r5, r7, pc}
 8005490:	014f8b59 	.word	0x014f8b59
 8005494:	00012110 	.word	0x00012110
 8005498:	1fe00fff 	.word	0x1fe00fff

0800549c <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054aa:	0f9b      	lsrs	r3, r3, #30
 80054ac:	b2da      	uxtb	r2, r3
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054b6:	0e9b      	lsrs	r3, r3, #26
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	f003 030f 	and.w	r3, r3, #15
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054c8:	0e1b      	lsrs	r3, r3, #24
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	f003 0303 	and.w	r3, r3, #3
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054da:	0c1b      	lsrs	r3, r3, #16
 80054dc:	b2da      	uxtb	r2, r3
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054e6:	0a1b      	lsrs	r3, r3, #8
 80054e8:	b2da      	uxtb	r2, r3
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054fc:	0d1b      	lsrs	r3, r3, #20
 80054fe:	b29a      	uxth	r2, r3
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005508:	0c1b      	lsrs	r3, r3, #16
 800550a:	b2db      	uxtb	r3, r3
 800550c:	f003 030f 	and.w	r3, r3, #15
 8005510:	b2da      	uxtb	r2, r3
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800551a:	0bdb      	lsrs	r3, r3, #15
 800551c:	b2db      	uxtb	r3, r3
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	b2da      	uxtb	r2, r3
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800552c:	0b9b      	lsrs	r3, r3, #14
 800552e:	b2db      	uxtb	r3, r3
 8005530:	f003 0301 	and.w	r3, r3, #1
 8005534:	b2da      	uxtb	r2, r3
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800553e:	0b5b      	lsrs	r3, r3, #13
 8005540:	b2db      	uxtb	r3, r3
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	b2da      	uxtb	r2, r3
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005550:	0b1b      	lsrs	r3, r3, #12
 8005552:	b2db      	uxtb	r3, r3
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	b2da      	uxtb	r2, r3
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	2200      	movs	r2, #0
 8005562:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005568:	2b00      	cmp	r3, #0
 800556a:	d163      	bne.n	8005634 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005570:	009a      	lsls	r2, r3, #2
 8005572:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005576:	4013      	ands	r3, r2
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800557c:	0f92      	lsrs	r2, r2, #30
 800557e:	431a      	orrs	r2, r3
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005588:	0edb      	lsrs	r3, r3, #27
 800558a:	b2db      	uxtb	r3, r3
 800558c:	f003 0307 	and.w	r3, r3, #7
 8005590:	b2da      	uxtb	r2, r3
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800559a:	0e1b      	lsrs	r3, r3, #24
 800559c:	b2db      	uxtb	r3, r3
 800559e:	f003 0307 	and.w	r3, r3, #7
 80055a2:	b2da      	uxtb	r2, r3
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055ac:	0d5b      	lsrs	r3, r3, #21
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055be:	0c9b      	lsrs	r3, r3, #18
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	f003 0307 	and.w	r3, r3, #7
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055d0:	0bdb      	lsrs	r3, r3, #15
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	b2da      	uxtb	r2, r3
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	7e1b      	ldrb	r3, [r3, #24]
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	f003 0307 	and.w	r3, r3, #7
 80055f2:	3302      	adds	r3, #2
 80055f4:	2201      	movs	r2, #1
 80055f6:	fa02 f303 	lsl.w	r3, r2, r3
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80055fe:	fb03 f202 	mul.w	r2, r3, r2
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	7a1b      	ldrb	r3, [r3, #8]
 800560a:	b2db      	uxtb	r3, r3
 800560c:	f003 030f 	and.w	r3, r3, #15
 8005610:	2201      	movs	r2, #1
 8005612:	409a      	lsls	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005620:	0a52      	lsrs	r2, r2, #9
 8005622:	fb03 f202 	mul.w	r2, r3, r2
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005630:	659a      	str	r2, [r3, #88]	; 0x58
 8005632:	e031      	b.n	8005698 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005638:	2b01      	cmp	r3, #1
 800563a:	d11d      	bne.n	8005678 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005640:	041b      	lsls	r3, r3, #16
 8005642:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800564a:	0c1b      	lsrs	r3, r3, #16
 800564c:	431a      	orrs	r2, r3
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	3301      	adds	r3, #1
 8005658:	029a      	lsls	r2, r3, #10
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800566c:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	659a      	str	r2, [r3, #88]	; 0x58
 8005676:	e00f      	b.n	8005698 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a58      	ldr	r2, [pc, #352]	; (80057e0 <HAL_SD_GetCardCSD+0x344>)
 800567e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005684:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e09d      	b.n	80057d4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800569c:	0b9b      	lsrs	r3, r3, #14
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056ae:	09db      	lsrs	r3, r3, #7
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056b6:	b2da      	uxtb	r2, r3
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056c6:	b2da      	uxtb	r2, r3
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056d0:	0fdb      	lsrs	r3, r3, #31
 80056d2:	b2da      	uxtb	r2, r3
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056dc:	0f5b      	lsrs	r3, r3, #29
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	f003 0303 	and.w	r3, r3, #3
 80056e4:	b2da      	uxtb	r2, r3
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056ee:	0e9b      	lsrs	r3, r3, #26
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	f003 0307 	and.w	r3, r3, #7
 80056f6:	b2da      	uxtb	r2, r3
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005700:	0d9b      	lsrs	r3, r3, #22
 8005702:	b2db      	uxtb	r3, r3
 8005704:	f003 030f 	and.w	r3, r3, #15
 8005708:	b2da      	uxtb	r2, r3
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005712:	0d5b      	lsrs	r3, r3, #21
 8005714:	b2db      	uxtb	r3, r3
 8005716:	f003 0301 	and.w	r3, r3, #1
 800571a:	b2da      	uxtb	r2, r3
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800572e:	0c1b      	lsrs	r3, r3, #16
 8005730:	b2db      	uxtb	r3, r3
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	b2da      	uxtb	r2, r3
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005742:	0bdb      	lsrs	r3, r3, #15
 8005744:	b2db      	uxtb	r3, r3
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	b2da      	uxtb	r2, r3
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005756:	0b9b      	lsrs	r3, r3, #14
 8005758:	b2db      	uxtb	r3, r3
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	b2da      	uxtb	r2, r3
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800576a:	0b5b      	lsrs	r3, r3, #13
 800576c:	b2db      	uxtb	r3, r3
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	b2da      	uxtb	r2, r3
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800577e:	0b1b      	lsrs	r3, r3, #12
 8005780:	b2db      	uxtb	r3, r3
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	b2da      	uxtb	r2, r3
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005792:	0a9b      	lsrs	r3, r3, #10
 8005794:	b2db      	uxtb	r3, r3
 8005796:	f003 0303 	and.w	r3, r3, #3
 800579a:	b2da      	uxtb	r2, r3
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057a6:	0a1b      	lsrs	r3, r3, #8
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	f003 0303 	and.w	r3, r3, #3
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ba:	085b      	lsrs	r3, r3, #1
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057c2:	b2da      	uxtb	r2, r3
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	370c      	adds	r7, #12
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr
 80057e0:	1fe00fff 	.word	0x1fe00fff

080057e4 <HAL_SD_GetCardStatus>:
  * @param  pStatus Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b094      	sub	sp, #80	; 0x50
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80057ee:	2300      	movs	r3, #0
 80057f0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 80057f4:	f107 0308 	add.w	r3, r7, #8
 80057f8:	4619      	mov	r1, r3
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 fba8 	bl	8005f50 <SD_SendSDStatus>
 8005800:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 8005802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005804:	2b00      	cmp	r3, #0
 8005806:	d011      	beq.n	800582c <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a4f      	ldr	r2, [pc, #316]	; (800594c <HAL_SD_GetCardStatus+0x168>)
 800580e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005814:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005816:	431a      	orrs	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800582a:	e070      	b.n	800590e <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	099b      	lsrs	r3, r3, #6
 8005830:	b2db      	uxtb	r3, r3
 8005832:	f003 0303 	and.w	r3, r3, #3
 8005836:	b2da      	uxtb	r2, r3
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	095b      	lsrs	r3, r3, #5
 8005840:	b2db      	uxtb	r3, r3
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	b2da      	uxtb	r2, r3
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	0a1b      	lsrs	r3, r3, #8
 8005850:	b29b      	uxth	r3, r3
 8005852:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005856:	b29a      	uxth	r2, r3
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	0e1b      	lsrs	r3, r3, #24
 800585c:	b29b      	uxth	r3, r3
 800585e:	4313      	orrs	r3, r2
 8005860:	b29a      	uxth	r2, r3
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	061a      	lsls	r2, r3, #24
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	021b      	lsls	r3, r3, #8
 800586e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005872:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	0a1b      	lsrs	r3, r3, #8
 8005878:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800587c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	0e1b      	lsrs	r3, r3, #24
 8005882:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	b2da      	uxtb	r2, r3
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	0a1b      	lsrs	r3, r3, #8
 8005894:	b2da      	uxtb	r2, r3
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	0d1b      	lsrs	r3, r3, #20
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	f003 030f 	and.w	r3, r3, #15
 80058a4:	b2da      	uxtb	r2, r3
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	b29b      	uxth	r3, r3
 80058be:	4313      	orrs	r3, r2
 80058c0:	b29a      	uxth	r2, r3
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	0a9b      	lsrs	r3, r3, #10
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058d0:	b2da      	uxtb	r2, r3
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	0a1b      	lsrs	r3, r3, #8
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	f003 0303 	and.w	r3, r3, #3
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	73da      	strb	r2, [r3, #15]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	091b      	lsrs	r3, r3, #4
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	f003 030f 	and.w	r3, r3, #15
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	f003 030f 	and.w	r3, r3, #15
 80058fe:	b2da      	uxtb	r2, r3
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	0e1b      	lsrs	r3, r3, #24
 8005908:	b2da      	uxtb	r2, r3
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	749a      	strb	r2, [r3, #18]
#endif
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005916:	4618      	mov	r0, r3
 8005918:	f002 fa10 	bl	8007d3c <SDMMC_CmdBlockLength>
 800591c:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800591e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005920:	2b00      	cmp	r3, #0
 8005922:	d00d      	beq.n	8005940 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a08      	ldr	r2, [pc, #32]	; (800594c <HAL_SD_GetCardStatus+0x168>)
 800592a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005930:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 8005940:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8005944:	4618      	mov	r0, r3
 8005946:	3750      	adds	r7, #80	; 0x50
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	1fe00fff 	.word	0x1fe00fff

08005950 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005950:	b5b0      	push	{r4, r5, r7, lr}
 8005952:	b090      	sub	sp, #64	; 0x40
 8005954:	af04      	add	r7, sp, #16
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800595a:	2300      	movs	r3, #0
 800595c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2203      	movs	r2, #3
 8005964:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800596c:	2b03      	cmp	r3, #3
 800596e:	d02e      	beq.n	80059ce <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005976:	d106      	bne.n	8005986 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	639a      	str	r2, [r3, #56]	; 0x38
 8005984:	e029      	b.n	80059da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800598c:	d10a      	bne.n	80059a4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 fbd6 	bl	8006140 <SD_WideBus_Enable>
 8005994:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800599a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800599c:	431a      	orrs	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	639a      	str	r2, [r3, #56]	; 0x38
 80059a2:	e01a      	b.n	80059da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10a      	bne.n	80059c0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 fc13 	bl	80061d6 <SD_WideBus_Disable>
 80059b0:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b8:	431a      	orrs	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	639a      	str	r2, [r3, #56]	; 0x38
 80059be:	e00c      	b.n	80059da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	639a      	str	r2, [r3, #56]	; 0x38
 80059cc:	e005      	b.n	80059da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d007      	beq.n	80059f2 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a60      	ldr	r2, [pc, #384]	; (8005b68 <HAL_SD_ConfigWideBusOperation+0x218>)
 80059e8:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80059f0:	e097      	b.n	8005b22 <HAL_SD_ConfigWideBusOperation+0x1d2>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 80059f2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80059f6:	f7fd fff7 	bl	80039e8 <HAL_RCCEx_GetPeriphCLKFreq>
 80059fa:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 80059fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 8086 	beq.w	8005b10 <HAL_SD_ConfigWideBusOperation+0x1c0>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	695a      	ldr	r2, [r3, #20]
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a20:	4952      	ldr	r1, [pc, #328]	; (8005b6c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8005a22:	fba1 1303 	umull	r1, r3, r1, r3
 8005a26:	0e1b      	lsrs	r3, r3, #24
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d303      	bcc.n	8005a34 <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	61fb      	str	r3, [r7, #28]
 8005a32:	e05a      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a3c:	d103      	bne.n	8005a46 <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	61fb      	str	r3, [r7, #28]
 8005a44:	e051      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a4e:	d126      	bne.n	8005a9e <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	695b      	ldr	r3, [r3, #20]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10e      	bne.n	8005a76 <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8005a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5a:	4a45      	ldr	r2, [pc, #276]	; (8005b70 <HAL_SD_ConfigWideBusOperation+0x220>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d906      	bls.n	8005a6e <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8005a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a62:	4a42      	ldr	r2, [pc, #264]	; (8005b6c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8005a64:	fba2 2303 	umull	r2, r3, r2, r3
 8005a68:	0e5b      	lsrs	r3, r3, #25
 8005a6a:	61fb      	str	r3, [r7, #28]
 8005a6c:	e03d      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	61fb      	str	r3, [r7, #28]
 8005a74:	e039      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	005b      	lsls	r3, r3, #1
 8005a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a82:	4a3b      	ldr	r2, [pc, #236]	; (8005b70 <HAL_SD_ConfigWideBusOperation+0x220>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d906      	bls.n	8005a96 <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	4a38      	ldr	r2, [pc, #224]	; (8005b6c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8005a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a90:	0e5b      	lsrs	r3, r3, #25
 8005a92:	61fb      	str	r3, [r7, #28]
 8005a94:	e029      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	61fb      	str	r3, [r7, #28]
 8005a9c:	e025      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10e      	bne.n	8005ac4 <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa8:	4a32      	ldr	r2, [pc, #200]	; (8005b74 <HAL_SD_ConfigWideBusOperation+0x224>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d906      	bls.n	8005abc <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8005aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab0:	4a2e      	ldr	r2, [pc, #184]	; (8005b6c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8005ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab6:	0e1b      	lsrs	r3, r3, #24
 8005ab8:	61fb      	str	r3, [r7, #28]
 8005aba:	e016      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	61fb      	str	r3, [r7, #28]
 8005ac2:	e012      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	695b      	ldr	r3, [r3, #20]
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ad0:	4a28      	ldr	r2, [pc, #160]	; (8005b74 <HAL_SD_ConfigWideBusOperation+0x224>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d906      	bls.n	8005ae4 <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad8:	4a24      	ldr	r2, [pc, #144]	; (8005b6c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8005ada:	fba2 2303 	umull	r2, r3, r2, r3
 8005ade:	0e1b      	lsrs	r3, r3, #24
 8005ae0:	61fb      	str	r3, [r7, #28]
 8005ae2:	e002      	b.n	8005aea <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	623b      	str	r3, [r7, #32]
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681d      	ldr	r5, [r3, #0]
 8005af4:	466c      	mov	r4, sp
 8005af6:	f107 0318 	add.w	r3, r7, #24
 8005afa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005afe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005b02:	f107 030c 	add.w	r3, r7, #12
 8005b06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b08:	4628      	mov	r0, r5
 8005b0a:	f002 f849 	bl	8007ba0 <SDMMC_Init>
 8005b0e:	e008      	b.n	8005b22 <HAL_SD_ConfigWideBusOperation+0x1d2>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b14:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f002 f906 	bl	8007d3c <SDMMC_CmdBlockLength>
 8005b30:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00c      	beq.n	8005b52 <HAL_SD_ConfigWideBusOperation+0x202>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a0a      	ldr	r2, [pc, #40]	; (8005b68 <HAL_SD_ConfigWideBusOperation+0x218>)
 8005b3e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b46:	431a      	orrs	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005b5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3730      	adds	r7, #48	; 0x30
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bdb0      	pop	{r4, r5, r7, pc}
 8005b66:	bf00      	nop
 8005b68:	1fe00fff 	.word	0x1fe00fff
 8005b6c:	55e63b89 	.word	0x55e63b89
 8005b70:	02faf080 	.word	0x02faf080
 8005b74:	017d7840 	.word	0x017d7840

08005b78 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b086      	sub	sp, #24
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005b84:	f107 030c 	add.w	r3, r7, #12
 8005b88:	4619      	mov	r1, r3
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 fab0 	bl	80060f0 <SD_SendStatus>
 8005b90:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d005      	beq.n	8005ba4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	0a5b      	lsrs	r3, r3, #9
 8005ba8:	f003 030f 	and.w	r3, r3, #15
 8005bac:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005bae:	693b      	ldr	r3, [r7, #16]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3718      	adds	r7, #24
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005bb8:	b5b0      	push	{r4, r5, r7, lr}
 8005bba:	b090      	sub	sp, #64	; 0x40
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f002 f832 	bl	8007c32 <SDMMC_GetPowerState>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d102      	bne.n	8005bda <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005bd4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005bd8:	e0a9      	b.n	8005d2e <SD_InitCard+0x176>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bde:	2b03      	cmp	r3, #3
 8005be0:	d02e      	beq.n	8005c40 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4618      	mov	r0, r3
 8005be8:	f002 f9b5 	bl	8007f56 <SDMMC_CmdSendCID>
 8005bec:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005bee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <SD_InitCard+0x40>
    {
      return errorstate;
 8005bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bf6:	e09a      	b.n	8005d2e <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2100      	movs	r1, #0
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f002 f85d 	bl	8007cbe <SDMMC_GetResponse>
 8005c04:	4602      	mov	r2, r0
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2104      	movs	r1, #4
 8005c10:	4618      	mov	r0, r3
 8005c12:	f002 f854 	bl	8007cbe <SDMMC_GetResponse>
 8005c16:	4602      	mov	r2, r0
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2108      	movs	r1, #8
 8005c22:	4618      	mov	r0, r3
 8005c24:	f002 f84b 	bl	8007cbe <SDMMC_GetResponse>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	210c      	movs	r1, #12
 8005c34:	4618      	mov	r0, r3
 8005c36:	f002 f842 	bl	8007cbe <SDMMC_GetResponse>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c44:	2b03      	cmp	r3, #3
 8005c46:	d00d      	beq.n	8005c64 <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f107 020e 	add.w	r2, r7, #14
 8005c50:	4611      	mov	r1, r2
 8005c52:	4618      	mov	r0, r3
 8005c54:	f002 f9be 	bl	8007fd4 <SDMMC_CmdSetRelAdd>
 8005c58:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005c5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d001      	beq.n	8005c64 <SD_InitCard+0xac>
    {
      return errorstate;
 8005c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c62:	e064      	b.n	8005d2e <SD_InitCard+0x176>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c68:	2b03      	cmp	r3, #3
 8005c6a:	d036      	beq.n	8005cda <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005c6c:	89fb      	ldrh	r3, [r7, #14]
 8005c6e:	461a      	mov	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c7c:	041b      	lsls	r3, r3, #16
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4610      	mov	r0, r2
 8005c82:	f002 f987 	bl	8007f94 <SDMMC_CmdSendCSD>
 8005c86:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d001      	beq.n	8005c92 <SD_InitCard+0xda>
    {
      return errorstate;
 8005c8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c90:	e04d      	b.n	8005d2e <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2100      	movs	r1, #0
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f002 f810 	bl	8007cbe <SDMMC_GetResponse>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2104      	movs	r1, #4
 8005caa:	4618      	mov	r0, r3
 8005cac:	f002 f807 	bl	8007cbe <SDMMC_GetResponse>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2108      	movs	r1, #8
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f001 fffe 	bl	8007cbe <SDMMC_GetResponse>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	210c      	movs	r1, #12
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f001 fff5 	bl	8007cbe <SDMMC_GetResponse>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2104      	movs	r1, #4
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f001 ffec 	bl	8007cbe <SDMMC_GetResponse>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	0d1a      	lsrs	r2, r3, #20
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005cee:	f107 0310 	add.w	r3, r7, #16
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f7ff fbd1 	bl	800549c <HAL_SD_GetCardCSD>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d002      	beq.n	8005d06 <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005d00:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005d04:	e013      	b.n	8005d2e <SD_InitCard+0x176>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6819      	ldr	r1, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d0e:	041b      	lsls	r3, r3, #16
 8005d10:	2200      	movs	r2, #0
 8005d12:	461c      	mov	r4, r3
 8005d14:	4615      	mov	r5, r2
 8005d16:	4622      	mov	r2, r4
 8005d18:	462b      	mov	r3, r5
 8005d1a:	4608      	mov	r0, r1
 8005d1c:	f002 f831 	bl	8007d82 <SDMMC_CmdSelDesel>
 8005d20:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <SD_InitCard+0x174>
  {
    return errorstate;
 8005d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d2a:	e000      	b.n	8005d2e <SD_InitCard+0x176>
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3740      	adds	r7, #64	; 0x40
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005d38 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b088      	sub	sp, #32
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 8005d44:	2300      	movs	r3, #0
 8005d46:	61fb      	str	r3, [r7, #28]
 8005d48:	2300      	movs	r3, #0
 8005d4a:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
 8005d4c:	f7fb fdca 	bl	80018e4 <HAL_GetTick>
 8005d50:	6178      	str	r0, [r7, #20]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f002 f837 	bl	8007dca <SDMMC_CmdGoIdleState>
 8005d5c:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d001      	beq.n	8005d68 <SD_PowerON+0x30>
  {
    return errorstate;
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	e0ed      	b.n	8005f44 <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f002 f84a 	bl	8007e06 <SDMMC_CmdOperCond>
 8005d72:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00d      	beq.n	8005d96 <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4618      	mov	r0, r3
 8005d86:	f002 f820 	bl	8007dca <SDMMC_CmdGoIdleState>
 8005d8a:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d004      	beq.n	8005d9c <SD_PowerON+0x64>
    {
      return errorstate;
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	e0d6      	b.n	8005f44 <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d137      	bne.n	8005e14 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2100      	movs	r1, #0
 8005daa:	4618      	mov	r0, r3
 8005dac:	f002 f84b 	bl	8007e46 <SDMMC_CmdAppCommand>
 8005db0:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d02d      	beq.n	8005e14 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005db8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005dbc:	e0c2      	b.n	8005f44 <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f002 f83e 	bl	8007e46 <SDMMC_CmdAppCommand>
 8005dca:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <SD_PowerON+0x9e>
    {
      return errorstate;
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	e0b6      	b.n	8005f44 <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	495c      	ldr	r1, [pc, #368]	; (8005f4c <SD_PowerON+0x214>)
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f002 f855 	bl	8007e8c <SDMMC_CmdAppOperCommand>
 8005de2:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005dea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005dee:	e0a9      	b.n	8005f44 <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2100      	movs	r1, #0
 8005df6:	4618      	mov	r0, r3
 8005df8:	f001 ff61 	bl	8007cbe <SDMMC_GetResponse>
 8005dfc:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	0fdb      	lsrs	r3, r3, #31
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d101      	bne.n	8005e0a <SD_PowerON+0xd2>
 8005e06:	2301      	movs	r3, #1
 8005e08:	e000      	b.n	8005e0c <SD_PowerON+0xd4>
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	61bb      	str	r3, [r7, #24]

    count++;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	3301      	adds	r3, #1
 8005e12:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d802      	bhi.n	8005e24 <SD_PowerON+0xec>
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d0cc      	beq.n	8005dbe <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d902      	bls.n	8005e34 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005e2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005e32:	e087      	b.n	8005f44 <SD_PowerON+0x20c>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d07e      	beq.n	8005f3c <SD_PowerON+0x204>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	63da      	str	r2, [r3, #60]	; 0x3c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d17a      	bne.n	8005f42 <SD_PowerON+0x20a>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d075      	beq.n	8005f42 <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e5c:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f042 0208 	orr.w	r2, r2, #8
 8005e6c:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f002 f915 	bl	80080a2 <SDMMC_CmdVoltageSwitch>
 8005e78:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00c      	beq.n	8005e9a <SD_PowerON+0x162>
        {
          return errorstate;
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	e05f      	b.n	8005f44 <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005e84:	f7fb fd2e 	bl	80018e4 <HAL_GetTick>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	1ad3      	subs	r3, r2, r3
 8005e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e92:	d102      	bne.n	8005e9a <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 8005e94:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005e98:	e054      	b.n	8005f44 <SD_PowerON+0x20c>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005ea4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ea8:	d1ec      	bne.n	8005e84 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005eb2:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ebe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ec2:	d002      	beq.n	8005eca <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8005ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005ec8:	e03c      	b.n	8005f44 <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 8005eca:	2001      	movs	r0, #1
 8005ecc:	f000 fa9e 	bl	800640c <HAL_SDEx_DriveTransceiver_1_8V_Callback>
#endif

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f042 0204 	orr.w	r2, r2, #4
 8005ede:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8005ee0:	e00a      	b.n	8005ef8 <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005ee2:	f7fb fcff 	bl	80018e4 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef0:	d102      	bne.n	8005ef8 <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 8005ef2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005ef6:	e025      	b.n	8005f44 <SD_PowerON+0x20c>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f02:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f06:	d1ec      	bne.n	8005ee2 <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f10:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f20:	d102      	bne.n	8005f28 <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005f22:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f26:	e00d      	b.n	8005f44 <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2213      	movs	r2, #19
 8005f2e:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f04f 32ff 	mov.w	r2, #4294967295
 8005f38:	639a      	str	r2, [r3, #56]	; 0x38
 8005f3a:	e002      	b.n	8005f42 <SD_PowerON+0x20a>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	63da      	str	r2, [r3, #60]	; 0x3c
  }


  return HAL_SD_ERROR_NONE;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3720      	adds	r7, #32
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}
 8005f4c:	c1100000 	.word	0xc1100000

08005f50 <SD_SendSDStatus>:
  * @param  pSDstatus Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b08c      	sub	sp, #48	; 0x30
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005f5a:	f7fb fcc3 	bl	80018e4 <HAL_GetTick>
 8005f5e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2100      	movs	r1, #0
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f001 fea7 	bl	8007cbe <SDMMC_GetResponse>
 8005f70:	4603      	mov	r3, r0
 8005f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f7a:	d102      	bne.n	8005f82 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005f7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005f80:	e0b0      	b.n	80060e4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2140      	movs	r1, #64	; 0x40
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f001 fed7 	bl	8007d3c <SDMMC_CmdBlockLength>
 8005f8e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d005      	beq.n	8005fa2 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	e0a0      	b.n	80060e4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005faa:	041b      	lsls	r3, r3, #16
 8005fac:	4619      	mov	r1, r3
 8005fae:	4610      	mov	r0, r2
 8005fb0:	f001 ff49 	bl	8007e46 <SDMMC_CmdAppCommand>
 8005fb4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d005      	beq.n	8005fc8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8005fc4:	6a3b      	ldr	r3, [r7, #32]
 8005fc6:	e08d      	b.n	80060e4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fcc:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8005fce:	2340      	movs	r3, #64	; 0x40
 8005fd0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8005fd2:	2360      	movs	r3, #96	; 0x60
 8005fd4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f107 0208 	add.w	r2, r7, #8
 8005fea:	4611      	mov	r1, r2
 8005fec:	4618      	mov	r0, r3
 8005fee:	f001 fe79 	bl	8007ce4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f002 f831 	bl	800805e <SDMMC_CmdStatusRegister>
 8005ffc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ffe:	6a3b      	ldr	r3, [r7, #32]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d02b      	beq.n	800605c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800600c:	6a3b      	ldr	r3, [r7, #32]
 800600e:	e069      	b.n	80060e4 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006016:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d013      	beq.n	8006046 <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 800601e:	2300      	movs	r3, #0
 8006020:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006022:	e00d      	b.n	8006040 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4618      	mov	r0, r3
 800602a:	f001 fde3 	bl	8007bf4 <SDMMC_ReadFIFO>
 800602e:	4602      	mov	r2, r0
 8006030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006032:	601a      	str	r2, [r3, #0]
        pData++;
 8006034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006036:	3304      	adds	r3, #4
 8006038:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 800603a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800603c:	3301      	adds	r3, #1
 800603e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006042:	2b07      	cmp	r3, #7
 8006044:	d9ee      	bls.n	8006024 <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006046:	f7fb fc4d 	bl	80018e4 <HAL_GetTick>
 800604a:	4602      	mov	r2, r0
 800604c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604e:	1ad3      	subs	r3, r2, r3
 8006050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006054:	d102      	bne.n	800605c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006056:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800605a:	e043      	b.n	80060e4 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006062:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8006066:	2b00      	cmp	r3, #0
 8006068:	d0d2      	beq.n	8006010 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006070:	f003 0308 	and.w	r3, r3, #8
 8006074:	2b00      	cmp	r3, #0
 8006076:	d001      	beq.n	800607c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006078:	2308      	movs	r3, #8
 800607a:	e033      	b.n	80060e4 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d001      	beq.n	800608e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800608a:	2302      	movs	r3, #2
 800608c:	e02a      	b.n	80060e4 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006094:	f003 0320 	and.w	r3, r3, #32
 8006098:	2b00      	cmp	r3, #0
 800609a:	d017      	beq.n	80060cc <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800609c:	2320      	movs	r3, #32
 800609e:	e021      	b.n	80060e4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
#else
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4618      	mov	r0, r3
 80060a6:	f001 fda5 	bl	8007bf4 <SDMMC_ReadFIFO>
 80060aa:	4602      	mov	r2, r0
 80060ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ae:	601a      	str	r2, [r3, #0]
    pData++;
 80060b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b2:	3304      	adds	r3, #4
 80060b4:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80060b6:	f7fb fc15 	bl	80018e4 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c4:	d102      	bne.n	80060cc <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80060c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80060ca:	e00b      	b.n	80060e4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1e2      	bne.n	80060a0 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a03      	ldr	r2, [pc, #12]	; (80060ec <SD_SendSDStatus+0x19c>)
 80060e0:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3730      	adds	r7, #48	; 0x30
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	18000f3a 	.word	0x18000f3a

080060f0 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d102      	bne.n	8006106 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006100:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006104:	e018      	b.n	8006138 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800610e:	041b      	lsls	r3, r3, #16
 8006110:	4619      	mov	r1, r3
 8006112:	4610      	mov	r0, r2
 8006114:	f001 ff80 	bl	8008018 <SDMMC_CmdSendStatus>
 8006118:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d001      	beq.n	8006124 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	e009      	b.n	8006138 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2100      	movs	r1, #0
 800612a:	4618      	mov	r0, r3
 800612c:	f001 fdc7 	bl	8007cbe <SDMMC_GetResponse>
 8006130:	4602      	mov	r2, r0
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b086      	sub	sp, #24
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8006148:	2300      	movs	r3, #0
 800614a:	60fb      	str	r3, [r7, #12]
 800614c:	2300      	movs	r3, #0
 800614e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2100      	movs	r1, #0
 8006156:	4618      	mov	r0, r3
 8006158:	f001 fdb1 	bl	8007cbe <SDMMC_GetResponse>
 800615c:	4603      	mov	r3, r0
 800615e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006162:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006166:	d102      	bne.n	800616e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006168:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800616c:	e02f      	b.n	80061ce <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800616e:	f107 030c 	add.w	r3, r7, #12
 8006172:	4619      	mov	r1, r3
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 f879 	bl	800626c <SD_FindSCR>
 800617a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d001      	beq.n	8006186 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	e023      	b.n	80061ce <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800618c:	2b00      	cmp	r3, #0
 800618e:	d01c      	beq.n	80061ca <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006198:	041b      	lsls	r3, r3, #16
 800619a:	4619      	mov	r1, r3
 800619c:	4610      	mov	r0, r2
 800619e:	f001 fe52 	bl	8007e46 <SDMMC_CmdAppCommand>
 80061a2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d001      	beq.n	80061ae <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	e00f      	b.n	80061ce <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2102      	movs	r1, #2
 80061b4:	4618      	mov	r0, r3
 80061b6:	f001 fe89 	bl	8007ecc <SDMMC_CmdBusWidth>
 80061ba:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	e003      	b.n	80061ce <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80061c6:	2300      	movs	r3, #0
 80061c8:	e001      	b.n	80061ce <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80061ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3718      	adds	r7, #24
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b086      	sub	sp, #24
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80061de:	2300      	movs	r3, #0
 80061e0:	60fb      	str	r3, [r7, #12]
 80061e2:	2300      	movs	r3, #0
 80061e4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2100      	movs	r1, #0
 80061ec:	4618      	mov	r0, r3
 80061ee:	f001 fd66 	bl	8007cbe <SDMMC_GetResponse>
 80061f2:	4603      	mov	r3, r0
 80061f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80061fc:	d102      	bne.n	8006204 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80061fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006202:	e02f      	b.n	8006264 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006204:	f107 030c 	add.w	r3, r7, #12
 8006208:	4619      	mov	r1, r3
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 f82e 	bl	800626c <SD_FindSCR>
 8006210:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d001      	beq.n	800621c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	e023      	b.n	8006264 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006222:	2b00      	cmp	r3, #0
 8006224:	d01c      	beq.n	8006260 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800622e:	041b      	lsls	r3, r3, #16
 8006230:	4619      	mov	r1, r3
 8006232:	4610      	mov	r0, r2
 8006234:	f001 fe07 	bl	8007e46 <SDMMC_CmdAppCommand>
 8006238:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d001      	beq.n	8006244 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	e00f      	b.n	8006264 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2100      	movs	r1, #0
 800624a:	4618      	mov	r0, r3
 800624c:	f001 fe3e 	bl	8007ecc <SDMMC_CmdBusWidth>
 8006250:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d001      	beq.n	800625c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	e003      	b.n	8006264 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800625c:	2300      	movs	r3, #0
 800625e:	e001      	b.n	8006264 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006260:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b08e      	sub	sp, #56	; 0x38
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006276:	f7fb fb35 	bl	80018e4 <HAL_GetTick>
 800627a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800627c:	2300      	movs	r3, #0
 800627e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8006280:	2300      	movs	r3, #0
 8006282:	60bb      	str	r3, [r7, #8]
 8006284:	2300      	movs	r3, #0
 8006286:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2108      	movs	r1, #8
 8006292:	4618      	mov	r0, r3
 8006294:	f001 fd52 	bl	8007d3c <SDMMC_CmdBlockLength>
 8006298:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800629a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800629c:	2b00      	cmp	r3, #0
 800629e:	d001      	beq.n	80062a4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80062a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a2:	e0ad      	b.n	8006400 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062ac:	041b      	lsls	r3, r3, #16
 80062ae:	4619      	mov	r1, r3
 80062b0:	4610      	mov	r0, r2
 80062b2:	f001 fdc8 	bl	8007e46 <SDMMC_CmdAppCommand>
 80062b6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80062b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d001      	beq.n	80062c2 <SD_FindSCR+0x56>
  {
    return errorstate;
 80062be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c0:	e09e      	b.n	8006400 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80062c2:	f04f 33ff 	mov.w	r3, #4294967295
 80062c6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80062c8:	2308      	movs	r3, #8
 80062ca:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80062cc:	2330      	movs	r3, #48	; 0x30
 80062ce:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80062d0:	2302      	movs	r3, #2
 80062d2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80062d4:	2300      	movs	r3, #0
 80062d6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80062d8:	2301      	movs	r3, #1
 80062da:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f107 0210 	add.w	r2, r7, #16
 80062e4:	4611      	mov	r1, r2
 80062e6:	4618      	mov	r0, r3
 80062e8:	f001 fcfc 	bl	8007ce4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4618      	mov	r0, r3
 80062f2:	f001 fe0e 	bl	8007f12 <SDMMC_CmdSendSCR>
 80062f6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80062f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d027      	beq.n	800634e <SD_FindSCR+0xe2>
  {
    return errorstate;
 80062fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006300:	e07e      	b.n	8006400 <SD_FindSCR+0x194>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006308:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800630c:	2b00      	cmp	r3, #0
 800630e:	d113      	bne.n	8006338 <SD_FindSCR+0xcc>
 8006310:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006312:	2b00      	cmp	r3, #0
 8006314:	d110      	bne.n	8006338 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4618      	mov	r0, r3
 800631c:	f001 fc6a 	bl	8007bf4 <SDMMC_ReadFIFO>
 8006320:	4603      	mov	r3, r0
 8006322:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4618      	mov	r0, r3
 800632a:	f001 fc63 	bl	8007bf4 <SDMMC_ReadFIFO>
 800632e:	4603      	mov	r3, r0
 8006330:	60fb      	str	r3, [r7, #12]
      index++;
 8006332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006334:	3301      	adds	r3, #1
 8006336:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006338:	f7fb fad4 	bl	80018e4 <HAL_GetTick>
 800633c:	4602      	mov	r2, r0
 800633e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006346:	d102      	bne.n	800634e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006348:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800634c:	e058      	b.n	8006400 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006354:	f240 532a 	movw	r3, #1322	; 0x52a
 8006358:	4013      	ands	r3, r2
 800635a:	2b00      	cmp	r3, #0
 800635c:	d0d1      	beq.n	8006302 <SD_FindSCR+0x96>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006364:	f003 0308 	and.w	r3, r3, #8
 8006368:	2b00      	cmp	r3, #0
 800636a:	d005      	beq.n	8006378 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2208      	movs	r2, #8
 8006372:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006374:	2308      	movs	r3, #8
 8006376:	e043      	b.n	8006400 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800637e:	f003 0302 	and.w	r3, r3, #2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d005      	beq.n	8006392 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2202      	movs	r2, #2
 800638c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800638e:	2302      	movs	r3, #2
 8006390:	e036      	b.n	8006400 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006398:	f003 0320 	and.w	r3, r3, #32
 800639c:	2b00      	cmp	r3, #0
 800639e:	d005      	beq.n	80063ac <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2220      	movs	r2, #32
 80063a6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80063a8:	2320      	movs	r3, #32
 80063aa:	e029      	b.n	8006400 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a15      	ldr	r2, [pc, #84]	; (8006408 <SD_FindSCR+0x19c>)
 80063b2:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	061a      	lsls	r2, r3, #24
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	021b      	lsls	r3, r3, #8
 80063bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80063c0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	0a1b      	lsrs	r3, r3, #8
 80063c6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80063ca:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	0e1b      	lsrs	r3, r3, #24
 80063d0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80063d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d4:	601a      	str	r2, [r3, #0]
    scr++;
 80063d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d8:	3304      	adds	r3, #4
 80063da:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	061a      	lsls	r2, r3, #24
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	021b      	lsls	r3, r3, #8
 80063e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80063e8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	0a1b      	lsrs	r3, r3, #8
 80063ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80063f2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	0e1b      	lsrs	r3, r3, #24
 80063f8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80063fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063fc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3738      	adds	r7, #56	; 0x38
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	18000f3a 	.word	0x18000f3a

0800640c <HAL_SDEx_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status Voltage Switch State
  * @retval None
  */
__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	4603      	mov	r3, r0
 8006414:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SD_EnableTransciver could be implemented in the user file
   */
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b084      	sub	sp, #16
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d101      	bne.n	8006434 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e095      	b.n	8006560 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006438:	2b00      	cmp	r3, #0
 800643a:	d108      	bne.n	800644e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006444:	d009      	beq.n	800645a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	61da      	str	r2, [r3, #28]
 800644c:	e005      	b.n	800645a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006466:	b2db      	uxtb	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	d106      	bne.n	800647a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7fa fe8f 	bl	8001198 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2202      	movs	r2, #2
 800647e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006490:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800649a:	d902      	bls.n	80064a2 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800649c:	2300      	movs	r3, #0
 800649e:	60fb      	str	r3, [r7, #12]
 80064a0:	e002      	b.n	80064a8 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80064a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064a6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80064b0:	d007      	beq.n	80064c2 <HAL_SPI_Init+0xa0>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064ba:	d002      	beq.n	80064c2 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80064d2:	431a      	orrs	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	431a      	orrs	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	f003 0301 	and.w	r3, r3, #1
 80064e6:	431a      	orrs	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064f0:	431a      	orrs	r2, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064fa:	431a      	orrs	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006504:	ea42 0103 	orr.w	r1, r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	430a      	orrs	r2, r1
 8006516:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	0c1b      	lsrs	r3, r3, #16
 800651e:	f003 0204 	and.w	r2, r3, #4
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006526:	f003 0310 	and.w	r3, r3, #16
 800652a:	431a      	orrs	r2, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006530:	f003 0308 	and.w	r3, r3, #8
 8006534:	431a      	orrs	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800653e:	ea42 0103 	orr.w	r1, r2, r3
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	430a      	orrs	r2, r1
 800654e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e038      	b.n	80065f0 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	d106      	bne.n	8006598 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f7fb f852 	bl	800163c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	3308      	adds	r3, #8
 80065a0:	4619      	mov	r1, r3
 80065a2:	4610      	mov	r0, r2
 80065a4:	f001 f9d6 	bl	8007954 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6818      	ldr	r0, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	461a      	mov	r2, r3
 80065b2:	68b9      	ldr	r1, [r7, #8]
 80065b4:	f001 fa68 	bl	8007a88 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6858      	ldr	r0, [r3, #4]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	689a      	ldr	r2, [r3, #8]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c4:	6879      	ldr	r1, [r7, #4]
 80065c6:	f001 fab1 	bl	8007b2c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	6892      	ldr	r2, [r2, #8]
 80065d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	6892      	ldr	r2, [r2, #8]
 80065de:	f041 0101 	orr.w	r1, r1, #1
 80065e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d101      	bne.n	800660a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e049      	b.n	800669e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d106      	bne.n	8006624 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f7fa fe1c 	bl	800125c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	3304      	adds	r3, #4
 8006634:	4619      	mov	r1, r3
 8006636:	4610      	mov	r0, r2
 8006638:	f000 f968 	bl	800690c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
	...

080066a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d001      	beq.n	80066c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e047      	b.n	8006750 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a23      	ldr	r2, [pc, #140]	; (800675c <HAL_TIM_Base_Start+0xb4>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d01d      	beq.n	800670e <HAL_TIM_Base_Start+0x66>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066da:	d018      	beq.n	800670e <HAL_TIM_Base_Start+0x66>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a1f      	ldr	r2, [pc, #124]	; (8006760 <HAL_TIM_Base_Start+0xb8>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d013      	beq.n	800670e <HAL_TIM_Base_Start+0x66>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a1e      	ldr	r2, [pc, #120]	; (8006764 <HAL_TIM_Base_Start+0xbc>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d00e      	beq.n	800670e <HAL_TIM_Base_Start+0x66>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a1c      	ldr	r2, [pc, #112]	; (8006768 <HAL_TIM_Base_Start+0xc0>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d009      	beq.n	800670e <HAL_TIM_Base_Start+0x66>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a1b      	ldr	r2, [pc, #108]	; (800676c <HAL_TIM_Base_Start+0xc4>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d004      	beq.n	800670e <HAL_TIM_Base_Start+0x66>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a19      	ldr	r2, [pc, #100]	; (8006770 <HAL_TIM_Base_Start+0xc8>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d115      	bne.n	800673a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	689a      	ldr	r2, [r3, #8]
 8006714:	4b17      	ldr	r3, [pc, #92]	; (8006774 <HAL_TIM_Base_Start+0xcc>)
 8006716:	4013      	ands	r3, r2
 8006718:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2b06      	cmp	r3, #6
 800671e:	d015      	beq.n	800674c <HAL_TIM_Base_Start+0xa4>
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006726:	d011      	beq.n	800674c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 0201 	orr.w	r2, r2, #1
 8006736:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006738:	e008      	b.n	800674c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f042 0201 	orr.w	r2, r2, #1
 8006748:	601a      	str	r2, [r3, #0]
 800674a:	e000      	b.n	800674e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800674c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3714      	adds	r7, #20
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	40012c00 	.word	0x40012c00
 8006760:	40000400 	.word	0x40000400
 8006764:	40000800 	.word	0x40000800
 8006768:	40000c00 	.word	0x40000c00
 800676c:	40013400 	.word	0x40013400
 8006770:	40014000 	.word	0x40014000
 8006774:	00010007 	.word	0x00010007

08006778 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006782:	2300      	movs	r3, #0
 8006784:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800678c:	2b01      	cmp	r3, #1
 800678e:	d101      	bne.n	8006794 <HAL_TIM_ConfigClockSource+0x1c>
 8006790:	2302      	movs	r3, #2
 8006792:	e0b6      	b.n	8006902 <HAL_TIM_ConfigClockSource+0x18a>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2202      	movs	r2, #2
 80067a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80067b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067d0:	d03e      	beq.n	8006850 <HAL_TIM_ConfigClockSource+0xd8>
 80067d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067d6:	f200 8087 	bhi.w	80068e8 <HAL_TIM_ConfigClockSource+0x170>
 80067da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067de:	f000 8086 	beq.w	80068ee <HAL_TIM_ConfigClockSource+0x176>
 80067e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067e6:	d87f      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x170>
 80067e8:	2b70      	cmp	r3, #112	; 0x70
 80067ea:	d01a      	beq.n	8006822 <HAL_TIM_ConfigClockSource+0xaa>
 80067ec:	2b70      	cmp	r3, #112	; 0x70
 80067ee:	d87b      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x170>
 80067f0:	2b60      	cmp	r3, #96	; 0x60
 80067f2:	d050      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x11e>
 80067f4:	2b60      	cmp	r3, #96	; 0x60
 80067f6:	d877      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x170>
 80067f8:	2b50      	cmp	r3, #80	; 0x50
 80067fa:	d03c      	beq.n	8006876 <HAL_TIM_ConfigClockSource+0xfe>
 80067fc:	2b50      	cmp	r3, #80	; 0x50
 80067fe:	d873      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x170>
 8006800:	2b40      	cmp	r3, #64	; 0x40
 8006802:	d058      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x13e>
 8006804:	2b40      	cmp	r3, #64	; 0x40
 8006806:	d86f      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x170>
 8006808:	2b30      	cmp	r3, #48	; 0x30
 800680a:	d064      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x15e>
 800680c:	2b30      	cmp	r3, #48	; 0x30
 800680e:	d86b      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x170>
 8006810:	2b20      	cmp	r3, #32
 8006812:	d060      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x15e>
 8006814:	2b20      	cmp	r3, #32
 8006816:	d867      	bhi.n	80068e8 <HAL_TIM_ConfigClockSource+0x170>
 8006818:	2b00      	cmp	r3, #0
 800681a:	d05c      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x15e>
 800681c:	2b10      	cmp	r3, #16
 800681e:	d05a      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x15e>
 8006820:	e062      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006832:	f000 f97f 	bl	8006b34 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006844:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	609a      	str	r2, [r3, #8]
      break;
 800684e:	e04f      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006860:	f000 f968 	bl	8006b34 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	689a      	ldr	r2, [r3, #8]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006872:	609a      	str	r2, [r3, #8]
      break;
 8006874:	e03c      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006882:	461a      	mov	r2, r3
 8006884:	f000 f8dc 	bl	8006a40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2150      	movs	r1, #80	; 0x50
 800688e:	4618      	mov	r0, r3
 8006890:	f000 f935 	bl	8006afe <TIM_ITRx_SetConfig>
      break;
 8006894:	e02c      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068a2:	461a      	mov	r2, r3
 80068a4:	f000 f8fb 	bl	8006a9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2160      	movs	r1, #96	; 0x60
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f925 	bl	8006afe <TIM_ITRx_SetConfig>
      break;
 80068b4:	e01c      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068c2:	461a      	mov	r2, r3
 80068c4:	f000 f8bc 	bl	8006a40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	2140      	movs	r1, #64	; 0x40
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 f915 	bl	8006afe <TIM_ITRx_SetConfig>
      break;
 80068d4:	e00c      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4619      	mov	r1, r3
 80068e0:	4610      	mov	r0, r2
 80068e2:	f000 f90c 	bl	8006afe <TIM_ITRx_SetConfig>
      break;
 80068e6:	e003      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	73fb      	strb	r3, [r7, #15]
      break;
 80068ec:	e000      	b.n	80068f0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80068ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006900:	7bfb      	ldrb	r3, [r7, #15]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
	...

0800690c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a40      	ldr	r2, [pc, #256]	; (8006a20 <TIM_Base_SetConfig+0x114>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d013      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800692a:	d00f      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a3d      	ldr	r2, [pc, #244]	; (8006a24 <TIM_Base_SetConfig+0x118>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d00b      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a3c      	ldr	r2, [pc, #240]	; (8006a28 <TIM_Base_SetConfig+0x11c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d007      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a3b      	ldr	r2, [pc, #236]	; (8006a2c <TIM_Base_SetConfig+0x120>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d003      	beq.n	800694c <TIM_Base_SetConfig+0x40>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a3a      	ldr	r2, [pc, #232]	; (8006a30 <TIM_Base_SetConfig+0x124>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d108      	bne.n	800695e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006952:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4313      	orrs	r3, r2
 800695c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a2f      	ldr	r2, [pc, #188]	; (8006a20 <TIM_Base_SetConfig+0x114>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d01f      	beq.n	80069a6 <TIM_Base_SetConfig+0x9a>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800696c:	d01b      	beq.n	80069a6 <TIM_Base_SetConfig+0x9a>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a2c      	ldr	r2, [pc, #176]	; (8006a24 <TIM_Base_SetConfig+0x118>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d017      	beq.n	80069a6 <TIM_Base_SetConfig+0x9a>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a2b      	ldr	r2, [pc, #172]	; (8006a28 <TIM_Base_SetConfig+0x11c>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d013      	beq.n	80069a6 <TIM_Base_SetConfig+0x9a>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a2a      	ldr	r2, [pc, #168]	; (8006a2c <TIM_Base_SetConfig+0x120>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d00f      	beq.n	80069a6 <TIM_Base_SetConfig+0x9a>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a29      	ldr	r2, [pc, #164]	; (8006a30 <TIM_Base_SetConfig+0x124>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d00b      	beq.n	80069a6 <TIM_Base_SetConfig+0x9a>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a28      	ldr	r2, [pc, #160]	; (8006a34 <TIM_Base_SetConfig+0x128>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d007      	beq.n	80069a6 <TIM_Base_SetConfig+0x9a>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a27      	ldr	r2, [pc, #156]	; (8006a38 <TIM_Base_SetConfig+0x12c>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d003      	beq.n	80069a6 <TIM_Base_SetConfig+0x9a>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a26      	ldr	r2, [pc, #152]	; (8006a3c <TIM_Base_SetConfig+0x130>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d108      	bne.n	80069b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	689a      	ldr	r2, [r3, #8]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a10      	ldr	r2, [pc, #64]	; (8006a20 <TIM_Base_SetConfig+0x114>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d00f      	beq.n	8006a04 <TIM_Base_SetConfig+0xf8>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a12      	ldr	r2, [pc, #72]	; (8006a30 <TIM_Base_SetConfig+0x124>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d00b      	beq.n	8006a04 <TIM_Base_SetConfig+0xf8>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a11      	ldr	r2, [pc, #68]	; (8006a34 <TIM_Base_SetConfig+0x128>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d007      	beq.n	8006a04 <TIM_Base_SetConfig+0xf8>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a10      	ldr	r2, [pc, #64]	; (8006a38 <TIM_Base_SetConfig+0x12c>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d003      	beq.n	8006a04 <TIM_Base_SetConfig+0xf8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a0f      	ldr	r2, [pc, #60]	; (8006a3c <TIM_Base_SetConfig+0x130>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d103      	bne.n	8006a0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	691a      	ldr	r2, [r3, #16]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	615a      	str	r2, [r3, #20]
}
 8006a12:	bf00      	nop
 8006a14:	3714      	adds	r7, #20
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr
 8006a1e:	bf00      	nop
 8006a20:	40012c00 	.word	0x40012c00
 8006a24:	40000400 	.word	0x40000400
 8006a28:	40000800 	.word	0x40000800
 8006a2c:	40000c00 	.word	0x40000c00
 8006a30:	40013400 	.word	0x40013400
 8006a34:	40014000 	.word	0x40014000
 8006a38:	40014400 	.word	0x40014400
 8006a3c:	40014800 	.word	0x40014800

08006a40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	f023 0201 	bic.w	r2, r3, #1
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	011b      	lsls	r3, r3, #4
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	f023 030a 	bic.w	r3, r3, #10
 8006a7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	621a      	str	r2, [r3, #32]
}
 8006a92:	bf00      	nop
 8006a94:	371c      	adds	r7, #28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	b087      	sub	sp, #28
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	60f8      	str	r0, [r7, #12]
 8006aa6:	60b9      	str	r1, [r7, #8]
 8006aa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	f023 0210 	bic.w	r2, r3, #16
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ac8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	031b      	lsls	r3, r3, #12
 8006ace:	693a      	ldr	r2, [r7, #16]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ada:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	011b      	lsls	r3, r3, #4
 8006ae0:	697a      	ldr	r2, [r7, #20]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	693a      	ldr	r2, [r7, #16]
 8006aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	697a      	ldr	r2, [r7, #20]
 8006af0:	621a      	str	r2, [r3, #32]
}
 8006af2:	bf00      	nop
 8006af4:	371c      	adds	r7, #28
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr

08006afe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006afe:	b480      	push	{r7}
 8006b00:	b085      	sub	sp, #20
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
 8006b06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b16:	683a      	ldr	r2, [r7, #0]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	f043 0307 	orr.w	r3, r3, #7
 8006b20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	609a      	str	r2, [r3, #8]
}
 8006b28:	bf00      	nop
 8006b2a:	3714      	adds	r7, #20
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	607a      	str	r2, [r7, #4]
 8006b40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	021a      	lsls	r2, r3, #8
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	431a      	orrs	r2, r3
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	697a      	ldr	r2, [r7, #20]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	609a      	str	r2, [r3, #8]
}
 8006b68:	bf00      	nop
 8006b6a:	371c      	adds	r7, #28
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr

08006b74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d101      	bne.n	8006b8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	e068      	b.n	8006c5e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a2e      	ldr	r2, [pc, #184]	; (8006c6c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d004      	beq.n	8006bc0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a2d      	ldr	r2, [pc, #180]	; (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d108      	bne.n	8006bd2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006bc6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bd8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a1e      	ldr	r2, [pc, #120]	; (8006c6c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d01d      	beq.n	8006c32 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bfe:	d018      	beq.n	8006c32 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a1b      	ldr	r2, [pc, #108]	; (8006c74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d013      	beq.n	8006c32 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a1a      	ldr	r2, [pc, #104]	; (8006c78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d00e      	beq.n	8006c32 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a18      	ldr	r2, [pc, #96]	; (8006c7c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d009      	beq.n	8006c32 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a13      	ldr	r2, [pc, #76]	; (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d004      	beq.n	8006c32 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4a14      	ldr	r2, [pc, #80]	; (8006c80 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d10c      	bne.n	8006c4c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	68ba      	ldr	r2, [r7, #8]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68ba      	ldr	r2, [r7, #8]
 8006c4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3714      	adds	r7, #20
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop
 8006c6c:	40012c00 	.word	0x40012c00
 8006c70:	40013400 	.word	0x40013400
 8006c74:	40000400 	.word	0x40000400
 8006c78:	40000800 	.word	0x40000800
 8006c7c:	40000c00 	.word	0x40000c00
 8006c80:	40014000 	.word	0x40014000

08006c84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e042      	b.n	8006d1c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d106      	bne.n	8006cae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7fa faf7 	bl	800129c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2224      	movs	r2, #36	; 0x24
 8006cb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 0201 	bic.w	r2, r2, #1
 8006cc4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d002      	beq.n	8006cd4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 fb24 	bl	800731c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 f825 	bl	8006d24 <UART_SetConfig>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d101      	bne.n	8006ce4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e01b      	b.n	8006d1c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685a      	ldr	r2, [r3, #4]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cf2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	689a      	ldr	r2, [r3, #8]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f042 0201 	orr.w	r2, r2, #1
 8006d12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 fba3 	bl	8007460 <UART_CheckIdleState>
 8006d1a:	4603      	mov	r3, r0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d28:	b08c      	sub	sp, #48	; 0x30
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	689a      	ldr	r2, [r3, #8]
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	431a      	orrs	r2, r3
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	431a      	orrs	r2, r3
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	69db      	ldr	r3, [r3, #28]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	4baa      	ldr	r3, [pc, #680]	; (8006ffc <UART_SetConfig+0x2d8>)
 8006d54:	4013      	ands	r3, r2
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	6812      	ldr	r2, [r2, #0]
 8006d5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d5c:	430b      	orrs	r3, r1
 8006d5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	68da      	ldr	r2, [r3, #12]
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	430a      	orrs	r2, r1
 8006d74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a9f      	ldr	r2, [pc, #636]	; (8007000 <UART_SetConfig+0x2dc>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d004      	beq.n	8006d90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006d9a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006d9e:	697a      	ldr	r2, [r7, #20]
 8006da0:	6812      	ldr	r2, [r2, #0]
 8006da2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006da4:	430b      	orrs	r3, r1
 8006da6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dae:	f023 010f 	bic.w	r1, r3, #15
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a90      	ldr	r2, [pc, #576]	; (8007004 <UART_SetConfig+0x2e0>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d125      	bne.n	8006e14 <UART_SetConfig+0xf0>
 8006dc8:	4b8f      	ldr	r3, [pc, #572]	; (8007008 <UART_SetConfig+0x2e4>)
 8006dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dce:	f003 0303 	and.w	r3, r3, #3
 8006dd2:	2b03      	cmp	r3, #3
 8006dd4:	d81a      	bhi.n	8006e0c <UART_SetConfig+0xe8>
 8006dd6:	a201      	add	r2, pc, #4	; (adr r2, 8006ddc <UART_SetConfig+0xb8>)
 8006dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ddc:	08006ded 	.word	0x08006ded
 8006de0:	08006dfd 	.word	0x08006dfd
 8006de4:	08006df5 	.word	0x08006df5
 8006de8:	08006e05 	.word	0x08006e05
 8006dec:	2301      	movs	r3, #1
 8006dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006df2:	e116      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006df4:	2302      	movs	r3, #2
 8006df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dfa:	e112      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006dfc:	2304      	movs	r3, #4
 8006dfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e02:	e10e      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006e04:	2308      	movs	r3, #8
 8006e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e0a:	e10a      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006e0c:	2310      	movs	r3, #16
 8006e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e12:	e106      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a7c      	ldr	r2, [pc, #496]	; (800700c <UART_SetConfig+0x2e8>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d138      	bne.n	8006e90 <UART_SetConfig+0x16c>
 8006e1e:	4b7a      	ldr	r3, [pc, #488]	; (8007008 <UART_SetConfig+0x2e4>)
 8006e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e24:	f003 030c 	and.w	r3, r3, #12
 8006e28:	2b0c      	cmp	r3, #12
 8006e2a:	d82d      	bhi.n	8006e88 <UART_SetConfig+0x164>
 8006e2c:	a201      	add	r2, pc, #4	; (adr r2, 8006e34 <UART_SetConfig+0x110>)
 8006e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e32:	bf00      	nop
 8006e34:	08006e69 	.word	0x08006e69
 8006e38:	08006e89 	.word	0x08006e89
 8006e3c:	08006e89 	.word	0x08006e89
 8006e40:	08006e89 	.word	0x08006e89
 8006e44:	08006e79 	.word	0x08006e79
 8006e48:	08006e89 	.word	0x08006e89
 8006e4c:	08006e89 	.word	0x08006e89
 8006e50:	08006e89 	.word	0x08006e89
 8006e54:	08006e71 	.word	0x08006e71
 8006e58:	08006e89 	.word	0x08006e89
 8006e5c:	08006e89 	.word	0x08006e89
 8006e60:	08006e89 	.word	0x08006e89
 8006e64:	08006e81 	.word	0x08006e81
 8006e68:	2300      	movs	r3, #0
 8006e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e6e:	e0d8      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006e70:	2302      	movs	r3, #2
 8006e72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e76:	e0d4      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006e78:	2304      	movs	r3, #4
 8006e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e7e:	e0d0      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006e80:	2308      	movs	r3, #8
 8006e82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e86:	e0cc      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006e88:	2310      	movs	r3, #16
 8006e8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e8e:	e0c8      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a5e      	ldr	r2, [pc, #376]	; (8007010 <UART_SetConfig+0x2ec>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d125      	bne.n	8006ee6 <UART_SetConfig+0x1c2>
 8006e9a:	4b5b      	ldr	r3, [pc, #364]	; (8007008 <UART_SetConfig+0x2e4>)
 8006e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ea0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006ea4:	2b30      	cmp	r3, #48	; 0x30
 8006ea6:	d016      	beq.n	8006ed6 <UART_SetConfig+0x1b2>
 8006ea8:	2b30      	cmp	r3, #48	; 0x30
 8006eaa:	d818      	bhi.n	8006ede <UART_SetConfig+0x1ba>
 8006eac:	2b20      	cmp	r3, #32
 8006eae:	d00a      	beq.n	8006ec6 <UART_SetConfig+0x1a2>
 8006eb0:	2b20      	cmp	r3, #32
 8006eb2:	d814      	bhi.n	8006ede <UART_SetConfig+0x1ba>
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <UART_SetConfig+0x19a>
 8006eb8:	2b10      	cmp	r3, #16
 8006eba:	d008      	beq.n	8006ece <UART_SetConfig+0x1aa>
 8006ebc:	e00f      	b.n	8006ede <UART_SetConfig+0x1ba>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ec4:	e0ad      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006ec6:	2302      	movs	r3, #2
 8006ec8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ecc:	e0a9      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006ece:	2304      	movs	r3, #4
 8006ed0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ed4:	e0a5      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006ed6:	2308      	movs	r3, #8
 8006ed8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006edc:	e0a1      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006ede:	2310      	movs	r3, #16
 8006ee0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ee4:	e09d      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a4a      	ldr	r2, [pc, #296]	; (8007014 <UART_SetConfig+0x2f0>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d125      	bne.n	8006f3c <UART_SetConfig+0x218>
 8006ef0:	4b45      	ldr	r3, [pc, #276]	; (8007008 <UART_SetConfig+0x2e4>)
 8006ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ef6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006efa:	2bc0      	cmp	r3, #192	; 0xc0
 8006efc:	d016      	beq.n	8006f2c <UART_SetConfig+0x208>
 8006efe:	2bc0      	cmp	r3, #192	; 0xc0
 8006f00:	d818      	bhi.n	8006f34 <UART_SetConfig+0x210>
 8006f02:	2b80      	cmp	r3, #128	; 0x80
 8006f04:	d00a      	beq.n	8006f1c <UART_SetConfig+0x1f8>
 8006f06:	2b80      	cmp	r3, #128	; 0x80
 8006f08:	d814      	bhi.n	8006f34 <UART_SetConfig+0x210>
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <UART_SetConfig+0x1f0>
 8006f0e:	2b40      	cmp	r3, #64	; 0x40
 8006f10:	d008      	beq.n	8006f24 <UART_SetConfig+0x200>
 8006f12:	e00f      	b.n	8006f34 <UART_SetConfig+0x210>
 8006f14:	2300      	movs	r3, #0
 8006f16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f1a:	e082      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f22:	e07e      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f24:	2304      	movs	r3, #4
 8006f26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f2a:	e07a      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f2c:	2308      	movs	r3, #8
 8006f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f32:	e076      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f34:	2310      	movs	r3, #16
 8006f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f3a:	e072      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a35      	ldr	r2, [pc, #212]	; (8007018 <UART_SetConfig+0x2f4>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d12a      	bne.n	8006f9c <UART_SetConfig+0x278>
 8006f46:	4b30      	ldr	r3, [pc, #192]	; (8007008 <UART_SetConfig+0x2e4>)
 8006f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f54:	d01a      	beq.n	8006f8c <UART_SetConfig+0x268>
 8006f56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f5a:	d81b      	bhi.n	8006f94 <UART_SetConfig+0x270>
 8006f5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f60:	d00c      	beq.n	8006f7c <UART_SetConfig+0x258>
 8006f62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f66:	d815      	bhi.n	8006f94 <UART_SetConfig+0x270>
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d003      	beq.n	8006f74 <UART_SetConfig+0x250>
 8006f6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f70:	d008      	beq.n	8006f84 <UART_SetConfig+0x260>
 8006f72:	e00f      	b.n	8006f94 <UART_SetConfig+0x270>
 8006f74:	2300      	movs	r3, #0
 8006f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f7a:	e052      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f82:	e04e      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f84:	2304      	movs	r3, #4
 8006f86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f8a:	e04a      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f8c:	2308      	movs	r3, #8
 8006f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f92:	e046      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f94:	2310      	movs	r3, #16
 8006f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f9a:	e042      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a17      	ldr	r2, [pc, #92]	; (8007000 <UART_SetConfig+0x2dc>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d13a      	bne.n	800701c <UART_SetConfig+0x2f8>
 8006fa6:	4b18      	ldr	r3, [pc, #96]	; (8007008 <UART_SetConfig+0x2e4>)
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006fb0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006fb4:	d01a      	beq.n	8006fec <UART_SetConfig+0x2c8>
 8006fb6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006fba:	d81b      	bhi.n	8006ff4 <UART_SetConfig+0x2d0>
 8006fbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fc0:	d00c      	beq.n	8006fdc <UART_SetConfig+0x2b8>
 8006fc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fc6:	d815      	bhi.n	8006ff4 <UART_SetConfig+0x2d0>
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d003      	beq.n	8006fd4 <UART_SetConfig+0x2b0>
 8006fcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fd0:	d008      	beq.n	8006fe4 <UART_SetConfig+0x2c0>
 8006fd2:	e00f      	b.n	8006ff4 <UART_SetConfig+0x2d0>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fda:	e022      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fe2:	e01e      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006fe4:	2304      	movs	r3, #4
 8006fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fea:	e01a      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006fec:	2308      	movs	r3, #8
 8006fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ff2:	e016      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006ff4:	2310      	movs	r3, #16
 8006ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ffa:	e012      	b.n	8007022 <UART_SetConfig+0x2fe>
 8006ffc:	cfff69f3 	.word	0xcfff69f3
 8007000:	40008000 	.word	0x40008000
 8007004:	40013800 	.word	0x40013800
 8007008:	40021000 	.word	0x40021000
 800700c:	40004400 	.word	0x40004400
 8007010:	40004800 	.word	0x40004800
 8007014:	40004c00 	.word	0x40004c00
 8007018:	40005000 	.word	0x40005000
 800701c:	2310      	movs	r3, #16
 800701e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4aae      	ldr	r2, [pc, #696]	; (80072e0 <UART_SetConfig+0x5bc>)
 8007028:	4293      	cmp	r3, r2
 800702a:	f040 8097 	bne.w	800715c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800702e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007032:	2b08      	cmp	r3, #8
 8007034:	d823      	bhi.n	800707e <UART_SetConfig+0x35a>
 8007036:	a201      	add	r2, pc, #4	; (adr r2, 800703c <UART_SetConfig+0x318>)
 8007038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800703c:	08007061 	.word	0x08007061
 8007040:	0800707f 	.word	0x0800707f
 8007044:	08007069 	.word	0x08007069
 8007048:	0800707f 	.word	0x0800707f
 800704c:	0800706f 	.word	0x0800706f
 8007050:	0800707f 	.word	0x0800707f
 8007054:	0800707f 	.word	0x0800707f
 8007058:	0800707f 	.word	0x0800707f
 800705c:	08007077 	.word	0x08007077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007060:	f7fc f848 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 8007064:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007066:	e010      	b.n	800708a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007068:	4b9e      	ldr	r3, [pc, #632]	; (80072e4 <UART_SetConfig+0x5c0>)
 800706a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800706c:	e00d      	b.n	800708a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800706e:	f7fb ffab 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8007072:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007074:	e009      	b.n	800708a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007076:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800707a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800707c:	e005      	b.n	800708a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800707e:	2300      	movs	r3, #0
 8007080:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007088:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	2b00      	cmp	r3, #0
 800708e:	f000 8130 	beq.w	80072f2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007096:	4a94      	ldr	r2, [pc, #592]	; (80072e8 <UART_SetConfig+0x5c4>)
 8007098:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800709c:	461a      	mov	r2, r3
 800709e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80070a4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	4613      	mov	r3, r2
 80070ac:	005b      	lsls	r3, r3, #1
 80070ae:	4413      	add	r3, r2
 80070b0:	69ba      	ldr	r2, [r7, #24]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d305      	bcc.n	80070c2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070bc:	69ba      	ldr	r2, [r7, #24]
 80070be:	429a      	cmp	r2, r3
 80070c0:	d903      	bls.n	80070ca <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80070c8:	e113      	b.n	80072f2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070cc:	2200      	movs	r2, #0
 80070ce:	60bb      	str	r3, [r7, #8]
 80070d0:	60fa      	str	r2, [r7, #12]
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d6:	4a84      	ldr	r2, [pc, #528]	; (80072e8 <UART_SetConfig+0x5c4>)
 80070d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070dc:	b29b      	uxth	r3, r3
 80070de:	2200      	movs	r2, #0
 80070e0:	603b      	str	r3, [r7, #0]
 80070e2:	607a      	str	r2, [r7, #4]
 80070e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80070ec:	f7f9 f886 	bl	80001fc <__aeabi_uldivmod>
 80070f0:	4602      	mov	r2, r0
 80070f2:	460b      	mov	r3, r1
 80070f4:	4610      	mov	r0, r2
 80070f6:	4619      	mov	r1, r3
 80070f8:	f04f 0200 	mov.w	r2, #0
 80070fc:	f04f 0300 	mov.w	r3, #0
 8007100:	020b      	lsls	r3, r1, #8
 8007102:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007106:	0202      	lsls	r2, r0, #8
 8007108:	6979      	ldr	r1, [r7, #20]
 800710a:	6849      	ldr	r1, [r1, #4]
 800710c:	0849      	lsrs	r1, r1, #1
 800710e:	2000      	movs	r0, #0
 8007110:	460c      	mov	r4, r1
 8007112:	4605      	mov	r5, r0
 8007114:	eb12 0804 	adds.w	r8, r2, r4
 8007118:	eb43 0905 	adc.w	r9, r3, r5
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	469a      	mov	sl, r3
 8007124:	4693      	mov	fp, r2
 8007126:	4652      	mov	r2, sl
 8007128:	465b      	mov	r3, fp
 800712a:	4640      	mov	r0, r8
 800712c:	4649      	mov	r1, r9
 800712e:	f7f9 f865 	bl	80001fc <__aeabi_uldivmod>
 8007132:	4602      	mov	r2, r0
 8007134:	460b      	mov	r3, r1
 8007136:	4613      	mov	r3, r2
 8007138:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800713a:	6a3b      	ldr	r3, [r7, #32]
 800713c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007140:	d308      	bcc.n	8007154 <UART_SetConfig+0x430>
 8007142:	6a3b      	ldr	r3, [r7, #32]
 8007144:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007148:	d204      	bcs.n	8007154 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	6a3a      	ldr	r2, [r7, #32]
 8007150:	60da      	str	r2, [r3, #12]
 8007152:	e0ce      	b.n	80072f2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800715a:	e0ca      	b.n	80072f2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	69db      	ldr	r3, [r3, #28]
 8007160:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007164:	d166      	bne.n	8007234 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007166:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800716a:	2b08      	cmp	r3, #8
 800716c:	d827      	bhi.n	80071be <UART_SetConfig+0x49a>
 800716e:	a201      	add	r2, pc, #4	; (adr r2, 8007174 <UART_SetConfig+0x450>)
 8007170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007174:	08007199 	.word	0x08007199
 8007178:	080071a1 	.word	0x080071a1
 800717c:	080071a9 	.word	0x080071a9
 8007180:	080071bf 	.word	0x080071bf
 8007184:	080071af 	.word	0x080071af
 8007188:	080071bf 	.word	0x080071bf
 800718c:	080071bf 	.word	0x080071bf
 8007190:	080071bf 	.word	0x080071bf
 8007194:	080071b7 	.word	0x080071b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007198:	f7fb ffac 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 800719c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800719e:	e014      	b.n	80071ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071a0:	f7fb ffbe 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 80071a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80071a6:	e010      	b.n	80071ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071a8:	4b4e      	ldr	r3, [pc, #312]	; (80072e4 <UART_SetConfig+0x5c0>)
 80071aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80071ac:	e00d      	b.n	80071ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071ae:	f7fb ff0b 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 80071b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80071b4:	e009      	b.n	80071ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80071bc:	e005      	b.n	80071ca <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80071c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	f000 8090 	beq.w	80072f2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d6:	4a44      	ldr	r2, [pc, #272]	; (80072e8 <UART_SetConfig+0x5c4>)
 80071d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071dc:	461a      	mov	r2, r3
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80071e4:	005a      	lsls	r2, r3, #1
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	085b      	lsrs	r3, r3, #1
 80071ec:	441a      	add	r2, r3
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071f8:	6a3b      	ldr	r3, [r7, #32]
 80071fa:	2b0f      	cmp	r3, #15
 80071fc:	d916      	bls.n	800722c <UART_SetConfig+0x508>
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007204:	d212      	bcs.n	800722c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007206:	6a3b      	ldr	r3, [r7, #32]
 8007208:	b29b      	uxth	r3, r3
 800720a:	f023 030f 	bic.w	r3, r3, #15
 800720e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007210:	6a3b      	ldr	r3, [r7, #32]
 8007212:	085b      	lsrs	r3, r3, #1
 8007214:	b29b      	uxth	r3, r3
 8007216:	f003 0307 	and.w	r3, r3, #7
 800721a:	b29a      	uxth	r2, r3
 800721c:	8bfb      	ldrh	r3, [r7, #30]
 800721e:	4313      	orrs	r3, r2
 8007220:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	8bfa      	ldrh	r2, [r7, #30]
 8007228:	60da      	str	r2, [r3, #12]
 800722a:	e062      	b.n	80072f2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007232:	e05e      	b.n	80072f2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007234:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007238:	2b08      	cmp	r3, #8
 800723a:	d828      	bhi.n	800728e <UART_SetConfig+0x56a>
 800723c:	a201      	add	r2, pc, #4	; (adr r2, 8007244 <UART_SetConfig+0x520>)
 800723e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007242:	bf00      	nop
 8007244:	08007269 	.word	0x08007269
 8007248:	08007271 	.word	0x08007271
 800724c:	08007279 	.word	0x08007279
 8007250:	0800728f 	.word	0x0800728f
 8007254:	0800727f 	.word	0x0800727f
 8007258:	0800728f 	.word	0x0800728f
 800725c:	0800728f 	.word	0x0800728f
 8007260:	0800728f 	.word	0x0800728f
 8007264:	08007287 	.word	0x08007287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007268:	f7fb ff44 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 800726c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800726e:	e014      	b.n	800729a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007270:	f7fb ff56 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8007274:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007276:	e010      	b.n	800729a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007278:	4b1a      	ldr	r3, [pc, #104]	; (80072e4 <UART_SetConfig+0x5c0>)
 800727a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800727c:	e00d      	b.n	800729a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800727e:	f7fb fea3 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8007282:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007284:	e009      	b.n	800729a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007286:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800728a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800728c:	e005      	b.n	800729a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800728e:	2300      	movs	r3, #0
 8007290:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007298:	bf00      	nop
    }

    if (pclk != 0U)
 800729a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729c:	2b00      	cmp	r3, #0
 800729e:	d028      	beq.n	80072f2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a4:	4a10      	ldr	r2, [pc, #64]	; (80072e8 <UART_SetConfig+0x5c4>)
 80072a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072aa:	461a      	mov	r2, r3
 80072ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	085b      	lsrs	r3, r3, #1
 80072b8:	441a      	add	r2, r3
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	fbb2 f3f3 	udiv	r3, r2, r3
 80072c2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072c4:	6a3b      	ldr	r3, [r7, #32]
 80072c6:	2b0f      	cmp	r3, #15
 80072c8:	d910      	bls.n	80072ec <UART_SetConfig+0x5c8>
 80072ca:	6a3b      	ldr	r3, [r7, #32]
 80072cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d0:	d20c      	bcs.n	80072ec <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072d2:	6a3b      	ldr	r3, [r7, #32]
 80072d4:	b29a      	uxth	r2, r3
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	60da      	str	r2, [r3, #12]
 80072dc:	e009      	b.n	80072f2 <UART_SetConfig+0x5ce>
 80072de:	bf00      	nop
 80072e0:	40008000 	.word	0x40008000
 80072e4:	00f42400 	.word	0x00f42400
 80072e8:	08008bd8 	.word	0x08008bd8
      }
      else
      {
        ret = HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	2200      	movs	r2, #0
 8007306:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	2200      	movs	r2, #0
 800730c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800730e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8007312:	4618      	mov	r0, r3
 8007314:	3730      	adds	r7, #48	; 0x30
 8007316:	46bd      	mov	sp, r7
 8007318:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800731c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007328:	f003 0308 	and.w	r3, r3, #8
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00a      	beq.n	8007346 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	430a      	orrs	r2, r1
 8007344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800734a:	f003 0301 	and.w	r3, r3, #1
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00a      	beq.n	8007368 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	430a      	orrs	r2, r1
 8007366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800736c:	f003 0302 	and.w	r3, r3, #2
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00a      	beq.n	800738a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	430a      	orrs	r2, r1
 8007388:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800738e:	f003 0304 	and.w	r3, r3, #4
 8007392:	2b00      	cmp	r3, #0
 8007394:	d00a      	beq.n	80073ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	430a      	orrs	r2, r1
 80073aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b0:	f003 0310 	and.w	r3, r3, #16
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00a      	beq.n	80073ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	430a      	orrs	r2, r1
 80073cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d2:	f003 0320 	and.w	r3, r3, #32
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00a      	beq.n	80073f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	430a      	orrs	r2, r1
 80073ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d01a      	beq.n	8007432 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007416:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800741a:	d10a      	bne.n	8007432 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	430a      	orrs	r2, r1
 8007430:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00a      	beq.n	8007454 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	430a      	orrs	r2, r1
 8007452:	605a      	str	r2, [r3, #4]
  }
}
 8007454:	bf00      	nop
 8007456:	370c      	adds	r7, #12
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b098      	sub	sp, #96	; 0x60
 8007464:	af02      	add	r7, sp, #8
 8007466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007470:	f7fa fa38 	bl	80018e4 <HAL_GetTick>
 8007474:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0308 	and.w	r3, r3, #8
 8007480:	2b08      	cmp	r3, #8
 8007482:	d12f      	bne.n	80074e4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007484:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800748c:	2200      	movs	r2, #0
 800748e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f88e 	bl	80075b4 <UART_WaitOnFlagUntilTimeout>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d022      	beq.n	80074e4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a6:	e853 3f00 	ldrex	r3, [r3]
 80074aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80074ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074b2:	653b      	str	r3, [r7, #80]	; 0x50
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	461a      	mov	r2, r3
 80074ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074bc:	647b      	str	r3, [r7, #68]	; 0x44
 80074be:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80074c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074c4:	e841 2300 	strex	r3, r2, [r1]
 80074c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80074ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1e6      	bne.n	800749e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2220      	movs	r2, #32
 80074d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e063      	b.n	80075ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0304 	and.w	r3, r3, #4
 80074ee:	2b04      	cmp	r3, #4
 80074f0:	d149      	bne.n	8007586 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074fa:	2200      	movs	r2, #0
 80074fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f000 f857 	bl	80075b4 <UART_WaitOnFlagUntilTimeout>
 8007506:	4603      	mov	r3, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d03c      	beq.n	8007586 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007514:	e853 3f00 	ldrex	r3, [r3]
 8007518:	623b      	str	r3, [r7, #32]
   return(result);
 800751a:	6a3b      	ldr	r3, [r7, #32]
 800751c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007520:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	461a      	mov	r2, r3
 8007528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800752a:	633b      	str	r3, [r7, #48]	; 0x30
 800752c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007530:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007532:	e841 2300 	strex	r3, r2, [r1]
 8007536:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1e6      	bne.n	800750c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	3308      	adds	r3, #8
 8007544:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	e853 3f00 	ldrex	r3, [r3]
 800754c:	60fb      	str	r3, [r7, #12]
   return(result);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f023 0301 	bic.w	r3, r3, #1
 8007554:	64bb      	str	r3, [r7, #72]	; 0x48
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3308      	adds	r3, #8
 800755c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800755e:	61fa      	str	r2, [r7, #28]
 8007560:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007562:	69b9      	ldr	r1, [r7, #24]
 8007564:	69fa      	ldr	r2, [r7, #28]
 8007566:	e841 2300 	strex	r3, r2, [r1]
 800756a:	617b      	str	r3, [r7, #20]
   return(result);
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1e5      	bne.n	800753e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2220      	movs	r2, #32
 8007576:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e012      	b.n	80075ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2220      	movs	r2, #32
 800758a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2220      	movs	r2, #32
 8007592:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80075aa:	2300      	movs	r3, #0
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3758      	adds	r7, #88	; 0x58
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	603b      	str	r3, [r7, #0]
 80075c0:	4613      	mov	r3, r2
 80075c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075c4:	e049      	b.n	800765a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075cc:	d045      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075ce:	f7fa f989 	bl	80018e4 <HAL_GetTick>
 80075d2:	4602      	mov	r2, r0
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	1ad3      	subs	r3, r2, r3
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	429a      	cmp	r2, r3
 80075dc:	d302      	bcc.n	80075e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d101      	bne.n	80075e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075e4:	2303      	movs	r3, #3
 80075e6:	e048      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 0304 	and.w	r3, r3, #4
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d031      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	69db      	ldr	r3, [r3, #28]
 80075fc:	f003 0308 	and.w	r3, r3, #8
 8007600:	2b08      	cmp	r3, #8
 8007602:	d110      	bne.n	8007626 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2208      	movs	r2, #8
 800760a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800760c:	68f8      	ldr	r0, [r7, #12]
 800760e:	f000 f838 	bl	8007682 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2208      	movs	r2, #8
 8007616:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e029      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69db      	ldr	r3, [r3, #28]
 800762c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007630:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007634:	d111      	bne.n	800765a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800763e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f000 f81e 	bl	8007682 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2220      	movs	r2, #32
 800764a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e00f      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	69da      	ldr	r2, [r3, #28]
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	4013      	ands	r3, r2
 8007664:	68ba      	ldr	r2, [r7, #8]
 8007666:	429a      	cmp	r2, r3
 8007668:	bf0c      	ite	eq
 800766a:	2301      	moveq	r3, #1
 800766c:	2300      	movne	r3, #0
 800766e:	b2db      	uxtb	r3, r3
 8007670:	461a      	mov	r2, r3
 8007672:	79fb      	ldrb	r3, [r7, #7]
 8007674:	429a      	cmp	r2, r3
 8007676:	d0a6      	beq.n	80075c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3710      	adds	r7, #16
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007682:	b480      	push	{r7}
 8007684:	b095      	sub	sp, #84	; 0x54
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007692:	e853 3f00 	ldrex	r3, [r3]
 8007696:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800769a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800769e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	461a      	mov	r2, r3
 80076a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076a8:	643b      	str	r3, [r7, #64]	; 0x40
 80076aa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80076ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80076b0:	e841 2300 	strex	r3, r2, [r1]
 80076b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1e6      	bne.n	800768a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	3308      	adds	r3, #8
 80076c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	6a3b      	ldr	r3, [r7, #32]
 80076c6:	e853 3f00 	ldrex	r3, [r3]
 80076ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076d2:	f023 0301 	bic.w	r3, r3, #1
 80076d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	3308      	adds	r3, #8
 80076de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076e0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80076e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076e8:	e841 2300 	strex	r3, r2, [r1]
 80076ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1e3      	bne.n	80076bc <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d118      	bne.n	800772e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	e853 3f00 	ldrex	r3, [r3]
 8007708:	60bb      	str	r3, [r7, #8]
   return(result);
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	f023 0310 	bic.w	r3, r3, #16
 8007710:	647b      	str	r3, [r7, #68]	; 0x44
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	461a      	mov	r2, r3
 8007718:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800771a:	61bb      	str	r3, [r7, #24]
 800771c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771e:	6979      	ldr	r1, [r7, #20]
 8007720:	69ba      	ldr	r2, [r7, #24]
 8007722:	e841 2300 	strex	r3, r2, [r1]
 8007726:	613b      	str	r3, [r7, #16]
   return(result);
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d1e6      	bne.n	80076fc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2220      	movs	r2, #32
 8007732:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007742:	bf00      	nop
 8007744:	3754      	adds	r7, #84	; 0x54
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800774e:	b480      	push	{r7}
 8007750:	b085      	sub	sp, #20
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800775c:	2b01      	cmp	r3, #1
 800775e:	d101      	bne.n	8007764 <HAL_UARTEx_DisableFifoMode+0x16>
 8007760:	2302      	movs	r3, #2
 8007762:	e027      	b.n	80077b4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2224      	movs	r2, #36	; 0x24
 8007770:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f022 0201 	bic.w	r2, r2, #1
 800778a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007792:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2220      	movs	r2, #32
 80077a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d101      	bne.n	80077d8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80077d4:	2302      	movs	r3, #2
 80077d6:	e02d      	b.n	8007834 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2224      	movs	r2, #36	; 0x24
 80077e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f022 0201 	bic.w	r2, r2, #1
 80077fe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	683a      	ldr	r2, [r7, #0]
 8007810:	430a      	orrs	r2, r1
 8007812:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f000 f84f 	bl	80078b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2220      	movs	r2, #32
 8007826:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2200      	movs	r2, #0
 800782e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007832:	2300      	movs	r3, #0
}
 8007834:	4618      	mov	r0, r3
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800784c:	2b01      	cmp	r3, #1
 800784e:	d101      	bne.n	8007854 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007850:	2302      	movs	r3, #2
 8007852:	e02d      	b.n	80078b0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2224      	movs	r2, #36	; 0x24
 8007860:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f022 0201 	bic.w	r2, r2, #1
 800787a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	430a      	orrs	r2, r1
 800788e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f000 f811 	bl	80078b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68fa      	ldr	r2, [r7, #12]
 800789c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2220      	movs	r2, #32
 80078a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3710      	adds	r7, #16
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b085      	sub	sp, #20
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d108      	bne.n	80078da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80078d8:	e031      	b.n	800793e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80078da:	2308      	movs	r3, #8
 80078dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80078de:	2308      	movs	r3, #8
 80078e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	0e5b      	lsrs	r3, r3, #25
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	f003 0307 	and.w	r3, r3, #7
 80078f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	0f5b      	lsrs	r3, r3, #29
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	f003 0307 	and.w	r3, r3, #7
 8007900:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007902:	7bbb      	ldrb	r3, [r7, #14]
 8007904:	7b3a      	ldrb	r2, [r7, #12]
 8007906:	4911      	ldr	r1, [pc, #68]	; (800794c <UARTEx_SetNbDataToProcess+0x94>)
 8007908:	5c8a      	ldrb	r2, [r1, r2]
 800790a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800790e:	7b3a      	ldrb	r2, [r7, #12]
 8007910:	490f      	ldr	r1, [pc, #60]	; (8007950 <UARTEx_SetNbDataToProcess+0x98>)
 8007912:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007914:	fb93 f3f2 	sdiv	r3, r3, r2
 8007918:	b29a      	uxth	r2, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007920:	7bfb      	ldrb	r3, [r7, #15]
 8007922:	7b7a      	ldrb	r2, [r7, #13]
 8007924:	4909      	ldr	r1, [pc, #36]	; (800794c <UARTEx_SetNbDataToProcess+0x94>)
 8007926:	5c8a      	ldrb	r2, [r1, r2]
 8007928:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800792c:	7b7a      	ldrb	r2, [r7, #13]
 800792e:	4908      	ldr	r1, [pc, #32]	; (8007950 <UARTEx_SetNbDataToProcess+0x98>)
 8007930:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007932:	fb93 f3f2 	sdiv	r3, r3, r2
 8007936:	b29a      	uxth	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800793e:	bf00      	nop
 8007940:	3714      	adds	r7, #20
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	08008bf0 	.word	0x08008bf0
 8007950:	08008bf8 	.word	0x08008bf8

08007954 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8007954:	b480      	push	{r7}
 8007956:	b087      	sub	sp, #28
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	6812      	ldr	r2, [r2, #0]
 800796c:	f023 0101 	bic.w	r1, r3, #1
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	2b08      	cmp	r3, #8
 800797c:	d102      	bne.n	8007984 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800797e:	2340      	movs	r3, #64	; 0x40
 8007980:	617b      	str	r3, [r7, #20]
 8007982:	e001      	b.n	8007988 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007984:	2300      	movs	r3, #0
 8007986:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007994:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800799a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80079a0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80079a6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 80079ac:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 80079b2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 80079b8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 80079be:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 80079c4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 80079ca:	4313      	orrs	r3, r2
 80079cc:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079d2:	693a      	ldr	r2, [r7, #16]
 80079d4:	4313      	orrs	r3, r2
 80079d6:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079dc:	693a      	ldr	r2, [r7, #16]
 80079de:	4313      	orrs	r3, r2
 80079e0:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079e6:	693a      	ldr	r2, [r7, #16]
 80079e8:	4313      	orrs	r3, r2
 80079ea:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 80079f6:	4b23      	ldr	r3, [pc, #140]	; (8007a84 <FMC_NORSRAM_Init+0x130>)
 80079f8:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a00:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007a08:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8007a10:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8007a18:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	43db      	mvns	r3, r3
 8007a28:	ea02 0103 	and.w	r1, r2, r3
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	4319      	orrs	r1, r3
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a42:	d10c      	bne.n	8007a5e <FMC_NORSRAM_Init+0x10a>
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d008      	beq.n	8007a5e <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a58:	431a      	orrs	r2, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d006      	beq.n	8007a74 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 8007a74:	2300      	movs	r3, #0
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	371c      	adds	r7, #28
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop
 8007a84:	0008fb7f 	.word	0x0008fb7f

08007a88 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b087      	sub	sp, #28
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	1c5a      	adds	r2, r3, #1
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	011b      	lsls	r3, r3, #4
 8007aa8:	431a      	orrs	r2, r3
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	021b      	lsls	r3, r3, #8
 8007ab0:	431a      	orrs	r2, r3
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	079b      	lsls	r3, r3, #30
 8007ab8:	431a      	orrs	r2, r3
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	041b      	lsls	r3, r3, #16
 8007ac0:	431a      	orrs	r2, r3
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	051b      	lsls	r3, r3, #20
 8007aca:	431a      	orrs	r2, r3
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	699b      	ldr	r3, [r3, #24]
 8007ad0:	3b02      	subs	r3, #2
 8007ad2:	061b      	lsls	r3, r3, #24
 8007ad4:	ea42 0103 	orr.w	r1, r2, r3
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	69db      	ldr	r3, [r3, #28]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	3201      	adds	r2, #1
 8007ae0:	4319      	orrs	r1, r3
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007af0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007af4:	d113      	bne.n	8007b1e <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007afe:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	3b01      	subs	r3, #1
 8007b06:	051b      	lsls	r3, r3, #20
 8007b08:	697a      	ldr	r2, [r7, #20]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	431a      	orrs	r2, r3
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	371c      	adds	r7, #28
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b085      	sub	sp, #20
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	607a      	str	r2, [r7, #4]
 8007b38:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b40:	d121      	bne.n	8007b86 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b4a:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	6819      	ldr	r1, [r3, #0]
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	011b      	lsls	r3, r3, #4
 8007b58:	4319      	orrs	r1, r3
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	021b      	lsls	r3, r3, #8
 8007b60:	4319      	orrs	r1, r3
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	079b      	lsls	r3, r3, #30
 8007b68:	4319      	orrs	r1, r3
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	69db      	ldr	r3, [r3, #28]
 8007b6e:	4319      	orrs	r1, r3
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	691b      	ldr	r3, [r3, #16]
 8007b74:	041b      	lsls	r3, r3, #16
 8007b76:	430b      	orrs	r3, r1
 8007b78:	ea42 0103 	orr.w	r1, r2, r3
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007b84:	e005      	b.n	8007b92 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007b8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3714      	adds	r7, #20
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8007ba0:	b084      	sub	sp, #16
 8007ba2:	b480      	push	{r7}
 8007ba4:	b085      	sub	sp, #20
 8007ba6:	af00      	add	r7, sp, #0
 8007ba8:	6078      	str	r0, [r7, #4]
 8007baa:	f107 001c 	add.w	r0, r7, #28
 8007bae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	60fb      	str	r3, [r7, #12]

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 8007bb6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8007bb8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8007bba:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 8007bbe:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 8007bc2:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 8007bc6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	4b07      	ldr	r3, [pc, #28]	; (8007bf0 <SDMMC_Init+0x50>)
 8007bd4:	4013      	ands	r3, r2
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	431a      	orrs	r2, r3
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007bde:	2300      	movs	r3, #0
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3714      	adds	r7, #20
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	b004      	add	sp, #16
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	ffc02c00 	.word	0xffc02c00

08007bf4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b082      	sub	sp, #8
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f043 0203 	orr.w	r2, r3, #3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	601a      	str	r2, [r3, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8007c22:	2002      	movs	r0, #2
 8007c24:	f7f9 fe6a 	bl	80018fc <HAL_Delay>

  return HAL_OK;
 8007c28:	2300      	movs	r3, #0
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3708      	adds	r7, #8
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8007c32:	b480      	push	{r7}
 8007c34:	b083      	sub	sp, #12
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 0303 	and.w	r3, r3, #3
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	370c      	adds	r7, #12
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
	...

08007c50 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b085      	sub	sp, #20
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007c6e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007c74:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007c7a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007c7c:	68fa      	ldr	r2, [r7, #12]
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	68da      	ldr	r2, [r3, #12]
 8007c86:	4b06      	ldr	r3, [pc, #24]	; (8007ca0 <SDMMC_SendCommand+0x50>)
 8007c88:	4013      	ands	r3, r2
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	431a      	orrs	r2, r3
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c92:	2300      	movs	r3, #0
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr
 8007ca0:	fffee0c0 	.word	0xfffee0c0

08007ca4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b083      	sub	sp, #12
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	691b      	ldr	r3, [r3, #16]
 8007cb0:	b2db      	uxtb	r3, r3
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	370c      	adds	r7, #12
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr

08007cbe <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8007cbe:	b480      	push	{r7}
 8007cc0:	b085      	sub	sp, #20
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
 8007cc6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	3314      	adds	r3, #20
 8007ccc:	461a      	mov	r2, r3
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	4413      	add	r3, r2
 8007cd2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3714      	adds	r7, #20
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	685a      	ldr	r2, [r3, #4]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007d0a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007d10:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007d16:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	431a      	orrs	r2, r3
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007d2e:	2300      	movs	r3, #0

}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3714      	adds	r7, #20
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b088      	sub	sp, #32
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007d4a:	2310      	movs	r3, #16
 8007d4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007d4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007d54:	2300      	movs	r3, #0
 8007d56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007d58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d5c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007d5e:	f107 0308 	add.w	r3, r7, #8
 8007d62:	4619      	mov	r1, r3
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f7ff ff73 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8007d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d6e:	2110      	movs	r1, #16
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f000 f9b9 	bl	80080e8 <SDMMC_GetCmdResp1>
 8007d76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d78:	69fb      	ldr	r3, [r7, #28]
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3720      	adds	r7, #32
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b08a      	sub	sp, #40	; 0x28
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	60f8      	str	r0, [r7, #12]
 8007d8a:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007d92:	2307      	movs	r3, #7
 8007d94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007d96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d9a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007da0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007da4:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007da6:	f107 0310 	add.w	r3, r7, #16
 8007daa:	4619      	mov	r1, r3
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f7ff ff4f 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8007db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007db6:	2107      	movs	r1, #7
 8007db8:	68f8      	ldr	r0, [r7, #12]
 8007dba:	f000 f995 	bl	80080e8 <SDMMC_GetCmdResp1>
 8007dbe:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3728      	adds	r7, #40	; 0x28
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b088      	sub	sp, #32
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007dde:	2300      	movs	r3, #0
 8007de0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007de2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007de6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007de8:	f107 0308 	add.w	r3, r7, #8
 8007dec:	4619      	mov	r1, r3
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f7ff ff2e 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fbb9 	bl	800856c <SDMMC_GetCmdError>
 8007dfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007dfc:	69fb      	ldr	r3, [r7, #28]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3720      	adds	r7, #32
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}

08007e06 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b088      	sub	sp, #32
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007e0e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007e12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007e14:	2308      	movs	r3, #8
 8007e16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007e18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007e1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007e22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007e26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007e28:	f107 0308 	add.w	r3, r7, #8
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f7ff ff0e 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 fb4b 	bl	80084d0 <SDMMC_GetCmdResp7>
 8007e3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e3c:	69fb      	ldr	r3, [r7, #28]
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3720      	adds	r7, #32
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}

08007e46 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007e46:	b580      	push	{r7, lr}
 8007e48:	b088      	sub	sp, #32
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
 8007e4e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007e54:	2337      	movs	r3, #55	; 0x37
 8007e56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007e58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007e5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007e66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007e68:	f107 0308 	add.w	r3, r7, #8
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7ff feee 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8007e74:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e78:	2137      	movs	r1, #55	; 0x37
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f934 	bl	80080e8 <SDMMC_GetCmdResp1>
 8007e80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e82:	69fb      	ldr	r3, [r7, #28]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3720      	adds	r7, #32
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b088      	sub	sp, #32
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	60bb      	str	r3, [r7, #8]
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007e9a:	2329      	movs	r3, #41	; 0x29
 8007e9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007e9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ea2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007eac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007eae:	f107 0308 	add.w	r3, r7, #8
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f7ff fecb 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 fa50 	bl	8008360 <SDMMC_GetCmdResp3>
 8007ec0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ec2:	69fb      	ldr	r3, [r7, #28]
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3720      	adds	r7, #32
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b088      	sub	sp, #32
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007eda:	2306      	movs	r3, #6
 8007edc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007ede:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ee2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007ee8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007eec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007eee:	f107 0308 	add.w	r3, r7, #8
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f7ff feab 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8007efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8007efe:	2106      	movs	r1, #6
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f000 f8f1 	bl	80080e8 <SDMMC_GetCmdResp1>
 8007f06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f08:	69fb      	ldr	r3, [r7, #28]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3720      	adds	r7, #32
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b088      	sub	sp, #32
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007f1e:	2333      	movs	r3, #51	; 0x33
 8007f20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007f22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007f2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f30:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007f32:	f107 0308 	add.w	r3, r7, #8
 8007f36:	4619      	mov	r1, r3
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f7ff fe89 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8007f3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f42:	2133      	movs	r1, #51	; 0x33
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 f8cf 	bl	80080e8 <SDMMC_GetCmdResp1>
 8007f4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f4c:	69fb      	ldr	r3, [r7, #28]
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3720      	adds	r7, #32
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b088      	sub	sp, #32
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007f62:	2302      	movs	r3, #2
 8007f64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007f66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007f6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007f76:	f107 0308 	add.w	r3, r7, #8
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f7ff fe67 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f9a2 	bl	80082cc <SDMMC_GetCmdResp2>
 8007f88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f8a:	69fb      	ldr	r3, [r7, #28]
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3720      	adds	r7, #32
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b088      	sub	sp, #32
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007fa2:	2309      	movs	r3, #9
 8007fa4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007fa6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007faa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007fac:	2300      	movs	r3, #0
 8007fae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007fb4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007fb6:	f107 0308 	add.w	r3, r7, #8
 8007fba:	4619      	mov	r1, r3
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f7ff fe47 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 f982 	bl	80082cc <SDMMC_GetCmdResp2>
 8007fc8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007fca:	69fb      	ldr	r3, [r7, #28]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3720      	adds	r7, #32
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b088      	sub	sp, #32
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007fe6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007fea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007fec:	2300      	movs	r3, #0
 8007fee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ff4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007ff6:	f107 0308 	add.w	r3, r7, #8
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f7ff fe27 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008002:	683a      	ldr	r2, [r7, #0]
 8008004:	2103      	movs	r1, #3
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 f9ea 	bl	80083e0 <SDMMC_GetCmdResp6>
 800800c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800800e:	69fb      	ldr	r3, [r7, #28]
}
 8008010:	4618      	mov	r0, r3
 8008012:	3720      	adds	r7, #32
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b088      	sub	sp, #32
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008026:	230d      	movs	r3, #13
 8008028:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800802a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800802e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008030:	2300      	movs	r3, #0
 8008032:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008034:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008038:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800803a:	f107 0308 	add.w	r3, r7, #8
 800803e:	4619      	mov	r1, r3
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f7ff fe05 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8008046:	f241 3288 	movw	r2, #5000	; 0x1388
 800804a:	210d      	movs	r1, #13
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 f84b 	bl	80080e8 <SDMMC_GetCmdResp1>
 8008052:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008054:	69fb      	ldr	r3, [r7, #28]
}
 8008056:	4618      	mov	r0, r3
 8008058:	3720      	adds	r7, #32
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}

0800805e <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b088      	sub	sp, #32
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8008066:	2300      	movs	r3, #0
 8008068:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800806a:	230d      	movs	r3, #13
 800806c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800806e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008072:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008074:	2300      	movs	r3, #0
 8008076:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008078:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800807c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800807e:	f107 0308 	add.w	r3, r7, #8
 8008082:	4619      	mov	r1, r3
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f7ff fde3 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800808a:	f241 3288 	movw	r2, #5000	; 0x1388
 800808e:	210d      	movs	r1, #13
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f829 	bl	80080e8 <SDMMC_GetCmdResp1>
 8008096:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008098:	69fb      	ldr	r3, [r7, #28]
}
 800809a:	4618      	mov	r0, r3
 800809c:	3720      	adds	r7, #32
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}

080080a2 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b088      	sub	sp, #32
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 80080aa:	2300      	movs	r3, #0
 80080ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 80080ae:	230b      	movs	r3, #11
 80080b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80080b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80080b8:	2300      	movs	r3, #0
 80080ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80080bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80080c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80080c2:	f107 0308 	add.w	r3, r7, #8
 80080c6:	4619      	mov	r1, r3
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f7ff fdc1 	bl	8007c50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 80080ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80080d2:	210b      	movs	r1, #11
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f807 	bl	80080e8 <SDMMC_GetCmdResp1>
 80080da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80080dc:	69fb      	ldr	r3, [r7, #28]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3720      	adds	r7, #32
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
	...

080080e8 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b088      	sub	sp, #32
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	460b      	mov	r3, r1
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80080f6:	4b70      	ldr	r3, [pc, #448]	; (80082b8 <SDMMC_GetCmdResp1+0x1d0>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a70      	ldr	r2, [pc, #448]	; (80082bc <SDMMC_GetCmdResp1+0x1d4>)
 80080fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008100:	0a5a      	lsrs	r2, r3, #9
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	fb02 f303 	mul.w	r3, r2, r3
 8008108:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	1e5a      	subs	r2, r3, #1
 800810e:	61fa      	str	r2, [r7, #28]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d102      	bne.n	800811a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008114:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008118:	e0c9      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800811e:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8008120:	69ba      	ldr	r2, [r7, #24]
 8008122:	4b67      	ldr	r3, [pc, #412]	; (80082c0 <SDMMC_GetCmdResp1+0x1d8>)
 8008124:	4013      	ands	r3, r2
 8008126:	2b00      	cmp	r3, #0
 8008128:	d0ef      	beq.n	800810a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1ea      	bne.n	800810a <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008138:	f003 0304 	and.w	r3, r3, #4
 800813c:	2b00      	cmp	r3, #0
 800813e:	d004      	beq.n	800814a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2204      	movs	r2, #4
 8008144:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008146:	2304      	movs	r3, #4
 8008148:	e0b1      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800814e:	f003 0301 	and.w	r3, r3, #1
 8008152:	2b00      	cmp	r3, #0
 8008154:	d004      	beq.n	8008160 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2201      	movs	r2, #1
 800815a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800815c:	2301      	movs	r3, #1
 800815e:	e0a6      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	4a58      	ldr	r2, [pc, #352]	; (80082c4 <SDMMC_GetCmdResp1+0x1dc>)
 8008164:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f7ff fd9c 	bl	8007ca4 <SDMMC_GetCommandResponse>
 800816c:	4603      	mov	r3, r0
 800816e:	461a      	mov	r2, r3
 8008170:	7afb      	ldrb	r3, [r7, #11]
 8008172:	4293      	cmp	r3, r2
 8008174:	d001      	beq.n	800817a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008176:	2301      	movs	r3, #1
 8008178:	e099      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800817a:	2100      	movs	r1, #0
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f7ff fd9e 	bl	8007cbe <SDMMC_GetResponse>
 8008182:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008184:	697a      	ldr	r2, [r7, #20]
 8008186:	4b50      	ldr	r3, [pc, #320]	; (80082c8 <SDMMC_GetCmdResp1+0x1e0>)
 8008188:	4013      	ands	r3, r2
 800818a:	2b00      	cmp	r3, #0
 800818c:	d101      	bne.n	8008192 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800818e:	2300      	movs	r3, #0
 8008190:	e08d      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	2b00      	cmp	r3, #0
 8008196:	da02      	bge.n	800819e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008198:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800819c:	e087      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d001      	beq.n	80081ac <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80081a8:	2340      	movs	r3, #64	; 0x40
 80081aa:	e080      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d001      	beq.n	80081ba <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80081b6:	2380      	movs	r3, #128	; 0x80
 80081b8:	e079      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d002      	beq.n	80081ca <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80081c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081c8:	e071      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d002      	beq.n	80081da <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80081d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081d8:	e069      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d002      	beq.n	80081ea <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80081e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081e8:	e061      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d002      	beq.n	80081fa <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80081f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80081f8:	e059      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008200:	2b00      	cmp	r3, #0
 8008202:	d002      	beq.n	800820a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008204:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008208:	e051      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d002      	beq.n	800821a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008214:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008218:	e049      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008220:	2b00      	cmp	r3, #0
 8008222:	d002      	beq.n	800822a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008224:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008228:	e041      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008230:	2b00      	cmp	r3, #0
 8008232:	d002      	beq.n	800823a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008234:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008238:	e039      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d002      	beq.n	800824a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008244:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008248:	e031      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008250:	2b00      	cmp	r3, #0
 8008252:	d002      	beq.n	800825a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008254:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008258:	e029      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d002      	beq.n	800826a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008264:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008268:	e021      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008270:	2b00      	cmp	r3, #0
 8008272:	d002      	beq.n	800827a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008274:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008278:	e019      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008280:	2b00      	cmp	r3, #0
 8008282:	d002      	beq.n	800828a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008284:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008288:	e011      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008290:	2b00      	cmp	r3, #0
 8008292:	d002      	beq.n	800829a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008294:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008298:	e009      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f003 0308 	and.w	r3, r3, #8
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d002      	beq.n	80082aa <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80082a4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80082a8:	e001      	b.n	80082ae <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80082aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3720      	adds	r7, #32
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	20000000 	.word	0x20000000
 80082bc:	10624dd3 	.word	0x10624dd3
 80082c0:	00200045 	.word	0x00200045
 80082c4:	002000c5 	.word	0x002000c5
 80082c8:	fdffe008 	.word	0xfdffe008

080082cc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b085      	sub	sp, #20
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80082d4:	4b1f      	ldr	r3, [pc, #124]	; (8008354 <SDMMC_GetCmdResp2+0x88>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a1f      	ldr	r2, [pc, #124]	; (8008358 <SDMMC_GetCmdResp2+0x8c>)
 80082da:	fba2 2303 	umull	r2, r3, r2, r3
 80082de:	0a5b      	lsrs	r3, r3, #9
 80082e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80082e4:	fb02 f303 	mul.w	r3, r2, r3
 80082e8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	1e5a      	subs	r2, r3, #1
 80082ee:	60fa      	str	r2, [r7, #12]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d102      	bne.n	80082fa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80082f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80082f8:	e026      	b.n	8008348 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082fe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008306:	2b00      	cmp	r3, #0
 8008308:	d0ef      	beq.n	80082ea <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008310:	2b00      	cmp	r3, #0
 8008312:	d1ea      	bne.n	80082ea <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008318:	f003 0304 	and.w	r3, r3, #4
 800831c:	2b00      	cmp	r3, #0
 800831e:	d004      	beq.n	800832a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2204      	movs	r2, #4
 8008324:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008326:	2304      	movs	r3, #4
 8008328:	e00e      	b.n	8008348 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800832e:	f003 0301 	and.w	r3, r3, #1
 8008332:	2b00      	cmp	r3, #0
 8008334:	d004      	beq.n	8008340 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2201      	movs	r2, #1
 800833a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800833c:	2301      	movs	r3, #1
 800833e:	e003      	b.n	8008348 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	4a06      	ldr	r2, [pc, #24]	; (800835c <SDMMC_GetCmdResp2+0x90>)
 8008344:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3714      	adds	r7, #20
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr
 8008354:	20000000 	.word	0x20000000
 8008358:	10624dd3 	.word	0x10624dd3
 800835c:	002000c5 	.word	0x002000c5

08008360 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008368:	4b1a      	ldr	r3, [pc, #104]	; (80083d4 <SDMMC_GetCmdResp3+0x74>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a1a      	ldr	r2, [pc, #104]	; (80083d8 <SDMMC_GetCmdResp3+0x78>)
 800836e:	fba2 2303 	umull	r2, r3, r2, r3
 8008372:	0a5b      	lsrs	r3, r3, #9
 8008374:	f241 3288 	movw	r2, #5000	; 0x1388
 8008378:	fb02 f303 	mul.w	r3, r2, r3
 800837c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	1e5a      	subs	r2, r3, #1
 8008382:	60fa      	str	r2, [r7, #12]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d102      	bne.n	800838e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008388:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800838c:	e01b      	b.n	80083c6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008392:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800839a:	2b00      	cmp	r3, #0
 800839c:	d0ef      	beq.n	800837e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d1ea      	bne.n	800837e <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083ac:	f003 0304 	and.w	r3, r3, #4
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d004      	beq.n	80083be <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2204      	movs	r2, #4
 80083b8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80083ba:	2304      	movs	r3, #4
 80083bc:	e003      	b.n	80083c6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a06      	ldr	r2, [pc, #24]	; (80083dc <SDMMC_GetCmdResp3+0x7c>)
 80083c2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3714      	adds	r7, #20
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	20000000 	.word	0x20000000
 80083d8:	10624dd3 	.word	0x10624dd3
 80083dc:	002000c5 	.word	0x002000c5

080083e0 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b088      	sub	sp, #32
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	460b      	mov	r3, r1
 80083ea:	607a      	str	r2, [r7, #4]
 80083ec:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80083ee:	4b35      	ldr	r3, [pc, #212]	; (80084c4 <SDMMC_GetCmdResp6+0xe4>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a35      	ldr	r2, [pc, #212]	; (80084c8 <SDMMC_GetCmdResp6+0xe8>)
 80083f4:	fba2 2303 	umull	r2, r3, r2, r3
 80083f8:	0a5b      	lsrs	r3, r3, #9
 80083fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80083fe:	fb02 f303 	mul.w	r3, r2, r3
 8008402:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	1e5a      	subs	r2, r3, #1
 8008408:	61fa      	str	r2, [r7, #28]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d102      	bne.n	8008414 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800840e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008412:	e052      	b.n	80084ba <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008418:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008420:	2b00      	cmp	r3, #0
 8008422:	d0ef      	beq.n	8008404 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008424:	69bb      	ldr	r3, [r7, #24]
 8008426:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1ea      	bne.n	8008404 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008432:	f003 0304 	and.w	r3, r3, #4
 8008436:	2b00      	cmp	r3, #0
 8008438:	d004      	beq.n	8008444 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2204      	movs	r2, #4
 800843e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008440:	2304      	movs	r3, #4
 8008442:	e03a      	b.n	80084ba <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008448:	f003 0301 	and.w	r3, r3, #1
 800844c:	2b00      	cmp	r3, #0
 800844e:	d004      	beq.n	800845a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2201      	movs	r2, #1
 8008454:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008456:	2301      	movs	r3, #1
 8008458:	e02f      	b.n	80084ba <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800845a:	68f8      	ldr	r0, [r7, #12]
 800845c:	f7ff fc22 	bl	8007ca4 <SDMMC_GetCommandResponse>
 8008460:	4603      	mov	r3, r0
 8008462:	461a      	mov	r2, r3
 8008464:	7afb      	ldrb	r3, [r7, #11]
 8008466:	4293      	cmp	r3, r2
 8008468:	d001      	beq.n	800846e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800846a:	2301      	movs	r3, #1
 800846c:	e025      	b.n	80084ba <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	4a16      	ldr	r2, [pc, #88]	; (80084cc <SDMMC_GetCmdResp6+0xec>)
 8008472:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8008474:	2100      	movs	r1, #0
 8008476:	68f8      	ldr	r0, [r7, #12]
 8008478:	f7ff fc21 	bl	8007cbe <SDMMC_GetResponse>
 800847c:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d106      	bne.n	8008496 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	0c1b      	lsrs	r3, r3, #16
 800848c:	b29a      	uxth	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8008492:	2300      	movs	r3, #0
 8008494:	e011      	b.n	80084ba <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800849c:	2b00      	cmp	r3, #0
 800849e:	d002      	beq.n	80084a6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80084a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80084a4:	e009      	b.n	80084ba <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d002      	beq.n	80084b6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80084b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084b4:	e001      	b.n	80084ba <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80084b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3720      	adds	r7, #32
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	20000000 	.word	0x20000000
 80084c8:	10624dd3 	.word	0x10624dd3
 80084cc:	002000c5 	.word	0x002000c5

080084d0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b085      	sub	sp, #20
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80084d8:	4b22      	ldr	r3, [pc, #136]	; (8008564 <SDMMC_GetCmdResp7+0x94>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a22      	ldr	r2, [pc, #136]	; (8008568 <SDMMC_GetCmdResp7+0x98>)
 80084de:	fba2 2303 	umull	r2, r3, r2, r3
 80084e2:	0a5b      	lsrs	r3, r3, #9
 80084e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80084e8:	fb02 f303 	mul.w	r3, r2, r3
 80084ec:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	1e5a      	subs	r2, r3, #1
 80084f2:	60fa      	str	r2, [r7, #12]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d102      	bne.n	80084fe <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80084f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80084fc:	e02c      	b.n	8008558 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008502:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800850a:	2b00      	cmp	r3, #0
 800850c:	d0ef      	beq.n	80084ee <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008514:	2b00      	cmp	r3, #0
 8008516:	d1ea      	bne.n	80084ee <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800851c:	f003 0304 	and.w	r3, r3, #4
 8008520:	2b00      	cmp	r3, #0
 8008522:	d004      	beq.n	800852e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2204      	movs	r2, #4
 8008528:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800852a:	2304      	movs	r3, #4
 800852c:	e014      	b.n	8008558 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008532:	f003 0301 	and.w	r3, r3, #1
 8008536:	2b00      	cmp	r3, #0
 8008538:	d004      	beq.n	8008544 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2201      	movs	r2, #1
 800853e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008540:	2301      	movs	r3, #1
 8008542:	e009      	b.n	8008558 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800854c:	2b00      	cmp	r3, #0
 800854e:	d002      	beq.n	8008556 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2240      	movs	r2, #64	; 0x40
 8008554:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008556:	2300      	movs	r3, #0

}
 8008558:	4618      	mov	r0, r3
 800855a:	3714      	adds	r7, #20
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr
 8008564:	20000000 	.word	0x20000000
 8008568:	10624dd3 	.word	0x10624dd3

0800856c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800856c:	b480      	push	{r7}
 800856e:	b085      	sub	sp, #20
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008574:	4b11      	ldr	r3, [pc, #68]	; (80085bc <SDMMC_GetCmdError+0x50>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a11      	ldr	r2, [pc, #68]	; (80085c0 <SDMMC_GetCmdError+0x54>)
 800857a:	fba2 2303 	umull	r2, r3, r2, r3
 800857e:	0a5b      	lsrs	r3, r3, #9
 8008580:	f241 3288 	movw	r2, #5000	; 0x1388
 8008584:	fb02 f303 	mul.w	r3, r2, r3
 8008588:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	1e5a      	subs	r2, r3, #1
 800858e:	60fa      	str	r2, [r7, #12]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d102      	bne.n	800859a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008594:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008598:	e009      	b.n	80085ae <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800859e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0f1      	beq.n	800858a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a06      	ldr	r2, [pc, #24]	; (80085c4 <SDMMC_GetCmdError+0x58>)
 80085aa:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3714      	adds	r7, #20
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr
 80085ba:	bf00      	nop
 80085bc:	20000000 	.word	0x20000000
 80085c0:	10624dd3 	.word	0x10624dd3
 80085c4:	002000c5 	.word	0x002000c5

080085c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80085c8:	b084      	sub	sp, #16
 80085ca:	b580      	push	{r7, lr}
 80085cc:	b084      	sub	sp, #16
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
 80085d2:	f107 001c 	add.w	r0, r7, #28
 80085d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 fa66 	bl	8008ab8 <USB_CoreReset>
 80085ec:	4603      	mov	r3, r0
 80085ee:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80085f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d106      	bne.n	8008604 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085fa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	639a      	str	r2, [r3, #56]	; 0x38
 8008602:	e005      	b.n	8008610 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008608:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8008610:	7bfb      	ldrb	r3, [r7, #15]
}
 8008612:	4618      	mov	r0, r3
 8008614:	3710      	adds	r7, #16
 8008616:	46bd      	mov	sp, r7
 8008618:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800861c:	b004      	add	sp, #16
 800861e:	4770      	bx	lr

08008620 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008620:	b480      	push	{r7}
 8008622:	b083      	sub	sp, #12
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	f023 0201 	bic.w	r2, r3, #1
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	370c      	adds	r7, #12
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr

08008642 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b084      	sub	sp, #16
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	460b      	mov	r3, r1
 800864c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800864e:	2300      	movs	r3, #0
 8008650:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	68db      	ldr	r3, [r3, #12]
 8008656:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800865e:	78fb      	ldrb	r3, [r7, #3]
 8008660:	2b01      	cmp	r3, #1
 8008662:	d115      	bne.n	8008690 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008670:	2001      	movs	r0, #1
 8008672:	f7f9 f943 	bl	80018fc <HAL_Delay>
      ms++;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	3301      	adds	r3, #1
 800867a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f000 fa0d 	bl	8008a9c <USB_GetMode>
 8008682:	4603      	mov	r3, r0
 8008684:	2b01      	cmp	r3, #1
 8008686:	d01e      	beq.n	80086c6 <USB_SetCurrentMode+0x84>
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2b31      	cmp	r3, #49	; 0x31
 800868c:	d9f0      	bls.n	8008670 <USB_SetCurrentMode+0x2e>
 800868e:	e01a      	b.n	80086c6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008690:	78fb      	ldrb	r3, [r7, #3]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d115      	bne.n	80086c2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80086a2:	2001      	movs	r0, #1
 80086a4:	f7f9 f92a 	bl	80018fc <HAL_Delay>
      ms++;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	3301      	adds	r3, #1
 80086ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 f9f4 	bl	8008a9c <USB_GetMode>
 80086b4:	4603      	mov	r3, r0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d005      	beq.n	80086c6 <USB_SetCurrentMode+0x84>
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2b31      	cmp	r3, #49	; 0x31
 80086be:	d9f0      	bls.n	80086a2 <USB_SetCurrentMode+0x60>
 80086c0:	e001      	b.n	80086c6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80086c2:	2301      	movs	r3, #1
 80086c4:	e005      	b.n	80086d2 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2b32      	cmp	r3, #50	; 0x32
 80086ca:	d101      	bne.n	80086d0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e000      	b.n	80086d2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80086d0:	2300      	movs	r3, #0
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3710      	adds	r7, #16
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
	...

080086dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80086dc:	b084      	sub	sp, #16
 80086de:	b580      	push	{r7, lr}
 80086e0:	b086      	sub	sp, #24
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
 80086e6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80086ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80086ee:	2300      	movs	r3, #0
 80086f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80086f6:	2300      	movs	r3, #0
 80086f8:	613b      	str	r3, [r7, #16]
 80086fa:	e009      	b.n	8008710 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	3340      	adds	r3, #64	; 0x40
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	4413      	add	r3, r2
 8008706:	2200      	movs	r2, #0
 8008708:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	3301      	adds	r3, #1
 800870e:	613b      	str	r3, [r7, #16]
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	2b0e      	cmp	r3, #14
 8008714:	d9f2      	bls.n	80086fc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008716:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008718:	2b00      	cmp	r3, #0
 800871a:	d11c      	bne.n	8008756 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	68fa      	ldr	r2, [r7, #12]
 8008726:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800872a:	f043 0302 	orr.w	r3, r3, #2
 800872e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008734:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	601a      	str	r2, [r3, #0]
 8008754:	e005      	b.n	8008762 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800875a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008768:	461a      	mov	r2, r3
 800876a:	2300      	movs	r3, #0
 800876c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800876e:	2103      	movs	r1, #3
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f000 f959 	bl	8008a28 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008776:	2110      	movs	r1, #16
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 f8f1 	bl	8008960 <USB_FlushTxFifo>
 800877e:	4603      	mov	r3, r0
 8008780:	2b00      	cmp	r3, #0
 8008782:	d001      	beq.n	8008788 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f000 f91d 	bl	80089c8 <USB_FlushRxFifo>
 800878e:	4603      	mov	r3, r0
 8008790:	2b00      	cmp	r3, #0
 8008792:	d001      	beq.n	8008798 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800879e:	461a      	mov	r2, r3
 80087a0:	2300      	movs	r3, #0
 80087a2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087aa:	461a      	mov	r2, r3
 80087ac:	2300      	movs	r3, #0
 80087ae:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087b6:	461a      	mov	r2, r3
 80087b8:	2300      	movs	r3, #0
 80087ba:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80087bc:	2300      	movs	r3, #0
 80087be:	613b      	str	r3, [r7, #16]
 80087c0:	e043      	b.n	800884a <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	015a      	lsls	r2, r3, #5
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	4413      	add	r3, r2
 80087ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087d8:	d118      	bne.n	800880c <USB_DevInit+0x130>
    {
      if (i == 0U)
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d10a      	bne.n	80087f6 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	015a      	lsls	r2, r3, #5
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	4413      	add	r3, r2
 80087e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087ec:	461a      	mov	r2, r3
 80087ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80087f2:	6013      	str	r3, [r2, #0]
 80087f4:	e013      	b.n	800881e <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	015a      	lsls	r2, r3, #5
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	4413      	add	r3, r2
 80087fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008802:	461a      	mov	r2, r3
 8008804:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008808:	6013      	str	r3, [r2, #0]
 800880a:	e008      	b.n	800881e <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	015a      	lsls	r2, r3, #5
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	4413      	add	r3, r2
 8008814:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008818:	461a      	mov	r2, r3
 800881a:	2300      	movs	r3, #0
 800881c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	015a      	lsls	r2, r3, #5
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	4413      	add	r3, r2
 8008826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800882a:	461a      	mov	r2, r3
 800882c:	2300      	movs	r3, #0
 800882e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	015a      	lsls	r2, r3, #5
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	4413      	add	r3, r2
 8008838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800883c:	461a      	mov	r2, r3
 800883e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008842:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	3301      	adds	r3, #1
 8008848:	613b      	str	r3, [r7, #16]
 800884a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884c:	693a      	ldr	r2, [r7, #16]
 800884e:	429a      	cmp	r2, r3
 8008850:	d3b7      	bcc.n	80087c2 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008852:	2300      	movs	r3, #0
 8008854:	613b      	str	r3, [r7, #16]
 8008856:	e043      	b.n	80088e0 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	4413      	add	r3, r2
 8008860:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800886a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800886e:	d118      	bne.n	80088a2 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d10a      	bne.n	800888c <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	015a      	lsls	r2, r3, #5
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	4413      	add	r3, r2
 800887e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008882:	461a      	mov	r2, r3
 8008884:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008888:	6013      	str	r3, [r2, #0]
 800888a:	e013      	b.n	80088b4 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	015a      	lsls	r2, r3, #5
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	4413      	add	r3, r2
 8008894:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008898:	461a      	mov	r2, r3
 800889a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800889e:	6013      	str	r3, [r2, #0]
 80088a0:	e008      	b.n	80088b4 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	015a      	lsls	r2, r3, #5
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	4413      	add	r3, r2
 80088aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088ae:	461a      	mov	r2, r3
 80088b0:	2300      	movs	r3, #0
 80088b2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088c0:	461a      	mov	r2, r3
 80088c2:	2300      	movs	r3, #0
 80088c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	015a      	lsls	r2, r3, #5
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	4413      	add	r3, r2
 80088ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088d2:	461a      	mov	r2, r3
 80088d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80088d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	3301      	adds	r3, #1
 80088de:	613b      	str	r3, [r7, #16]
 80088e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e2:	693a      	ldr	r2, [r7, #16]
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d3b7      	bcc.n	8008858 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088ee:	691b      	ldr	r3, [r3, #16]
 80088f0:	68fa      	ldr	r2, [r7, #12]
 80088f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088fa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008908:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	f043 0210 	orr.w	r2, r3, #16
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	699a      	ldr	r2, [r3, #24]
 800891a:	4b10      	ldr	r3, [pc, #64]	; (800895c <USB_DevInit+0x280>)
 800891c:	4313      	orrs	r3, r2
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008922:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008924:	2b00      	cmp	r3, #0
 8008926:	d005      	beq.n	8008934 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	699b      	ldr	r3, [r3, #24]
 800892c:	f043 0208 	orr.w	r2, r3, #8
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008934:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008936:	2b01      	cmp	r3, #1
 8008938:	d107      	bne.n	800894a <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	699b      	ldr	r3, [r3, #24]
 800893e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008942:	f043 0304 	orr.w	r3, r3, #4
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800894a:	7dfb      	ldrb	r3, [r7, #23]
}
 800894c:	4618      	mov	r0, r3
 800894e:	3718      	adds	r7, #24
 8008950:	46bd      	mov	sp, r7
 8008952:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008956:	b004      	add	sp, #16
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	803c3800 	.word	0x803c3800

08008960 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008960:	b480      	push	{r7}
 8008962:	b085      	sub	sp, #20
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800896a:	2300      	movs	r3, #0
 800896c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	3301      	adds	r3, #1
 8008972:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	4a13      	ldr	r2, [pc, #76]	; (80089c4 <USB_FlushTxFifo+0x64>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d901      	bls.n	8008980 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800897c:	2303      	movs	r3, #3
 800897e:	e01b      	b.n	80089b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	691b      	ldr	r3, [r3, #16]
 8008984:	2b00      	cmp	r3, #0
 8008986:	daf2      	bge.n	800896e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008988:	2300      	movs	r3, #0
 800898a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	019b      	lsls	r3, r3, #6
 8008990:	f043 0220 	orr.w	r2, r3, #32
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	3301      	adds	r3, #1
 800899c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	4a08      	ldr	r2, [pc, #32]	; (80089c4 <USB_FlushTxFifo+0x64>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d901      	bls.n	80089aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80089a6:	2303      	movs	r3, #3
 80089a8:	e006      	b.n	80089b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	691b      	ldr	r3, [r3, #16]
 80089ae:	f003 0320 	and.w	r3, r3, #32
 80089b2:	2b20      	cmp	r3, #32
 80089b4:	d0f0      	beq.n	8008998 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80089b6:	2300      	movs	r3, #0
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3714      	adds	r7, #20
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr
 80089c4:	00030d40 	.word	0x00030d40

080089c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b085      	sub	sp, #20
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80089d0:	2300      	movs	r3, #0
 80089d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	3301      	adds	r3, #1
 80089d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	4a11      	ldr	r2, [pc, #68]	; (8008a24 <USB_FlushRxFifo+0x5c>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d901      	bls.n	80089e6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e018      	b.n	8008a18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	daf2      	bge.n	80089d4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80089ee:	2300      	movs	r3, #0
 80089f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2210      	movs	r2, #16
 80089f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	3301      	adds	r3, #1
 80089fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	4a08      	ldr	r2, [pc, #32]	; (8008a24 <USB_FlushRxFifo+0x5c>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d901      	bls.n	8008a0a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008a06:	2303      	movs	r3, #3
 8008a08:	e006      	b.n	8008a18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	f003 0310 	and.w	r3, r3, #16
 8008a12:	2b10      	cmp	r3, #16
 8008a14:	d0f0      	beq.n	80089f8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008a16:	2300      	movs	r3, #0
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3714      	adds	r7, #20
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr
 8008a24:	00030d40 	.word	0x00030d40

08008a28 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	460b      	mov	r3, r1
 8008a32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	78fb      	ldrb	r3, [r7, #3]
 8008a42:	68f9      	ldr	r1, [r7, #12]
 8008a44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008a4c:	2300      	movs	r3, #0
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3714      	adds	r7, #20
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr

08008a5a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008a5a:	b480      	push	{r7}
 8008a5c:	b085      	sub	sp, #20
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68fa      	ldr	r2, [r7, #12]
 8008a70:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008a74:	f023 0303 	bic.w	r3, r3, #3
 8008a78:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a88:	f043 0302 	orr.w	r3, r3, #2
 8008a8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3714      	adds	r7, #20
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr

08008a9c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	695b      	ldr	r3, [r3, #20]
 8008aa8:	f003 0301 	and.w	r3, r3, #1
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	370c      	adds	r7, #12
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr

08008ab8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b085      	sub	sp, #20
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	4a13      	ldr	r2, [pc, #76]	; (8008b1c <USB_CoreReset+0x64>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d901      	bls.n	8008ad6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008ad2:	2303      	movs	r3, #3
 8008ad4:	e01b      	b.n	8008b0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	daf2      	bge.n	8008ac4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	f043 0201 	orr.w	r2, r3, #1
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	3301      	adds	r3, #1
 8008af2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	4a09      	ldr	r2, [pc, #36]	; (8008b1c <USB_CoreReset+0x64>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d901      	bls.n	8008b00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008afc:	2303      	movs	r3, #3
 8008afe:	e006      	b.n	8008b0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	691b      	ldr	r3, [r3, #16]
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d0f0      	beq.n	8008aee <USB_CoreReset+0x36>

  return HAL_OK;
 8008b0c:	2300      	movs	r3, #0
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3714      	adds	r7, #20
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr
 8008b1a:	bf00      	nop
 8008b1c:	00030d40 	.word	0x00030d40

08008b20 <memset>:
 8008b20:	4402      	add	r2, r0
 8008b22:	4603      	mov	r3, r0
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d100      	bne.n	8008b2a <memset+0xa>
 8008b28:	4770      	bx	lr
 8008b2a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b2e:	e7f9      	b.n	8008b24 <memset+0x4>

08008b30 <__libc_init_array>:
 8008b30:	b570      	push	{r4, r5, r6, lr}
 8008b32:	4d0d      	ldr	r5, [pc, #52]	; (8008b68 <__libc_init_array+0x38>)
 8008b34:	4c0d      	ldr	r4, [pc, #52]	; (8008b6c <__libc_init_array+0x3c>)
 8008b36:	1b64      	subs	r4, r4, r5
 8008b38:	10a4      	asrs	r4, r4, #2
 8008b3a:	2600      	movs	r6, #0
 8008b3c:	42a6      	cmp	r6, r4
 8008b3e:	d109      	bne.n	8008b54 <__libc_init_array+0x24>
 8008b40:	4d0b      	ldr	r5, [pc, #44]	; (8008b70 <__libc_init_array+0x40>)
 8008b42:	4c0c      	ldr	r4, [pc, #48]	; (8008b74 <__libc_init_array+0x44>)
 8008b44:	f000 f818 	bl	8008b78 <_init>
 8008b48:	1b64      	subs	r4, r4, r5
 8008b4a:	10a4      	asrs	r4, r4, #2
 8008b4c:	2600      	movs	r6, #0
 8008b4e:	42a6      	cmp	r6, r4
 8008b50:	d105      	bne.n	8008b5e <__libc_init_array+0x2e>
 8008b52:	bd70      	pop	{r4, r5, r6, pc}
 8008b54:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b58:	4798      	blx	r3
 8008b5a:	3601      	adds	r6, #1
 8008b5c:	e7ee      	b.n	8008b3c <__libc_init_array+0xc>
 8008b5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b62:	4798      	blx	r3
 8008b64:	3601      	adds	r6, #1
 8008b66:	e7f2      	b.n	8008b4e <__libc_init_array+0x1e>
 8008b68:	08008c08 	.word	0x08008c08
 8008b6c:	08008c08 	.word	0x08008c08
 8008b70:	08008c08 	.word	0x08008c08
 8008b74:	08008c0c 	.word	0x08008c0c

08008b78 <_init>:
 8008b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b7a:	bf00      	nop
 8008b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b7e:	bc08      	pop	{r3}
 8008b80:	469e      	mov	lr, r3
 8008b82:	4770      	bx	lr

08008b84 <_fini>:
 8008b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b86:	bf00      	nop
 8008b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b8a:	bc08      	pop	{r3}
 8008b8c:	469e      	mov	lr, r3
 8008b8e:	4770      	bx	lr
