# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Laboratorio1_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:51 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 11:09:52 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:52 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 11:09:53 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:53 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 11:09:53 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:54 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 11:09:55 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:55 on Aug 22,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 11:09:56 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:56 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 11:09:58 on Aug 22,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 20
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:58 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:09:59 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:59 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 11:10:00 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:01 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:10:02 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:03 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 11:10:03 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:04 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 11:10:05 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 12
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:06 on Aug 22,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 11:10:06 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3 {C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/flip_flop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:06 on Aug 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3" C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/flip_flop.sv 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 11:10:06 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3 {C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/contador_6bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:06 on Aug 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3" C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/contador_6bit.sv 
# -- Compiling module contador_6bit
# 
# Top level modules:
# 	contador_6bit
# End time: 11:10:06 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3 {C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/contador_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:06 on Aug 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3" C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/contador_top.sv 
# -- Compiling module contador_top
# 
# Top level modules:
# 	contador_top
# End time: 11:10:08 on Aug 22,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3 {C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/boton_incrementador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:08 on Aug 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3" C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/boton_incrementador.sv 
# -- Compiling module boton_incrementador
# 
# Top level modules:
# 	boton_incrementador
# End time: 11:10:08 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3 {C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/bcd_4b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:08 on Aug 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3" C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/bcd_4b.sv 
# -- Compiling module bcd_4b
# 
# Top level modules:
# 	bcd_4b
# End time: 11:10:08 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3 {C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/tb_contador_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:09 on Aug 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3" C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/tb_contador_top.sv 
# -- Compiling module tb_contador_top
# 
# Top level modules:
# 	tb_contador_top
# End time: 11:10:09 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_contador_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_contador_top 
# Start time: 11:10:09 on Aug 22,2025
# Loading sv_std.std
# Loading work.tb_contador_top
# Loading work.contador_top
# Loading work.boton_incrementador
# Loading work.flip_flop
# Loading work.contador_6bit
# Loading work.bcd_4b
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# === INICIO ===
# t=5000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=15000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=25000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=35000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=45000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=55000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=65000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=75000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=85000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=95000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=105000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=115000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=125000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=135000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=145000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=155000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=165000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=175000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=185000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=195000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# 
# --- Pulsaciones limpias ---
# t=205000 | rst=0 btn_raw=1 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=215000 | rst=0 btn_raw=1 btn_clean=1 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=225000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=235000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=245000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=255000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=265000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=275000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=285000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=295000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=305000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=315000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=325000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=335000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=345000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=355000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=365000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=375000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=385000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=395000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=405000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=415000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=425000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=435000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=445000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=455000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=465000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=475000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=485000 | rst=0 btn_raw=1 btn_clean=1 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=495000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=505000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=515000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=525000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=535000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=545000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=555000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=565000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=575000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=585000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=595000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=605000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=615000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=625000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=635000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=645000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=655000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=665000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=675000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=685000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=695000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=705000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=715000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=725000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=735000 | rst=0 btn_raw=0 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=745000 | rst=0 btn_raw=1 btn_clean=0 | count=2 (0x2) | HEX1=0000001 HEX0=0010010 | H1:? H0:?
# t=755000 | rst=0 btn_raw=1 btn_clean=1 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=765000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=775000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=785000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=795000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=805000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=815000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=825000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=835000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=845000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=855000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=865000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=875000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=885000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=895000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=905000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=915000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=925000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=935000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=945000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=955000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=965000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=975000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=985000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=995000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=1005000 | rst=0 btn_raw=0 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=1015000 | rst=0 btn_raw=1 btn_clean=0 | count=3 (0x3) | HEX1=0000001 HEX0=0000110 | H1:? H0:?
# t=1025000 | rst=0 btn_raw=1 btn_clean=1 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1035000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1045000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1055000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1065000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1075000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1085000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1095000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1105000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1115000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1125000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1135000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1145000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1155000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1165000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1175000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1185000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1195000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1205000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1215000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1225000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1235000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1245000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1255000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1265000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1275000 | rst=0 btn_raw=0 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1285000 | rst=0 btn_raw=1 btn_clean=0 | count=4 (0x4) | HEX1=0000001 HEX0=1001100 | H1:? H0:?
# t=1295000 | rst=0 btn_raw=1 btn_clean=1 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1305000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1315000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1325000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1335000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1345000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1355000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1365000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1375000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1385000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1395000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1405000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1415000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1425000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1435000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1445000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1455000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1465000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1475000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1485000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1495000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1505000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1515000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1525000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1535000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1545000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# 
# --- Pulsacin con rebote simulado ---
# t=1555000 | rst=0 btn_raw=0 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1565000 | rst=0 btn_raw=1 btn_clean=0 | count=5 (0x5) | HEX1=0000001 HEX0=0100100 | H1:? H0:?
# t=1575000 | rst=0 btn_raw=0 btn_clean=1 | count=6 (0x6) | HEX1=0000001 HEX0=0100000 | H1:? H0:?
# t=1585000 | rst=0 btn_raw=1 btn_clean=0 | count=6 (0x6) | HEX1=0000001 HEX0=0100000 | H1:? H0:?
# t=1595000 | rst=0 btn_raw=0 btn_clean=1 | count=7 (0x7) | HEX1=0000001 HEX0=0001111 | H1:? H0:?
# t=1605000 | rst=0 btn_raw=1 btn_clean=0 | count=7 (0x7) | HEX1=0000001 HEX0=0001111 | H1:? H0:?
# t=1615000 | rst=0 btn_raw=0 btn_clean=1 | count=8 (0x8) | HEX1=0000001 HEX0=0000000 | H1:? H0:?
# t=1625000 | rst=0 btn_raw=1 btn_clean=0 | count=8 (0x8) | HEX1=0000001 HEX0=0000000 | H1:? H0:?
# t=1635000 | rst=0 btn_raw=1 btn_clean=1 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1645000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1655000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1665000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1675000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1685000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1695000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1705000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1715000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1725000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1735000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1745000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1755000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1765000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1775000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1785000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1795000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1805000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1815000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1825000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1835000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1845000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1855000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1865000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1875000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1885000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1895000 | rst=0 btn_raw=0 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# 
# --- Rfaga rpida ---
# t=1905000 | rst=0 btn_raw=1 btn_clean=0 | count=9 (0x9) | HEX1=0000001 HEX0=0000100 | H1:? H0:?
# t=1915000 | rst=0 btn_raw=1 btn_clean=1 | count=10 (0xa) | HEX1=0000001 HEX0=0001000 | H1:? H0:?
# t=1925000 | rst=0 btn_raw=0 btn_clean=0 | count=10 (0xa) | HEX1=0000001 HEX0=0001000 | H1:? H0:?
# t=1935000 | rst=0 btn_raw=0 btn_clean=0 | count=10 (0xa) | HEX1=0000001 HEX0=0001000 | H1:? H0:?
# t=1945000 | rst=0 btn_raw=0 btn_clean=0 | count=10 (0xa) | HEX1=0000001 HEX0=0001000 | H1:? H0:?
# t=1955000 | rst=0 btn_raw=1 btn_clean=0 | count=10 (0xa) | HEX1=0000001 HEX0=0001000 | H1:? H0:?
# t=1965000 | rst=0 btn_raw=1 btn_clean=1 | count=11 (0xb) | HEX1=0000001 HEX0=1100000 | H1:? H0:?
# t=1975000 | rst=0 btn_raw=0 btn_clean=0 | count=11 (0xb) | HEX1=0000001 HEX0=1100000 | H1:? H0:?
# t=1985000 | rst=0 btn_raw=0 btn_clean=0 | count=11 (0xb) | HEX1=0000001 HEX0=1100000 | H1:? H0:?
# t=1995000 | rst=0 btn_raw=0 btn_clean=0 | count=11 (0xb) | HEX1=0000001 HEX0=1100000 | H1:? H0:?
# t=2005000 | rst=0 btn_raw=1 btn_clean=0 | count=11 (0xb) | HEX1=0000001 HEX0=1100000 | H1:? H0:?
# t=2015000 | rst=0 btn_raw=1 btn_clean=1 | count=12 (0xc) | HEX1=0000001 HEX0=0110001 | H1:? H0:?
# t=2025000 | rst=0 btn_raw=0 btn_clean=0 | count=12 (0xc) | HEX1=0000001 HEX0=0110001 | H1:? H0:?
# t=2035000 | rst=0 btn_raw=0 btn_clean=0 | count=12 (0xc) | HEX1=0000001 HEX0=0110001 | H1:? H0:?
# t=2045000 | rst=0 btn_raw=0 btn_clean=0 | count=12 (0xc) | HEX1=0000001 HEX0=0110001 | H1:? H0:?
# t=2055000 | rst=0 btn_raw=1 btn_clean=0 | count=12 (0xc) | HEX1=0000001 HEX0=0110001 | H1:? H0:?
# t=2065000 | rst=0 btn_raw=1 btn_clean=1 | count=13 (0xd) | HEX1=0000001 HEX0=1000010 | H1:? H0:?
# t=2075000 | rst=0 btn_raw=0 btn_clean=0 | count=13 (0xd) | HEX1=0000001 HEX0=1000010 | H1:? H0:?
# t=2085000 | rst=0 btn_raw=0 btn_clean=0 | count=13 (0xd) | HEX1=0000001 HEX0=1000010 | H1:? H0:?
# t=2095000 | rst=0 btn_raw=0 btn_clean=0 | count=13 (0xd) | HEX1=0000001 HEX0=1000010 | H1:? H0:?
# t=2105000 | rst=0 btn_raw=1 btn_clean=0 | count=13 (0xd) | HEX1=0000001 HEX0=1000010 | H1:? H0:?
# t=2115000 | rst=0 btn_raw=1 btn_clean=1 | count=14 (0xe) | HEX1=0000001 HEX0=0110000 | H1:? H0:1
# t=2125000 | rst=0 btn_raw=0 btn_clean=0 | count=14 (0xe) | HEX1=0000001 HEX0=0110000 | H1:? H0:1
# t=2135000 | rst=0 btn_raw=0 btn_clean=0 | count=14 (0xe) | HEX1=0000001 HEX0=0110000 | H1:? H0:1
# t=2145000 | rst=0 btn_raw=0 btn_clean=0 | count=14 (0xe) | HEX1=0000001 HEX0=0110000 | H1:? H0:1
# t=2155000 | rst=0 btn_raw=1 btn_clean=0 | count=14 (0xe) | HEX1=0000001 HEX0=0110000 | H1:? H0:1
# t=2165000 | rst=0 btn_raw=1 btn_clean=1 | count=15 (0xf) | HEX1=0000001 HEX0=0111000 | H1:? H0:?
# t=2175000 | rst=0 btn_raw=0 btn_clean=0 | count=15 (0xf) | HEX1=0000001 HEX0=0111000 | H1:? H0:?
# t=2185000 | rst=0 btn_raw=0 btn_clean=0 | count=15 (0xf) | HEX1=0000001 HEX0=0111000 | H1:? H0:?
# t=2195000 | rst=0 btn_raw=0 btn_clean=0 | count=15 (0xf) | HEX1=0000001 HEX0=0111000 | H1:? H0:?
# t=2205000 | rst=0 btn_raw=1 btn_clean=0 | count=15 (0xf) | HEX1=0000001 HEX0=0111000 | H1:? H0:?
# t=2215000 | rst=0 btn_raw=1 btn_clean=1 | count=16 (0x10) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2225000 | rst=0 btn_raw=0 btn_clean=0 | count=16 (0x10) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2235000 | rst=0 btn_raw=0 btn_clean=0 | count=16 (0x10) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2245000 | rst=0 btn_raw=0 btn_clean=0 | count=16 (0x10) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2255000 | rst=0 btn_raw=1 btn_clean=0 | count=16 (0x10) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2265000 | rst=0 btn_raw=1 btn_clean=1 | count=17 (0x11) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2275000 | rst=0 btn_raw=0 btn_clean=0 | count=17 (0x11) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2285000 | rst=0 btn_raw=0 btn_clean=0 | count=17 (0x11) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2295000 | rst=0 btn_raw=0 btn_clean=0 | count=17 (0x11) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# 
# --- Reset intermedio ---
# t=2305000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2315000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2325000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2335000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2345000 | rst=1 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2355000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2365000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2375000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2385000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2395000 | rst=0 btn_raw=0 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2405000 | rst=0 btn_raw=1 btn_clean=0 | count=0 (0x0) | HEX1=0000001 HEX0=0000001 | H1:? H0:?
# t=2415000 | rst=0 btn_raw=1 btn_clean=1 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2425000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2435000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2445000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2455000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2465000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2475000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2485000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2495000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2505000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2515000 | rst=0 btn_raw=1 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2525000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2535000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2545000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2555000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2565000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2575000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2585000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2595000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2605000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2615000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# 
# === FIN ===
# t=2625000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2635000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2645000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# t=2655000 | rst=0 btn_raw=0 btn_clean=0 | count=1 (0x1) | HEX1=0000001 HEX0=1001111 | H1:? H0:E
# ** Note: $finish    : C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/tb_contador_top.sv(161)
#    Time: 2665 ns  Iteration: 0  Instance: /tb_contador_top
# 1
# Break in Module tb_contador_top at C:/Users/Mano-/Documents/Documentos/Quartus/Laboratorio1-Taller-Disen/laboratorio1/problema3/tb_contador_top.sv line 161
# End time: 11:11:07 on Aug 22,2025, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
