

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 30 09:52:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.92>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%probe_in_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %probe_in) nounwind" [LAB1_FIR/.settings/fir.c:5]   --->   Operation 3 'read' 'probe_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_in_5_load = load i32* @data_in_5, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 4 'load' 'data_in_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_3 = shl i32 %data_in_5_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 5 'shl' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_4_3 = sub i32 %tmp_3, %data_in_5_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 6 'sub' 'tmp_4_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_in_2_load = load i32* @data_in_2, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 7 'load' 'data_in_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_5 = shl i32 %data_in_2_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 8 'shl' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_in_1_load = load i32* @data_in_1, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 9 'load' 'data_in_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store i32 %data_in_1_load, i32* @data_in_2, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_7)   --->   "%tmp_6 = shl i32 %data_in_1_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 11 'shl' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_4_7 = sub i32 %tmp_6, %data_in_1_load" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 12 'sub' 'tmp_4_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_0_load = load i32* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 13 'load' 'data_in_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i32 %data_in_0_load, i32* @data_in_1, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_7 = shl i32 %data_in_0_load, 1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 15 'shl' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i32 %probe_in_read, i32* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:20]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp_4_3, %tmp_5" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 17 'add' 'tmp6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %probe_in_read, %tmp_7" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 18 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %tmp8, %tmp_4_7" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 19 'add' 'tmp7' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 8.74>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %probe_in) nounwind, !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !13"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LAB1_FIR/.settings/fir.c:7]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %probe_in, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LAB1_FIR/.settings/fir.c:8]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_in_8_load = load i32* @data_in_8, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 25 'load' 'data_in_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_in_7_load = load i32* @data_in_7, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 26 'load' 'data_in_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %data_in_7_load, i32* @data_in_8, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = shl i32 %data_in_7_load, 1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 28 'shl' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_in_6_load = load i32* @data_in_6, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 29 'load' 'data_in_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %data_in_6_load, i32* @data_in_7, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = shl i32 %data_in_6_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 31 'shl' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %data_in_5_load, i32* @data_in_6, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_in_4_load = load i32* @data_in_4, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 33 'load' 'data_in_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %data_in_4_load, i32* @data_in_5, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data_in_3_load = load i32* @data_in_3, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 35 'load' 'data_in_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %data_in_3_load, i32* @data_in_4, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = shl i32 %data_in_3_load, 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 37 'shl' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i32 %data_in_2_load, i32* @data_in_3, align 4" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %data_in_3_load, %data_in_8_load" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 39 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_4, %tmp_1" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 40 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %data_in_4_load" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 41 'add' 'tmp2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 42 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp_2" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 43 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp7, %tmp5" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 44 'add' 'tmp4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc = add nsw i32 %tmp4, %tmp" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 45 'add' 'acc' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i32P(i32* %out_r, i32 %acc) nounwind" [LAB1_FIR/.settings/fir.c:23]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [LAB1_FIR/.settings/fir.c:24]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ probe_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_in_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
probe_in_read  (read         ) [ 000]
data_in_5_load (load         ) [ 001]
tmp_3          (shl          ) [ 000]
tmp_4_3        (sub          ) [ 000]
data_in_2_load (load         ) [ 001]
tmp_5          (shl          ) [ 000]
data_in_1_load (load         ) [ 000]
StgValue_10    (store        ) [ 000]
tmp_6          (shl          ) [ 000]
tmp_4_7        (sub          ) [ 000]
data_in_0_load (load         ) [ 000]
StgValue_14    (store        ) [ 000]
tmp_7          (shl          ) [ 000]
StgValue_16    (store        ) [ 000]
tmp6           (add          ) [ 001]
tmp8           (add          ) [ 000]
tmp7           (add          ) [ 001]
StgValue_20    (specbitsmap  ) [ 000]
StgValue_21    (specbitsmap  ) [ 000]
StgValue_22    (spectopmodule) [ 000]
StgValue_23    (specinterface) [ 000]
StgValue_24    (specinterface) [ 000]
data_in_8_load (load         ) [ 000]
data_in_7_load (load         ) [ 000]
StgValue_27    (store        ) [ 000]
tmp_1          (shl          ) [ 000]
data_in_6_load (load         ) [ 000]
StgValue_30    (store        ) [ 000]
tmp_2          (shl          ) [ 000]
StgValue_32    (store        ) [ 000]
data_in_4_load (load         ) [ 000]
StgValue_34    (store        ) [ 000]
data_in_3_load (load         ) [ 000]
StgValue_36    (store        ) [ 000]
tmp_4          (shl          ) [ 000]
StgValue_38    (store        ) [ 000]
tmp1           (add          ) [ 000]
tmp3           (add          ) [ 000]
tmp2           (add          ) [ 000]
tmp            (add          ) [ 000]
tmp5           (add          ) [ 000]
tmp4           (add          ) [ 000]
acc            (add          ) [ 000]
StgValue_46    (write        ) [ 000]
StgValue_47    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="probe_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="probe_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_in_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_in_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_in_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_in_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_in_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_in_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="probe_in_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="probe_in_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="StgValue_46_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="data_in_5_load_load_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_5_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="tmp_3_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="3" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp_4_3_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_3/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="data_in_2_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_2_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_5_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="3" slack="0"/>
<pin id="80" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="data_in_1_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_1_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="StgValue_10_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_6_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_4_7_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_7/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="data_in_0_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_0_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="StgValue_14_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_7_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="StgValue_16_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp8_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp7_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="data_in_8_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_8_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="data_in_7_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_7_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="StgValue_27_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="data_in_6_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_6_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_30_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_32_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="data_in_4_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_4_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_34_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_in_3_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_3_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_36_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_38_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp5_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="acc_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="data_in_5_load_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_5_load "/>
</bind>
</comp>

<comp id="263" class="1005" name="data_in_2_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_2_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp6_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp7_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="42" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="65"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="61" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="57" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="83" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="83" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="105" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="44" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="67" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="77" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="44" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="115" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="99" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="149" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="165" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="196" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="196" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="145" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="206" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="159" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="186" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="217" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="175" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="235" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="261"><net_src comp="57" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="266"><net_src comp="73" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="271"><net_src comp="127" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="276"><net_src comp="139" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="246" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
	Port: data_in_8 | {2 }
	Port: data_in_7 | {2 }
	Port: data_in_6 | {2 }
	Port: data_in_5 | {2 }
	Port: data_in_4 | {2 }
	Port: data_in_3 | {2 }
	Port: data_in_2 | {1 }
	Port: data_in_1 | {1 }
	Port: data_in_0 | {1 }
 - Input state : 
	Port: fir : probe_in | {1 }
	Port: fir : data_in_8 | {2 }
	Port: fir : data_in_7 | {2 }
	Port: fir : data_in_6 | {2 }
	Port: fir : data_in_5 | {1 }
	Port: fir : data_in_4 | {2 }
	Port: fir : data_in_3 | {2 }
	Port: fir : data_in_2 | {1 }
	Port: fir : data_in_1 | {1 }
	Port: fir : data_in_0 | {1 }
  - Chain level:
	State 1
		tmp_3 : 1
		tmp_4_3 : 1
		tmp_5 : 1
		StgValue_10 : 1
		tmp_6 : 1
		tmp_4_7 : 1
		StgValue_14 : 1
		tmp_7 : 1
		tmp6 : 2
		tmp8 : 1
		tmp7 : 2
	State 2
		StgValue_27 : 1
		tmp_1 : 1
		StgValue_30 : 1
		tmp_2 : 1
		StgValue_34 : 1
		StgValue_36 : 1
		tmp_4 : 1
		tmp1 : 1
		tmp3 : 1
		tmp2 : 2
		tmp : 3
		tmp5 : 1
		tmp4 : 2
		acc : 4
		StgValue_46 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        tmp6_fu_127       |    0    |    32   |
|          |        tmp8_fu_133       |    0    |    32   |
|          |        tmp7_fu_139       |    0    |    32   |
|          |        tmp1_fu_217       |    0    |    39   |
|    add   |        tmp3_fu_223       |    0    |    32   |
|          |        tmp2_fu_229       |    0    |    32   |
|          |        tmp_fu_235        |    0    |    32   |
|          |        tmp5_fu_241       |    0    |    32   |
|          |        tmp4_fu_246       |    0    |    32   |
|          |        acc_fu_251        |    0    |    32   |
|----------|--------------------------|---------|---------|
|    sub   |       tmp_4_3_fu_67      |    0    |    32   |
|          |       tmp_4_7_fu_99      |    0    |    39   |
|----------|--------------------------|---------|---------|
|   read   | probe_in_read_read_fu_44 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_46_write_fu_50 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_3_fu_61       |    0    |    0    |
|          |        tmp_5_fu_77       |    0    |    0    |
|          |        tmp_6_fu_93       |    0    |    0    |
|    shl   |       tmp_7_fu_115       |    0    |    0    |
|          |       tmp_1_fu_159       |    0    |    0    |
|          |       tmp_2_fu_175       |    0    |    0    |
|          |       tmp_4_fu_206       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   398   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|data_in_2_load_reg_263|   32   |
|data_in_5_load_reg_258|   32   |
|     tmp6_reg_268     |   32   |
|     tmp7_reg_273     |   32   |
+----------------------+--------+
|         Total        |   128  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   398  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   128  |    -   |
+-----------+--------+--------+
|   Total   |   128  |   398  |
+-----------+--------+--------+
