

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:51:54 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.329 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     28|        -|        -|    -|
|Expression           |        -|      0|        0|     2027|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1186|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     28|     1186|     2095|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------------+-------------------------------------------+----------------+
    |                    Instance                   |                   Module                  |   Expression   |
    +-----------------------------------------------+-------------------------------------------+----------------+
    |myproject_am_addmul_10s_13s_10s_20_1_1_U16     |myproject_am_addmul_10s_13s_10s_20_1_1     | i0 * (i1 + i2) |
    |myproject_am_addmul_13s_11s_10s_20_1_1_U9      |myproject_am_addmul_13s_11s_10s_20_1_1     | i0 * (i1 + i2) |
    |myproject_am_submul_12s_10s_10s_20_1_1_U19     |myproject_am_submul_12s_10s_10s_20_1_1     | i0 * (i1 - i2) |
    |myproject_am_submul_12s_10s_10s_20_1_1_U20     |myproject_am_submul_12s_10s_10s_20_1_1     | i0 * (i1 - i2) |
    |myproject_am_submul_13s_10s_10s_20_1_1_U28     |myproject_am_submul_13s_10s_10s_20_1_1     | i0 * (i1 - i2) |
    |myproject_am_submul_13s_11s_10s_20_1_1_U17     |myproject_am_submul_13s_11s_10s_20_1_1     | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_10s_21s_25ns_25_1_1_U18  |myproject_mac_mul_sub_10s_21s_25ns_25_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_10s_21s_25ns_25_1_1_U8    |myproject_mac_muladd_10s_21s_25ns_25_1_1   |  i0 * i1 + i2  |
    |myproject_mac_mulsub_10s_20s_25ns_25_1_1_U27   |myproject_mac_mulsub_10s_20s_25ns_25_1_1   |  i0 - i1 * i2  |
    |myproject_mac_mulsub_10s_20s_25s_25_1_1_U22    |myproject_mac_mulsub_10s_20s_25s_25_1_1    |  i0 - i1 * i2  |
    |myproject_mul_mul_10s_11s_20_1_1_U1            |myproject_mul_mul_10s_11s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_20_1_1_U23           |myproject_mul_mul_10s_11s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_21_1_1_U2            |myproject_mul_mul_10s_11s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_21_1_1_U4            |myproject_mul_mul_10s_11s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_21_1_1_U5            |myproject_mul_mul_10s_11s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_12s_20_1_1_U10           |myproject_mul_mul_10s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_12s_22_1_1_U3            |myproject_mul_mul_10s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_13s_20_1_1_U7            |myproject_mul_mul_10s_13s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_13s_20_1_1_U13           |myproject_mul_mul_10s_13s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_13s_20_1_1_U24           |myproject_mul_mul_10s_13s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_15s_20_1_1_U21           |myproject_mul_mul_10s_15s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U6            |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U14           |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U15           |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U25           |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U26           |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_21s_25_1_1_U12           |myproject_mul_mul_10s_21s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_22s_25_1_1_U11           |myproject_mul_mul_10s_22s_25_1_1           |     i0 * i1    |
    +-----------------------------------------------+-------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_328_p2              |     *    |      0|  0|  62|          10|          10|
    |mul_ln1192_16_fu_899_p2           |     *    |      0|  0|  62|           6|          10|
    |r_V_20_fu_599_p2                  |     *    |      0|  0|  62|           4|          10|
    |r_V_22_fu_334_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_27_fu_716_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_29_fu_728_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_31_fu_229_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_36_fu_516_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_38_fu_881_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_39_fu_657_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_5_fu_425_p2                   |     *    |      0|  0|  62|          10|          10|
    |add_ln1192_10_fu_590_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_11_fu_912_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_13_fu_635_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_14_fu_670_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_15_fu_941_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_16_fu_957_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_18_fu_710_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_19_fu_1055_p2          |     +    |      0|  0|  37|          30|          30|
    |add_ln1192_20_fu_1091_p2          |     +    |      0|  0|  30|          30|          30|
    |add_ln1192_2_fu_420_p2            |     +    |      0|  0|  32|          25|          25|
    |add_ln1192_3_fu_767_p2            |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_4_fu_780_p2            |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_6_fu_510_p2            |     +    |      0|  0|  30|          30|          30|
    |add_ln1192_7_fu_805_p2            |     +    |      0|  0|  30|          30|          30|
    |add_ln1192_8_fu_818_p2            |     +    |      0|  0|  30|          30|          30|
    |grp_fu_1219_p2                    |     +    |      0|  0|  30|          25|          25|
    |r_V_34_fu_1140_p2                 |     +    |      0|  0|  22|          15|          15|
    |r_V_35_fu_493_p2                  |     +    |      0|  0|  20|          13|          13|
    |ret_V_1_fu_850_p2                 |     +    |      0|  0|  30|          26|          30|
    |ret_V_2_fu_918_p2                 |     +    |      0|  0|  30|          20|          25|
    |ret_V_3_fu_1025_p2                |     +    |      0|  0|  30|          20|          25|
    |ret_V_6_fu_1110_p2                |     +    |      0|  0|  30|          25|          30|
    |ret_V_fu_1159_p2                  |     +    |      0|  0|  30|          21|          25|
    |r_V_32_fu_380_p2                  |     -    |      0|  0|  20|          13|          13|
    |r_V_37_fu_541_p2                  |     -    |      0|  0|  22|          15|          15|
    |r_V_42_fu_692_p2                  |     -    |      0|  0|  21|          14|          14|
    |r_V_43_fu_1061_p2                 |     -    |      0|  0|  21|          14|          14|
    |ret_V_4_fu_680_p2                 |     -    |      0|  0|  32|           1|          25|
    |ret_V_5_fu_686_p2                 |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_10_fu_876_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_11_fu_893_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_13_fu_622_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_14_fu_651_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_15_fu_974_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_16_fu_1002_p2          |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_17_fu_1019_p2          |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_18_fu_1078_p2          |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_19_fu_1104_p2          |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_2_fu_751_p2            |     -    |      0|  0|  32|          25|          25|
    |sub_ln1192_3_fu_1154_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_4_fu_487_p2            |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_5_fu_793_p2            |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_6_fu_831_p2            |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_7_fu_844_p2            |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_9_fu_578_p2            |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_fu_362_p2              |     -    |      0|  0|  30|          25|          25|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2027|        1205|        1263|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  160|        320|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  163|        326|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1192_10_reg_1583                |   25|   0|   25|          0|
    |add_ln1192_14_reg_1598                |   25|   0|   25|          0|
    |add_ln1192_18_reg_1608                |   20|   0|   25|          5|
    |add_ln1192_2_reg_1512                 |   25|   0|   25|          0|
    |add_ln1192_4_reg_1623                 |   25|   0|   25|          0|
    |add_ln1192_6_reg_1542                 |   25|   0|   30|          5|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |mul_ln1118_reg_1497                   |   20|   0|   20|          0|
    |mul_ln1192_10_reg_1557                |   20|   0|   20|          0|
    |mul_ln1192_11_reg_1567                |   20|   0|   20|          0|
    |mul_ln1192_15_reg_1593                |   20|   0|   20|          0|
    |mul_ln1192_18_reg_1502                |   25|   0|   25|          0|
    |mul_ln1192_19_reg_1507                |   20|   0|   20|          0|
    |mul_ln1192_21_reg_1603                |   20|   0|   20|          0|
    |mul_ln1192_22_reg_1613                |   25|   0|   25|          0|
    |mul_ln1192_23_reg_1618                |   25|   0|   25|          0|
    |mul_ln1192_3_reg_1527                 |   20|   0|   20|          0|
    |mul_ln1192_4_reg_1532                 |   20|   0|   20|          0|
    |mul_ln1192_8_reg_1547                 |   25|   0|   25|          0|
    |mul_ln1192_9_reg_1552                 |   25|   0|   25|          0|
    |mul_ln1192_reg_1399                   |   20|   0|   20|          0|
    |p_Val2_7_reg_1417                     |   10|   0|   10|          0|
    |r_V_10_reg_1461                       |   22|   0|   22|          0|
    |r_V_11_reg_1472                       |   21|   0|   21|          0|
    |r_V_17_reg_1492                       |   21|   0|   21|          0|
    |r_V_1_reg_1466                        |   10|   0|   11|          1|
    |r_V_2_reg_1477                        |   10|   0|   13|          3|
    |r_V_31_reg_1412                       |   20|   0|   20|          0|
    |r_V_33_reg_1437                       |   21|   0|   21|          0|
    |r_V_35_reg_1537                       |   13|   0|   13|          0|
    |r_V_37_reg_1572                       |   13|   0|   15|          2|
    |r_V_3_reg_1432                        |   10|   0|   11|          1|
    |r_V_5_reg_1517                        |   20|   0|   20|          0|
    |r_V_9_reg_1426                        |   10|   0|   12|          2|
    |sext_ln1118_11_reg_1447               |   20|   0|   20|          0|
    |sext_ln1118_6_reg_1522                |   11|   0|   14|          3|
    |sext_ln1192_15_reg_1562               |   20|   0|   20|          0|
    |sext_ln1192_16_reg_1577               |   20|   0|   20|          0|
    |sext_ln1192_18_reg_1588               |   15|   0|   15|          0|
    |sext_ln1192_1_reg_1393                |   25|   0|   25|          0|
    |sext_ln1192_1_reg_1393_pp0_iter1_reg  |   25|   0|   25|          0|
    |sext_ln1192_2_reg_1404                |   20|   0|   20|          0|
    |sext_ln1192_reg_1377                  |   20|   0|   20|          0|
    |tmp_1_reg_1366                        |   10|   0|   10|          0|
    |tmp_1_reg_1366_pp0_iter1_reg          |   10|   0|   10|          0|
    |tmp_2_reg_1385                        |   10|   0|   10|          0|
    |tmp_4_reg_1454                        |   10|   0|   10|          0|
    |tmp_4_reg_1454_pp0_iter1_reg          |   10|   0|   10|          0|
    |tmp_5_reg_1482                        |   10|   0|   10|          0|
    |tmp_5_reg_1482_pp0_iter1_reg          |   10|   0|   10|          0|
    |trunc_ln1192_reg_1442                 |   20|   0|   20|          0|
    |trunc_ln708_1_reg_1628                |   10|   0|   10|          0|
    |trunc_ln708_2_reg_1633                |   10|   0|   10|          0|
    |trunc_ln708_3_reg_1638                |   10|   0|   10|          0|
    |trunc_ln708_4_reg_1643                |   10|   0|   10|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  160|   0|  160|          0|
    |tmp_2_reg_1385                        |   64|  32|   10|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1186|  32| 1154|         22|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  160|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   10|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   10|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   10|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   10|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   10|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 5 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i160 %x_V_read to i10" [firmware/myproject.cpp:50]   --->   Operation 6 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)" [firmware/myproject.cpp:50]   --->   Operation 7 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i10 %tmp_1 to i20" [firmware/myproject.cpp:51]   --->   Operation 8 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i10 %tmp_1 to i21" [firmware/myproject.cpp:50]   --->   Operation 9 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %tmp_2 to i25" [firmware/myproject.cpp:50]   --->   Operation 11 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln1117, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 12 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %r_V to i20" [firmware/myproject.cpp:50]   --->   Operation 13 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i20 %sext_ln1192, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 14 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i10 %trunc_ln1117 to i20" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i10 %tmp_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.70ns)   --->   "%r_V_31 = mul i20 %sext_ln1116, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 17 'mul' 'r_V_31' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_9 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_7, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_V_3 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 20 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i11 %r_V_3 to i21" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_33 = mul i21 %sext_ln1117, %sext_ln1116_1" [firmware/myproject.cpp:50]   --->   Operation 22 'mul' 'r_V_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i21 %r_V_33 to i20" [firmware/myproject.cpp:50]   --->   Operation 23 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %p_Val2_7 to i20" [firmware/myproject.cpp:51]   --->   Operation 24 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i10 %p_Val2_7 to i21" [firmware/myproject.cpp:51]   --->   Operation 25 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i10 %p_Val2_7 to i22" [firmware/myproject.cpp:51]   --->   Operation 26 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)" [firmware/myproject.cpp:51]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i12 %r_V_9 to i22" [firmware/myproject.cpp:51]   --->   Operation 28 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i22 %sext_ln1118_13, %sext_ln1116_2" [firmware/myproject.cpp:51]   --->   Operation 29 'mul' 'r_V_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r_V_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_7, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 30 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i11 %r_V_1 to i21" [firmware/myproject.cpp:51]   --->   Operation 31 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_11 = mul i21 %sext_ln1118_12, %sext_ln1116_3" [firmware/myproject.cpp:51]   --->   Operation 32 'mul' 'r_V_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_7, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 33 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 30, i32 39)" [firmware/myproject.cpp:52]   --->   Operation 34 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i10 %tmp_5 to i21" [firmware/myproject.cpp:52]   --->   Operation 35 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i21 %sext_ln1118_19, %sext_ln1116_3" [firmware/myproject.cpp:52]   --->   Operation 36 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (1.70ns)   --->   "%mul_ln1118 = mul i20 %sext_ln1118_11, %sext_ln1116" [firmware/myproject.cpp:53]   --->   Operation 37 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.70ns)   --->   "%r_V_22 = mul i20 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:53]   --->   Operation 38 'mul' 'r_V_22' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i20 %r_V_22 to i25" [firmware/myproject.cpp:53]   --->   Operation 39 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_18 = mul i25 %sext_ln1192_1, %sext_ln1192_22" [firmware/myproject.cpp:53]   --->   Operation 40 'mul' 'mul_ln1192_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i13 %r_V_2 to i20" [firmware/myproject.cpp:53]   --->   Operation 41 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_19 = mul i20 %sext_ln1118_11, %sext_ln1118_24" [firmware/myproject.cpp:53]   --->   Operation 42 'mul' 'mul_ln1192_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.32>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_V = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %r_V_31, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 44 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i25 %rhs_V, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 45 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i10 %p_Val2_7 to i14" [firmware/myproject.cpp:50]   --->   Operation 46 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i10 %p_Val2_7 to i13" [firmware/myproject.cpp:50]   --->   Operation 47 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %r_V_9 to i15" [firmware/myproject.cpp:50]   --->   Operation 48 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i12 %r_V_9 to i13" [firmware/myproject.cpp:50]   --->   Operation 49 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.74ns)   --->   "%r_V_32 = sub i13 %sext_ln1118_4, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 50 'sub' 'r_V_32' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %r_V_32, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 51 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i23 %rhs_V_1 to i25" [firmware/myproject.cpp:50]   --->   Operation 52 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i25 %sub_ln1192, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 53 'add' 'add_ln1192' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i10 %tmp_1 to i13" [firmware/myproject.cpp:50]   --->   Operation 54 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i11 %r_V_3 to i14" [firmware/myproject.cpp:50]   --->   Operation 55 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i21 %r_V_33 to i25" [firmware/myproject.cpp:50]   --->   Operation 56 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i25 %sext_ln1192_1, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 57 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i25 %mul_ln1192_1, %add_ln1192" [firmware/myproject.cpp:50]   --->   Operation 58 'add' 'add_ln1192_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %trunc_ln1192, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 59 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.83ns)   --->   "%add_ln1192_2 = add i25 %add_ln1192_1, %shl_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 60 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.70ns)   --->   "%r_V_5 = mul i20 %sext_ln1192, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 61 'mul' 'r_V_5' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_40 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 62 'bitconcatenate' 'r_V_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i13 %r_V_40 to i14" [firmware/myproject.cpp:50]   --->   Operation 63 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_3)   --->   "%r_V_6 = add i14 %sext_ln1118_6, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 64 'add' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_3)   --->   "%sext_ln1192_6 = sext i14 %r_V_6 to i20" [firmware/myproject.cpp:50]   --->   Operation 65 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i20 %sext_ln1192_2, %sext_ln1192_6" [firmware/myproject.cpp:50]   --->   Operation 66 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %tmp_2 to i13" [firmware/myproject.cpp:50]   --->   Operation 67 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_7 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_2, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 68 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i12 %r_V_7 to i13" [firmware/myproject.cpp:50]   --->   Operation 69 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i12 %r_V_7 to i20" [firmware/myproject.cpp:50]   --->   Operation 70 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i20 %sext_ln1192_2, %sext_ln1192_8" [firmware/myproject.cpp:50]   --->   Operation 71 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i10 %tmp_1 to i25" [firmware/myproject.cpp:51]   --->   Operation 72 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i22 %r_V_10 to i25" [firmware/myproject.cpp:51]   --->   Operation 73 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i25 %sext_ln1192_9, %sext_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 74 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %mul_ln1192_5, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 75 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i11 %r_V_1 to i14" [firmware/myproject.cpp:51]   --->   Operation 76 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i21 %r_V_11 to i25" [firmware/myproject.cpp:51]   --->   Operation 77 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i10 %tmp_4 to i25" [firmware/myproject.cpp:51]   --->   Operation 78 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i25 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:51]   --->   Operation 79 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %mul_ln1192_6, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 80 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_4 = sub i30 %shl_ln1192_5, %shl_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 81 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.74ns)   --->   "%r_V_35 = add i13 %sext_ln1118_2, %sext_ln1118_4" [firmware/myproject.cpp:51]   --->   Operation 82 'add' 'r_V_35' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i13 %r_V_35 to i20" [firmware/myproject.cpp:51]   --->   Operation 83 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i20 %sext_ln1118_11, %sext_ln1118_15" [firmware/myproject.cpp:51]   --->   Operation 84 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i30 @_ssdm_op_BitConcatenate.i30.i20.i10(i20 %mul_ln1192_7, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 85 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_6 = add i30 %sub_ln1192_4, %shl_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 86 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (1.70ns)   --->   "%r_V_36 = mul i20 %sext_ln1192, %sext_ln1118_11" [firmware/myproject.cpp:51]   --->   Operation 87 'mul' 'r_V_36' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i20 %r_V_36 to i25" [firmware/myproject.cpp:51]   --->   Operation 88 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_8 = mul i25 %sext_ln1192_9, %sext_ln1118_16" [firmware/myproject.cpp:51]   --->   Operation 89 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i25 %sext_ln1192_12, %sext_ln1118_16" [firmware/myproject.cpp:51]   --->   Operation 90 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i13 %r_V_2 to i14" [firmware/myproject.cpp:51]   --->   Operation 91 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_10)   --->   "%r_V_14 = add i14 %sext_ln1118_1, %sext_ln1118_17" [firmware/myproject.cpp:51]   --->   Operation 92 'add' 'r_V_14' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_10)   --->   "%sext_ln1192_13 = sext i14 %r_V_14 to i20" [firmware/myproject.cpp:51]   --->   Operation 93 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_10 = mul i20 %sext_ln1192, %sext_ln1192_13" [firmware/myproject.cpp:51]   --->   Operation 94 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%r_V_15 = sub i14 %sext_ln1118_17, %sext_ln1118_14" [firmware/myproject.cpp:51]   --->   Operation 95 'sub' 'r_V_15' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%sext_ln1192_14 = sext i14 %r_V_15 to i20" [firmware/myproject.cpp:51]   --->   Operation 96 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i10 %tmp_4 to i20" [firmware/myproject.cpp:53]   --->   Operation 97 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_11 = mul i20 %sext_ln1192_15, %sext_ln1192_14" [firmware/myproject.cpp:51]   --->   Operation 98 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_7, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 99 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i14 %shl_ln1118_6 to i15" [firmware/myproject.cpp:51]   --->   Operation 100 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.76ns)   --->   "%r_V_37 = sub i15 %sext_ln1118_18, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 101 'sub' 'r_V_37' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i10 %tmp_5 to i20" [firmware/myproject.cpp:54]   --->   Operation 102 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i21 %r_V_17 to i25" [firmware/myproject.cpp:52]   --->   Operation 103 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_8)   --->   "%mul_ln1192_12 = mul i25 %sext_ln1192_12, %sext_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 104 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i25 @_ssdm_op_BitConcatenate.i25.i10.i15(i10 %p_Val2_7, i15 0)" [firmware/myproject.cpp:52]   --->   Operation 105 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_8 = sub i25 %mul_ln1192_12, %rhs_V_5" [firmware/myproject.cpp:52]   --->   Operation 106 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 107 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i12 %shl_ln1118_7 to i13" [firmware/myproject.cpp:52]   --->   Operation 108 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_13)   --->   "%r_V_18 = sub i13 %sext_ln1118_20, %sext_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 109 'sub' 'r_V_18' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_13)   --->   "%sext_ln1118_21 = sext i13 %r_V_18 to i20" [firmware/myproject.cpp:52]   --->   Operation 110 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_13 = mul i20 %sext_ln1192_16, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 111 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1192_10 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192_13, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 112 'bitconcatenate' 'shl_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_9 = sub i25 %sub_ln1192_8, %shl_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 113 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_14)   --->   "%r_V_19 = sub i13 %sext_ln1118_9, %sext_ln1118_8" [firmware/myproject.cpp:52]   --->   Operation 114 'sub' 'r_V_19' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_14)   --->   "%sext_ln1118_22 = sext i13 %r_V_19 to i20" [firmware/myproject.cpp:52]   --->   Operation 115 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_14 = mul i20 %sext_ln1192_16, %sext_ln1118_22" [firmware/myproject.cpp:52]   --->   Operation 116 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1192_11 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192_14, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 117 'bitconcatenate' 'shl_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_10 = add i25 %sub_ln1192_9, %shl_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 118 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i10 %tmp_5 to i15" [firmware/myproject.cpp:52]   --->   Operation 119 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.70ns)   --->   "%r_V_20 = mul i15 11, %sext_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 120 'mul' 'r_V_20' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i15 %r_V_20 to i20" [firmware/myproject.cpp:52]   --->   Operation 121 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_15 = mul i20 %sext_ln1192_16, %sext_ln1192_19" [firmware/myproject.cpp:52]   --->   Operation 122 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i20 %mul_ln1118 to i25" [firmware/myproject.cpp:53]   --->   Operation 123 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i10 %p_Val2_7 to i25" [firmware/myproject.cpp:53]   --->   Operation 124 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_12)   --->   "%mul_ln1192_17 = mul i25 %sext_ln1192_21, %sext_ln1192_20" [firmware/myproject.cpp:53]   --->   Operation 125 'mul' 'mul_ln1192_17' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_12 = sub i25 %mul_ln1192_18, %mul_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 126 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1192_14 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192_19, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 127 'bitconcatenate' 'shl_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_13 = sub i25 %sub_ln1192_12, %shl_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 128 'sub' 'sub_ln1192_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %r_V_36, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 129 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_13 = add i25 %sub_ln1192_13, %rhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 130 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i11 %r_V_1 to i20" [firmware/myproject.cpp:53]   --->   Operation 131 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_20 = mul i20 %sext_ln1192_2, %sext_ln1118_25" [firmware/myproject.cpp:53]   --->   Operation 132 'mul' 'mul_ln1192_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1192_15 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192_20, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 133 'bitconcatenate' 'shl_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_14 = sub i25 %add_ln1192_13, %shl_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 134 'sub' 'sub_ln1192_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (1.70ns)   --->   "%r_V_39 = mul i20 %sext_ln1118_11, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 135 'mul' 'r_V_39' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %r_V_39, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 136 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_14 = add i25 %sub_ln1192_14, %rhs_V_8" [firmware/myproject.cpp:53]   --->   Operation 137 'add' 'add_ln1192_14' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i13 %r_V_32 to i20" [firmware/myproject.cpp:53]   --->   Operation 138 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_21 = mul i20 %sext_ln1192_15, %sext_ln1192_23" [firmware/myproject.cpp:53]   --->   Operation 139 'mul' 'mul_ln1192_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.83ns)   --->   "%ret_V_4 = sub i25 0, %rhs_V_7" [firmware/myproject.cpp:54]   --->   Operation 140 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_5 = sub i25 %ret_V_4, %rhs_V_8" [firmware/myproject.cpp:54]   --->   Operation 141 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.75ns)   --->   "%r_V_42 = sub i14 %sext_ln1118_17, %sext_ln1118_1" [firmware/myproject.cpp:54]   --->   Operation 142 'sub' 'r_V_42' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%rhs_V_13 = call i24 @_ssdm_op_BitConcatenate.i24.i14.i10(i14 %r_V_42, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 143 'bitconcatenate' 'rhs_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i24 %rhs_V_13 to i25" [firmware/myproject.cpp:54]   --->   Operation 144 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i25 %sext_ln1192_28, %ret_V_5" [firmware/myproject.cpp:54]   --->   Operation 145 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/1] (1.70ns)   --->   "%r_V_27 = mul i20 %sext_ln1192, %sext_ln1192_16" [firmware/myproject.cpp:54]   --->   Operation 146 'mul' 'r_V_27' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i20 %r_V_27 to i25" [firmware/myproject.cpp:54]   --->   Operation 147 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i10 %tmp_5 to i25" [firmware/myproject.cpp:54]   --->   Operation 148 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_22 = mul i25 %sext_ln1118_28, %sext_ln1118_27" [firmware/myproject.cpp:54]   --->   Operation 149 'mul' 'mul_ln1192_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (1.70ns)   --->   "%r_V_29 = mul i20 %sext_ln1192_16, %sext_ln1192_16" [firmware/myproject.cpp:54]   --->   Operation 150 'mul' 'r_V_29' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i20 %r_V_29 to i25" [firmware/myproject.cpp:54]   --->   Operation 151 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_23 = mul i25 %sext_ln1118_28, %sext_ln1118_29" [firmware/myproject.cpp:54]   --->   Operation 152 'mul' 'mul_ln1192_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i10 %tmp_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 153 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i20 %r_V_5 to i25" [firmware/myproject.cpp:50]   --->   Operation 154 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%mul_ln1192_2 = mul i25 %sext_ln1192_1, %sext_ln1192_5" [firmware/myproject.cpp:50]   --->   Operation 155 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_1 = sub i25 %add_ln1192_2, %mul_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 156 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192_3, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 157 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.83ns)   --->   "%sub_ln1192_2 = sub i25 %sub_ln1192_1, %shl_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 158 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i10.i14(i10 %tmp_1, i14 0)" [firmware/myproject.cpp:50]   --->   Operation 159 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i24 %rhs_V_2 to i25" [firmware/myproject.cpp:50]   --->   Operation 160 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_3 = add i25 %sub_ln1192_2, %sext_ln1192_7" [firmware/myproject.cpp:50]   --->   Operation 161 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192_4, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 162 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_4 = add i25 %add_ln1192_3, %shl_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 163 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %mul_ln1192_8, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 164 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_5 = sub i30 %add_ln1192_6, %shl_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 165 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %mul_ln1192_9, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 166 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_7 = add i30 %sub_ln1192_5, %shl_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 167 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i30 @_ssdm_op_BitConcatenate.i30.i20.i10(i20 %mul_ln1192_10, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 168 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_8 = add i30 %add_ln1192_7, %shl_ln1192_9" [firmware/myproject.cpp:51]   --->   Operation 169 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i30 @_ssdm_op_BitConcatenate.i30.i20.i10(i20 %mul_ln1192_11, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 170 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_6 = sub i30 %add_ln1192_8, %shl_ln1192_s" [firmware/myproject.cpp:51]   --->   Operation 171 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i30 @_ssdm_op_BitConcatenate.i30.i15.i15(i15 %r_V_37, i15 0)" [firmware/myproject.cpp:51]   --->   Operation 172 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_7 = sub i30 %sub_ln1192_6, %rhs_V_4" [firmware/myproject.cpp:51]   --->   Operation 173 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 174 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i30 -27262976, %sub_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 174 'add' 'ret_V_1' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i10 @_ssdm_op_PartSelect.i10.i30.i32.i32(i30 %ret_V_1, i32 20, i32 29)" [firmware/myproject.cpp:51]   --->   Operation 175 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i10 %tmp_5 to i14" [firmware/myproject.cpp:52]   --->   Operation 176 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1192_12 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192_15, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 177 'bitconcatenate' 'shl_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i25 %add_ln1192_10, %shl_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 178 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 179 [1/1] (1.70ns)   --->   "%r_V_38 = mul i20 %sext_ln1192_16, %sext_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 179 'mul' 'r_V_38' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %r_V_38, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 180 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_11 = sub i25 %sub_ln1192_10, %rhs_V_6" [firmware/myproject.cpp:52]   --->   Operation 181 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [1/1] (1.70ns)   --->   "%mul_ln1192_16 = mul i15 58, %sext_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 182 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln1192_13 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %mul_ln1192_16, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 183 'bitconcatenate' 'shl_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_11 = add i25 %sub_ln1192_11, %shl_ln1192_13" [firmware/myproject.cpp:52]   --->   Operation 184 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i25 -327680, %add_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 185 'add' 'ret_V_2' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %ret_V_2, i32 15, i32 24)" [firmware/myproject.cpp:52]   --->   Operation 186 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln1192_16 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln1192_21, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 187 'bitconcatenate' 'shl_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_15 = add i25 %add_ln1192_14, %shl_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 188 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %r_V_35, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 189 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i23 %rhs_V_9 to i25" [firmware/myproject.cpp:53]   --->   Operation 190 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_16 = add i25 %add_ln1192_15, %sext_ln1192_24" [firmware/myproject.cpp:53]   --->   Operation 191 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i23 @_ssdm_op_BitConcatenate.i23.i10.i13(i10 %tmp_1, i13 0)" [firmware/myproject.cpp:53]   --->   Operation 192 'bitconcatenate' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i23 %rhs_V_10 to i25" [firmware/myproject.cpp:53]   --->   Operation 193 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_15 = sub i25 %add_ln1192_16, %sext_ln1192_25" [firmware/myproject.cpp:53]   --->   Operation 194 'sub' 'sub_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%r_V_41 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_5, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 195 'bitconcatenate' 'r_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i13 %r_V_41 to i14" [firmware/myproject.cpp:53]   --->   Operation 196 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%rhs_V_11 = call i23 @_ssdm_op_BitConcatenate.i23.i10.i13(i10 %tmp_5, i13 0)" [firmware/myproject.cpp:53]   --->   Operation 197 'bitconcatenate' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i23 %rhs_V_11 to i25" [firmware/myproject.cpp:53]   --->   Operation 198 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_16 = sub i25 %sub_ln1192_15, %sext_ln1192_26" [firmware/myproject.cpp:53]   --->   Operation 199 'sub' 'sub_ln1192_16' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%rhs_V_12 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_4, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 200 'bitconcatenate' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i20 %rhs_V_12 to i25" [firmware/myproject.cpp:53]   --->   Operation 201 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_17 = sub i25 %sub_ln1192_16, %sext_ln1192_27" [firmware/myproject.cpp:53]   --->   Operation 202 'sub' 'sub_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i25 -491520, %sub_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 203 'add' 'ret_V_3' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %ret_V_3, i32 15, i32 24)" [firmware/myproject.cpp:53]   --->   Operation 204 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1192_17 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %add_ln1192_18, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 205 'bitconcatenate' 'shl_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1192_18 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %mul_ln1192_22, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 206 'bitconcatenate' 'shl_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.86ns)   --->   "%add_ln1192_19 = add i30 %shl_ln1192_17, %shl_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 207 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.75ns)   --->   "%r_V_43 = sub i14 %sext_ln1118_6, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 208 'sub' 'r_V_43' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%rhs_V_14 = call i29 @_ssdm_op_BitConcatenate.i29.i14.i15(i14 %r_V_43, i15 0)" [firmware/myproject.cpp:54]   --->   Operation 209 'bitconcatenate' 'rhs_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i29 %rhs_V_14 to i30" [firmware/myproject.cpp:54]   --->   Operation 210 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_18 = sub i30 %add_ln1192_19, %sext_ln1192_29" [firmware/myproject.cpp:54]   --->   Operation 211 'sub' 'sub_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1192_19 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %mul_ln1192_23, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 212 'bitconcatenate' 'shl_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_20 = add i30 %sub_ln1192_18, %shl_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 213 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_24)   --->   "%r_V_30 = sub i14 %sext_ln1118_26, %sext_ln1118_23" [firmware/myproject.cpp:54]   --->   Operation 214 'sub' 'r_V_30' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_24)   --->   "%sext_ln1192_30 = sext i14 %r_V_30 to i20" [firmware/myproject.cpp:54]   --->   Operation 215 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_24 = mul i20 %sext_ln1192_16, %sext_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 216 'mul' 'mul_ln1192_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1192_20 = call i30 @_ssdm_op_BitConcatenate.i30.i20.i10(i20 %mul_ln1192_24, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 217 'bitconcatenate' 'shl_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_19 = sub i30 %add_ln1192_20, %shl_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 218 'sub' 'sub_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 219 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_6 = add i30 -13631488, %sub_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 219 'add' 'ret_V_6' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i10 @_ssdm_op_PartSelect.i10.i30.i32.i32(i30 %ret_V_6, i32 20, i32 29)" [firmware/myproject.cpp:54]   --->   Operation 220 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !133"   --->   Operation 221 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !139"   --->   Operation 222 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !145"   --->   Operation 223 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !151"   --->   Operation 224 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !157"   --->   Operation 225 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !163"   --->   Operation 226 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 227 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 228 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 229 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 230 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i10 %tmp_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 231 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_2, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 232 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %shl_ln1118_5 to i15" [firmware/myproject.cpp:50]   --->   Operation 233 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.76ns)   --->   "%r_V_34 = add i15 %sext_ln1118_7, %sext_ln1118_10" [firmware/myproject.cpp:50]   --->   Operation 234 'add' 'r_V_34' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %r_V_34, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 235 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i25 %add_ln1192_4, %rhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 236 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 237 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V = add i25 -720896, %sub_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 237 'add' 'ret_V' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %ret_V, i32 15, i32 24)" [firmware/myproject.cpp:50]   --->   Operation 238 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 239 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 240 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 241 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 242 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 243 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 244 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000]
trunc_ln1117       (trunc         ) [ 00000]
tmp_1              (partselect    ) [ 01110]
sext_ln1192        (sext          ) [ 01100]
sext_ln1117        (sext          ) [ 00000]
tmp_2              (partselect    ) [ 01111]
sext_ln1192_1      (sext          ) [ 01110]
r_V                (bitconcatenate) [ 00000]
sext_ln1118        (sext          ) [ 00000]
mul_ln1192         (mul           ) [ 01100]
sext_ln1116        (sext          ) [ 00000]
sext_ln1192_2      (sext          ) [ 01100]
r_V_31             (mul           ) [ 01100]
p_Val2_7           (partselect    ) [ 01100]
r_V_9              (bitconcatenate) [ 01100]
r_V_3              (bitconcatenate) [ 01100]
sext_ln1116_1      (sext          ) [ 00000]
r_V_33             (mul           ) [ 01100]
trunc_ln1192       (trunc         ) [ 01100]
sext_ln1118_11     (sext          ) [ 01100]
sext_ln1118_12     (sext          ) [ 00000]
sext_ln1118_13     (sext          ) [ 00000]
tmp_4              (partselect    ) [ 01110]
sext_ln1116_2      (sext          ) [ 00000]
r_V_10             (mul           ) [ 01100]
r_V_1              (bitconcatenate) [ 01100]
sext_ln1116_3      (sext          ) [ 00000]
r_V_11             (mul           ) [ 01100]
r_V_2              (bitconcatenate) [ 01100]
tmp_5              (partselect    ) [ 01110]
sext_ln1118_19     (sext          ) [ 00000]
r_V_17             (mul           ) [ 01100]
mul_ln1118         (mul           ) [ 01100]
r_V_22             (mul           ) [ 00000]
sext_ln1192_22     (sext          ) [ 00000]
mul_ln1192_18      (mul           ) [ 01100]
sext_ln1118_24     (sext          ) [ 00000]
mul_ln1192_19      (mul           ) [ 01100]
shl_ln             (bitconcatenate) [ 00000]
rhs_V              (bitconcatenate) [ 00000]
sub_ln1192         (sub           ) [ 00000]
sext_ln1118_1      (sext          ) [ 00000]
sext_ln1118_2      (sext          ) [ 00000]
sext_ln1118_3      (sext          ) [ 00000]
sext_ln1118_4      (sext          ) [ 00000]
r_V_32             (sub           ) [ 00000]
rhs_V_1            (bitconcatenate) [ 00000]
sext_ln1192_3      (sext          ) [ 00000]
add_ln1192         (add           ) [ 00000]
sext_ln700_1       (sext          ) [ 00000]
sext_ln1118_5      (sext          ) [ 00000]
sext_ln1192_4      (sext          ) [ 00000]
mul_ln1192_1       (mul           ) [ 00000]
add_ln1192_1       (add           ) [ 00000]
shl_ln1192_1       (bitconcatenate) [ 00000]
add_ln1192_2       (add           ) [ 01010]
r_V_5              (mul           ) [ 01010]
r_V_40             (bitconcatenate) [ 00000]
sext_ln1118_6      (sext          ) [ 01010]
r_V_6              (add           ) [ 00000]
sext_ln1192_6      (sext          ) [ 00000]
mul_ln1192_3       (mul           ) [ 01010]
sext_ln1118_8      (sext          ) [ 00000]
r_V_7              (bitconcatenate) [ 00000]
sext_ln1118_9      (sext          ) [ 00000]
sext_ln1192_8      (sext          ) [ 00000]
mul_ln1192_4       (mul           ) [ 01010]
sext_ln1192_9      (sext          ) [ 00000]
sext_ln1192_10     (sext          ) [ 00000]
mul_ln1192_5       (mul           ) [ 00000]
shl_ln1192_4       (bitconcatenate) [ 00000]
sext_ln1118_14     (sext          ) [ 00000]
sext_ln1192_11     (sext          ) [ 00000]
sext_ln1192_12     (sext          ) [ 00000]
mul_ln1192_6       (mul           ) [ 00000]
shl_ln1192_5       (bitconcatenate) [ 00000]
sub_ln1192_4       (sub           ) [ 00000]
r_V_35             (add           ) [ 01010]
sext_ln1118_15     (sext          ) [ 00000]
mul_ln1192_7       (mul           ) [ 00000]
shl_ln1192_6       (bitconcatenate) [ 00000]
add_ln1192_6       (add           ) [ 01010]
r_V_36             (mul           ) [ 00000]
sext_ln1118_16     (sext          ) [ 00000]
mul_ln1192_8       (mul           ) [ 01010]
mul_ln1192_9       (mul           ) [ 01010]
sext_ln1118_17     (sext          ) [ 00000]
r_V_14             (add           ) [ 00000]
sext_ln1192_13     (sext          ) [ 00000]
mul_ln1192_10      (mul           ) [ 01010]
r_V_15             (sub           ) [ 00000]
sext_ln1192_14     (sext          ) [ 00000]
sext_ln1192_15     (sext          ) [ 01010]
mul_ln1192_11      (mul           ) [ 01010]
shl_ln1118_6       (bitconcatenate) [ 00000]
sext_ln1118_18     (sext          ) [ 00000]
r_V_37             (sub           ) [ 01010]
sext_ln1192_16     (sext          ) [ 01010]
sext_ln1192_17     (sext          ) [ 00000]
mul_ln1192_12      (mul           ) [ 00000]
rhs_V_5            (bitconcatenate) [ 00000]
sub_ln1192_8       (sub           ) [ 00000]
shl_ln1118_7       (bitconcatenate) [ 00000]
sext_ln1118_20     (sext          ) [ 00000]
r_V_18             (sub           ) [ 00000]
sext_ln1118_21     (sext          ) [ 00000]
mul_ln1192_13      (mul           ) [ 00000]
shl_ln1192_10      (bitconcatenate) [ 00000]
sub_ln1192_9       (sub           ) [ 00000]
r_V_19             (sub           ) [ 00000]
sext_ln1118_22     (sext          ) [ 00000]
mul_ln1192_14      (mul           ) [ 00000]
shl_ln1192_11      (bitconcatenate) [ 00000]
add_ln1192_10      (add           ) [ 01010]
sext_ln1192_18     (sext          ) [ 01010]
r_V_20             (mul           ) [ 00000]
sext_ln1192_19     (sext          ) [ 00000]
mul_ln1192_15      (mul           ) [ 01010]
sext_ln1192_20     (sext          ) [ 00000]
sext_ln1192_21     (sext          ) [ 00000]
mul_ln1192_17      (mul           ) [ 00000]
sub_ln1192_12      (sub           ) [ 00000]
shl_ln1192_14      (bitconcatenate) [ 00000]
sub_ln1192_13      (sub           ) [ 00000]
rhs_V_7            (bitconcatenate) [ 00000]
add_ln1192_13      (add           ) [ 00000]
sext_ln1118_25     (sext          ) [ 00000]
mul_ln1192_20      (mul           ) [ 00000]
shl_ln1192_15      (bitconcatenate) [ 00000]
sub_ln1192_14      (sub           ) [ 00000]
r_V_39             (mul           ) [ 00000]
rhs_V_8            (bitconcatenate) [ 00000]
add_ln1192_14      (add           ) [ 01010]
sext_ln1192_23     (sext          ) [ 00000]
mul_ln1192_21      (mul           ) [ 01010]
ret_V_4            (sub           ) [ 00000]
ret_V_5            (sub           ) [ 00000]
r_V_42             (sub           ) [ 00000]
rhs_V_13           (bitconcatenate) [ 00000]
sext_ln1192_28     (sext          ) [ 00000]
add_ln1192_18      (add           ) [ 01010]
r_V_27             (mul           ) [ 00000]
sext_ln1118_27     (sext          ) [ 00000]
sext_ln1118_28     (sext          ) [ 00000]
mul_ln1192_22      (mul           ) [ 01010]
r_V_29             (mul           ) [ 00000]
sext_ln1118_29     (sext          ) [ 00000]
mul_ln1192_23      (mul           ) [ 01010]
sext_ln700         (sext          ) [ 00000]
sext_ln1192_5      (sext          ) [ 00000]
mul_ln1192_2       (mul           ) [ 00000]
sub_ln1192_1       (sub           ) [ 00000]
shl_ln1192_2       (bitconcatenate) [ 00000]
sub_ln1192_2       (sub           ) [ 00000]
rhs_V_2            (bitconcatenate) [ 00000]
sext_ln1192_7      (sext          ) [ 00000]
add_ln1192_3       (add           ) [ 00000]
shl_ln1192_3       (bitconcatenate) [ 00000]
add_ln1192_4       (add           ) [ 01001]
shl_ln1192_7       (bitconcatenate) [ 00000]
sub_ln1192_5       (sub           ) [ 00000]
shl_ln1192_8       (bitconcatenate) [ 00000]
add_ln1192_7       (add           ) [ 00000]
shl_ln1192_9       (bitconcatenate) [ 00000]
add_ln1192_8       (add           ) [ 00000]
shl_ln1192_s       (bitconcatenate) [ 00000]
sub_ln1192_6       (sub           ) [ 00000]
rhs_V_4            (bitconcatenate) [ 00000]
sub_ln1192_7       (sub           ) [ 00000]
ret_V_1            (add           ) [ 00000]
trunc_ln708_1      (partselect    ) [ 01001]
sext_ln1118_23     (sext          ) [ 00000]
shl_ln1192_12      (bitconcatenate) [ 00000]
sub_ln1192_10      (sub           ) [ 00000]
r_V_38             (mul           ) [ 00000]
rhs_V_6            (bitconcatenate) [ 00000]
sub_ln1192_11      (sub           ) [ 00000]
mul_ln1192_16      (mul           ) [ 00000]
shl_ln1192_13      (bitconcatenate) [ 00000]
add_ln1192_11      (add           ) [ 00000]
ret_V_2            (add           ) [ 00000]
trunc_ln708_2      (partselect    ) [ 01001]
shl_ln1192_16      (bitconcatenate) [ 00000]
add_ln1192_15      (add           ) [ 00000]
rhs_V_9            (bitconcatenate) [ 00000]
sext_ln1192_24     (sext          ) [ 00000]
add_ln1192_16      (add           ) [ 00000]
rhs_V_10           (bitconcatenate) [ 00000]
sext_ln1192_25     (sext          ) [ 00000]
sub_ln1192_15      (sub           ) [ 00000]
r_V_41             (bitconcatenate) [ 00000]
sext_ln1118_26     (sext          ) [ 00000]
rhs_V_11           (bitconcatenate) [ 00000]
sext_ln1192_26     (sext          ) [ 00000]
sub_ln1192_16      (sub           ) [ 00000]
rhs_V_12           (bitconcatenate) [ 00000]
sext_ln1192_27     (sext          ) [ 00000]
sub_ln1192_17      (sub           ) [ 00000]
ret_V_3            (add           ) [ 00000]
trunc_ln708_3      (partselect    ) [ 01001]
shl_ln1192_17      (bitconcatenate) [ 00000]
shl_ln1192_18      (bitconcatenate) [ 00000]
add_ln1192_19      (add           ) [ 00000]
r_V_43             (sub           ) [ 00000]
rhs_V_14           (bitconcatenate) [ 00000]
sext_ln1192_29     (sext          ) [ 00000]
sub_ln1192_18      (sub           ) [ 00000]
shl_ln1192_19      (bitconcatenate) [ 00000]
add_ln1192_20      (add           ) [ 00000]
r_V_30             (sub           ) [ 00000]
sext_ln1192_30     (sext          ) [ 00000]
mul_ln1192_24      (mul           ) [ 00000]
shl_ln1192_20      (bitconcatenate) [ 00000]
sub_ln1192_19      (sub           ) [ 00000]
ret_V_6            (add           ) [ 00000]
trunc_ln708_4      (partselect    ) [ 01001]
specbitsmap_ln0    (specbitsmap   ) [ 00000]
specbitsmap_ln0    (specbitsmap   ) [ 00000]
specbitsmap_ln0    (specbitsmap   ) [ 00000]
specbitsmap_ln0    (specbitsmap   ) [ 00000]
specbitsmap_ln0    (specbitsmap   ) [ 00000]
specbitsmap_ln0    (specbitsmap   ) [ 00000]
spectopmodule_ln0  (spectopmodule ) [ 00000]
specinterface_ln0  (specinterface ) [ 00000]
specinterface_ln32 (specinterface ) [ 00000]
specpipeline_ln33  (specpipeline  ) [ 00000]
sext_ln1118_7      (sext          ) [ 00000]
shl_ln1118_5       (bitconcatenate) [ 00000]
sext_ln1118_10     (sext          ) [ 00000]
r_V_34             (add           ) [ 00000]
rhs_V_3            (bitconcatenate) [ 00000]
sub_ln1192_3       (sub           ) [ 00000]
ret_V              (add           ) [ 00000]
trunc_ln           (partselect    ) [ 00000]
write_ln50         (write         ) [ 00000]
write_ln51         (write         ) [ 00000]
write_ln52         (write         ) [ 00000]
write_ln53         (write         ) [ 00000]
write_ln54         (write         ) [ 00000]
ret_ln56           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i160P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i20.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i25.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i20.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i10.i15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i14.i10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i10.i14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i15.i15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i15.i10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i10.i13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i14.i15"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i10P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="x_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="160" slack="0"/>
<pin id="134" dir="0" index="1" bw="160" slack="0"/>
<pin id="135" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln50_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln51_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="10" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="1"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln52_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="1"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln53_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="1"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln54_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="1"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln1117_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="160" slack="0"/>
<pin id="175" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="160" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="0" index="3" bw="9" slack="0"/>
<pin id="182" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln1192_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln1117_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="160" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln1192_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="r_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln1118_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln1116_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln1192_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="r_V_31_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_7_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="160" slack="0"/>
<pin id="238" dir="0" index="2" bw="9" slack="0"/>
<pin id="239" dir="0" index="3" bw="9" slack="0"/>
<pin id="240" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="r_V_9_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="r_V_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln1116_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln1192_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="21" slack="0"/>
<pin id="267" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln1118_11_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln1118_12_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln1118_13_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="160" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="0" index="3" bw="7" slack="0"/>
<pin id="285" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln1116_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="r_V_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln1116_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_V_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="160" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln1118_19_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mul_ln1118_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="0"/>
<pin id="331" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="r_V_22_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="10" slack="0"/>
<pin id="337" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln1192_22_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="20" slack="0"/>
<pin id="342" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_22/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln1118_24_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="shl_ln_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="25" slack="0"/>
<pin id="350" dir="0" index="1" bw="20" slack="1"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="rhs_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="25" slack="0"/>
<pin id="357" dir="0" index="1" bw="20" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln1192_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="25" slack="0"/>
<pin id="364" dir="0" index="1" bw="25" slack="0"/>
<pin id="365" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln1118_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="1"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln1118_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln1118_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="1"/>
<pin id="376" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln1118_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="1"/>
<pin id="379" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_V_32_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="0" index="1" bw="10" slack="0"/>
<pin id="383" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="rhs_V_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="23" slack="0"/>
<pin id="388" dir="0" index="1" bw="13" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1192_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="23" slack="0"/>
<pin id="396" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln1192_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="25" slack="0"/>
<pin id="400" dir="0" index="1" bw="23" slack="0"/>
<pin id="401" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln700_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="1"/>
<pin id="406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln1118_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="1"/>
<pin id="409" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln1192_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="21" slack="1"/>
<pin id="412" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="shl_ln1192_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="25" slack="0"/>
<pin id="415" dir="0" index="1" bw="20" slack="1"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln1192_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="25" slack="0"/>
<pin id="422" dir="0" index="1" bw="25" slack="0"/>
<pin id="423" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="r_V_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="0" index="1" bw="10" slack="1"/>
<pin id="428" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="r_V_40_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_40/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln1118_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="13" slack="0"/>
<pin id="438" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln1118_8_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="1"/>
<pin id="442" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="r_V_7_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="10" slack="1"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln1118_9_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="0"/>
<pin id="452" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln1192_8_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="0"/>
<pin id="456" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln1192_9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="1"/>
<pin id="460" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln1192_10_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="22" slack="1"/>
<pin id="463" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln1192_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="30" slack="0"/>
<pin id="466" dir="0" index="1" bw="25" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_4/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln1118_14_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln1192_11_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="21" slack="1"/>
<pin id="476" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln1192_12_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="1"/>
<pin id="479" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="shl_ln1192_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="30" slack="0"/>
<pin id="482" dir="0" index="1" bw="25" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sub_ln1192_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="30" slack="0"/>
<pin id="489" dir="0" index="1" bw="30" slack="0"/>
<pin id="490" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="r_V_35_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="0" index="1" bw="12" slack="0"/>
<pin id="496" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_35/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln1118_15_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="13" slack="0"/>
<pin id="501" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="shl_ln1192_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="30" slack="0"/>
<pin id="505" dir="0" index="1" bw="20" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_6/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln1192_6_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="30" slack="0"/>
<pin id="512" dir="0" index="1" bw="30" slack="0"/>
<pin id="513" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="r_V_36_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="0" index="1" bw="10" slack="1"/>
<pin id="519" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln1118_16_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="20" slack="0"/>
<pin id="522" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln1118_17_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="13" slack="1"/>
<pin id="526" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln1192_15_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="1"/>
<pin id="529" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shl_ln1118_6_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="1"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln1118_18_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="14" slack="0"/>
<pin id="539" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="r_V_37_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="0"/>
<pin id="543" dir="0" index="1" bw="12" slack="0"/>
<pin id="544" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_37/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln1192_16_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="1"/>
<pin id="549" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln1192_17_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="21" slack="1"/>
<pin id="552" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="rhs_V_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="25" slack="0"/>
<pin id="555" dir="0" index="1" bw="10" slack="1"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln1118_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="1"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln1118_20_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="0"/>
<pin id="569" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="shl_ln1192_10_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="25" slack="0"/>
<pin id="573" dir="0" index="1" bw="20" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_10/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sub_ln1192_9_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="25" slack="0"/>
<pin id="580" dir="0" index="1" bw="25" slack="0"/>
<pin id="581" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_9/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="shl_ln1192_11_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="25" slack="0"/>
<pin id="585" dir="0" index="1" bw="20" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_11/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln1192_10_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="25" slack="0"/>
<pin id="592" dir="0" index="1" bw="25" slack="0"/>
<pin id="593" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_10/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln1192_18_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="1"/>
<pin id="598" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="r_V_20_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="10" slack="0"/>
<pin id="602" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln1192_19_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="15" slack="0"/>
<pin id="607" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln1192_20_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="20" slack="1"/>
<pin id="611" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_20/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sext_ln1192_21_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="1"/>
<pin id="614" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln1192_14_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="25" slack="0"/>
<pin id="617" dir="0" index="1" bw="20" slack="1"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_14/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sub_ln1192_13_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="25" slack="0"/>
<pin id="624" dir="0" index="1" bw="25" slack="0"/>
<pin id="625" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_13/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="rhs_V_7_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="25" slack="0"/>
<pin id="629" dir="0" index="1" bw="20" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln1192_13_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="25" slack="0"/>
<pin id="637" dir="0" index="1" bw="25" slack="0"/>
<pin id="638" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_13/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln1118_25_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="1"/>
<pin id="643" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="shl_ln1192_15_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="25" slack="0"/>
<pin id="646" dir="0" index="1" bw="20" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_15/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sub_ln1192_14_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="25" slack="0"/>
<pin id="653" dir="0" index="1" bw="25" slack="0"/>
<pin id="654" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_14/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="r_V_39_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="1"/>
<pin id="659" dir="0" index="1" bw="10" slack="0"/>
<pin id="660" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_39/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="rhs_V_8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="25" slack="0"/>
<pin id="664" dir="0" index="1" bw="20" slack="0"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln1192_14_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="25" slack="0"/>
<pin id="672" dir="0" index="1" bw="25" slack="0"/>
<pin id="673" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_14/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln1192_23_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="13" slack="0"/>
<pin id="678" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_23/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="ret_V_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="25" slack="0"/>
<pin id="683" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="ret_V_5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="25" slack="0"/>
<pin id="688" dir="0" index="1" bw="25" slack="0"/>
<pin id="689" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="r_V_42_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="0"/>
<pin id="694" dir="0" index="1" bw="10" slack="0"/>
<pin id="695" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_42/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="rhs_V_13_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="24" slack="0"/>
<pin id="700" dir="0" index="1" bw="14" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_13/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln1192_28_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="24" slack="0"/>
<pin id="708" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_28/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln1192_18_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="24" slack="0"/>
<pin id="712" dir="0" index="1" bw="25" slack="0"/>
<pin id="713" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="r_V_27_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="1"/>
<pin id="718" dir="0" index="1" bw="10" slack="0"/>
<pin id="719" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sext_ln1118_27_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="20" slack="0"/>
<pin id="723" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_27/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln1118_28_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="1"/>
<pin id="727" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_28/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="r_V_29_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="10" slack="0"/>
<pin id="731" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln1118_29_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="20" slack="0"/>
<pin id="736" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_29/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln700_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="10" slack="2"/>
<pin id="740" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln1192_5_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="20" slack="1"/>
<pin id="743" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="shl_ln1192_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="25" slack="0"/>
<pin id="746" dir="0" index="1" bw="20" slack="1"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_2/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sub_ln1192_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="25" slack="0"/>
<pin id="753" dir="0" index="1" bw="25" slack="0"/>
<pin id="754" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="rhs_V_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="24" slack="0"/>
<pin id="758" dir="0" index="1" bw="10" slack="2"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln1192_7_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="24" slack="0"/>
<pin id="765" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln1192_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="25" slack="0"/>
<pin id="769" dir="0" index="1" bw="24" slack="0"/>
<pin id="770" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="shl_ln1192_3_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="25" slack="0"/>
<pin id="775" dir="0" index="1" bw="20" slack="1"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_3/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln1192_4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="25" slack="0"/>
<pin id="782" dir="0" index="1" bw="25" slack="0"/>
<pin id="783" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="shl_ln1192_7_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="30" slack="0"/>
<pin id="788" dir="0" index="1" bw="25" slack="1"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_7/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sub_ln1192_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="30" slack="1"/>
<pin id="795" dir="0" index="1" bw="30" slack="0"/>
<pin id="796" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_5/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="shl_ln1192_8_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="30" slack="0"/>
<pin id="800" dir="0" index="1" bw="25" slack="1"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_8/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln1192_7_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="30" slack="0"/>
<pin id="807" dir="0" index="1" bw="30" slack="0"/>
<pin id="808" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="shl_ln1192_9_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="30" slack="0"/>
<pin id="813" dir="0" index="1" bw="20" slack="1"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_9/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln1192_8_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="30" slack="0"/>
<pin id="820" dir="0" index="1" bw="30" slack="0"/>
<pin id="821" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="shl_ln1192_s_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="30" slack="0"/>
<pin id="826" dir="0" index="1" bw="20" slack="1"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_s/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sub_ln1192_6_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="30" slack="0"/>
<pin id="833" dir="0" index="1" bw="30" slack="0"/>
<pin id="834" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_6/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="rhs_V_4_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="30" slack="0"/>
<pin id="839" dir="0" index="1" bw="15" slack="1"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sub_ln1192_7_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="30" slack="0"/>
<pin id="846" dir="0" index="1" bw="30" slack="0"/>
<pin id="847" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="ret_V_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="26" slack="0"/>
<pin id="852" dir="0" index="1" bw="30" slack="0"/>
<pin id="853" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln708_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="0"/>
<pin id="858" dir="0" index="1" bw="30" slack="0"/>
<pin id="859" dir="0" index="2" bw="6" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sext_ln1118_23_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="2"/>
<pin id="868" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="shl_ln1192_12_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="25" slack="0"/>
<pin id="871" dir="0" index="1" bw="20" slack="1"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_12/3 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sub_ln1192_10_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="25" slack="1"/>
<pin id="878" dir="0" index="1" bw="25" slack="0"/>
<pin id="879" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_10/3 "/>
</bind>
</comp>

<comp id="881" class="1004" name="r_V_38_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="1"/>
<pin id="883" dir="0" index="1" bw="10" slack="1"/>
<pin id="884" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_38/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="rhs_V_6_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="25" slack="0"/>
<pin id="887" dir="0" index="1" bw="20" slack="0"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sub_ln1192_11_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="25" slack="0"/>
<pin id="895" dir="0" index="1" bw="25" slack="0"/>
<pin id="896" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_11/3 "/>
</bind>
</comp>

<comp id="899" class="1004" name="mul_ln1192_16_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="0"/>
<pin id="901" dir="0" index="1" bw="10" slack="1"/>
<pin id="902" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_16/3 "/>
</bind>
</comp>

<comp id="904" class="1004" name="shl_ln1192_13_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="25" slack="0"/>
<pin id="906" dir="0" index="1" bw="15" slack="0"/>
<pin id="907" dir="0" index="2" bw="1" slack="0"/>
<pin id="908" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_13/3 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln1192_11_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="25" slack="0"/>
<pin id="914" dir="0" index="1" bw="25" slack="0"/>
<pin id="915" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_11/3 "/>
</bind>
</comp>

<comp id="918" class="1004" name="ret_V_2_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="20" slack="0"/>
<pin id="920" dir="0" index="1" bw="25" slack="0"/>
<pin id="921" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="924" class="1004" name="trunc_ln708_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="0"/>
<pin id="926" dir="0" index="1" bw="25" slack="0"/>
<pin id="927" dir="0" index="2" bw="5" slack="0"/>
<pin id="928" dir="0" index="3" bw="6" slack="0"/>
<pin id="929" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/3 "/>
</bind>
</comp>

<comp id="934" class="1004" name="shl_ln1192_16_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="25" slack="0"/>
<pin id="936" dir="0" index="1" bw="20" slack="1"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_16/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln1192_15_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="25" slack="1"/>
<pin id="943" dir="0" index="1" bw="25" slack="0"/>
<pin id="944" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/3 "/>
</bind>
</comp>

<comp id="946" class="1004" name="rhs_V_9_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="23" slack="0"/>
<pin id="948" dir="0" index="1" bw="13" slack="1"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/3 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln1192_24_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="23" slack="0"/>
<pin id="955" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_24/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln1192_16_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="25" slack="0"/>
<pin id="959" dir="0" index="1" bw="23" slack="0"/>
<pin id="960" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="rhs_V_10_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="23" slack="0"/>
<pin id="965" dir="0" index="1" bw="10" slack="2"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_10/3 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sext_ln1192_25_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="23" slack="0"/>
<pin id="972" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_25/3 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sub_ln1192_15_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="25" slack="0"/>
<pin id="976" dir="0" index="1" bw="23" slack="0"/>
<pin id="977" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_15/3 "/>
</bind>
</comp>

<comp id="980" class="1004" name="r_V_41_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="13" slack="0"/>
<pin id="982" dir="0" index="1" bw="10" slack="2"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_41/3 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln1118_26_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="13" slack="0"/>
<pin id="989" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_26/3 "/>
</bind>
</comp>

<comp id="991" class="1004" name="rhs_V_11_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="23" slack="0"/>
<pin id="993" dir="0" index="1" bw="10" slack="2"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_11/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sext_ln1192_26_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="23" slack="0"/>
<pin id="1000" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_26/3 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sub_ln1192_16_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="25" slack="0"/>
<pin id="1004" dir="0" index="1" bw="23" slack="0"/>
<pin id="1005" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_16/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="rhs_V_12_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="20" slack="0"/>
<pin id="1010" dir="0" index="1" bw="10" slack="2"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_12/3 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln1192_27_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="20" slack="0"/>
<pin id="1017" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_27/3 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sub_ln1192_17_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="25" slack="0"/>
<pin id="1021" dir="0" index="1" bw="20" slack="0"/>
<pin id="1022" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_17/3 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="ret_V_3_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="20" slack="0"/>
<pin id="1027" dir="0" index="1" bw="25" slack="0"/>
<pin id="1028" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="trunc_ln708_3_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="10" slack="0"/>
<pin id="1033" dir="0" index="1" bw="25" slack="0"/>
<pin id="1034" dir="0" index="2" bw="5" slack="0"/>
<pin id="1035" dir="0" index="3" bw="6" slack="0"/>
<pin id="1036" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/3 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="shl_ln1192_17_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="30" slack="0"/>
<pin id="1043" dir="0" index="1" bw="25" slack="1"/>
<pin id="1044" dir="0" index="2" bw="1" slack="0"/>
<pin id="1045" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_17/3 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="shl_ln1192_18_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="30" slack="0"/>
<pin id="1050" dir="0" index="1" bw="25" slack="1"/>
<pin id="1051" dir="0" index="2" bw="1" slack="0"/>
<pin id="1052" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_18/3 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="add_ln1192_19_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="30" slack="0"/>
<pin id="1057" dir="0" index="1" bw="30" slack="0"/>
<pin id="1058" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/3 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="r_V_43_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="13" slack="1"/>
<pin id="1063" dir="0" index="1" bw="10" slack="0"/>
<pin id="1064" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_43/3 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="rhs_V_14_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="29" slack="0"/>
<pin id="1068" dir="0" index="1" bw="14" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_14/3 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sext_ln1192_29_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="29" slack="0"/>
<pin id="1076" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_29/3 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sub_ln1192_18_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="30" slack="0"/>
<pin id="1080" dir="0" index="1" bw="29" slack="0"/>
<pin id="1081" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_18/3 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="shl_ln1192_19_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="30" slack="0"/>
<pin id="1086" dir="0" index="1" bw="25" slack="1"/>
<pin id="1087" dir="0" index="2" bw="1" slack="0"/>
<pin id="1088" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_19/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln1192_20_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="30" slack="0"/>
<pin id="1093" dir="0" index="1" bw="30" slack="0"/>
<pin id="1094" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_20/3 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="shl_ln1192_20_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="30" slack="0"/>
<pin id="1099" dir="0" index="1" bw="20" slack="0"/>
<pin id="1100" dir="0" index="2" bw="1" slack="0"/>
<pin id="1101" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_20/3 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sub_ln1192_19_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="30" slack="0"/>
<pin id="1106" dir="0" index="1" bw="30" slack="0"/>
<pin id="1107" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_19/3 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="ret_V_6_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="25" slack="0"/>
<pin id="1112" dir="0" index="1" bw="30" slack="0"/>
<pin id="1113" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/3 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="trunc_ln708_4_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="10" slack="0"/>
<pin id="1118" dir="0" index="1" bw="30" slack="0"/>
<pin id="1119" dir="0" index="2" bw="6" slack="0"/>
<pin id="1120" dir="0" index="3" bw="6" slack="0"/>
<pin id="1121" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sext_ln1118_7_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="3"/>
<pin id="1128" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/4 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="shl_ln1118_5_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="14" slack="0"/>
<pin id="1131" dir="0" index="1" bw="10" slack="3"/>
<pin id="1132" dir="0" index="2" bw="1" slack="0"/>
<pin id="1133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/4 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="sext_ln1118_10_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="14" slack="0"/>
<pin id="1138" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/4 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="r_V_34_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="0"/>
<pin id="1142" dir="0" index="1" bw="14" slack="0"/>
<pin id="1143" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_34/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="rhs_V_3_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="25" slack="0"/>
<pin id="1148" dir="0" index="1" bw="15" slack="0"/>
<pin id="1149" dir="0" index="2" bw="1" slack="0"/>
<pin id="1150" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/4 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sub_ln1192_3_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="25" slack="1"/>
<pin id="1156" dir="0" index="1" bw="25" slack="0"/>
<pin id="1157" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/4 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="ret_V_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="21" slack="0"/>
<pin id="1161" dir="0" index="1" bw="25" slack="0"/>
<pin id="1162" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="trunc_ln_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="10" slack="0"/>
<pin id="1167" dir="0" index="1" bw="25" slack="0"/>
<pin id="1168" dir="0" index="2" bw="5" slack="0"/>
<pin id="1169" dir="0" index="3" bw="6" slack="0"/>
<pin id="1170" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="1176" class="1007" name="mul_ln1192_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="10" slack="0"/>
<pin id="1178" dir="0" index="1" bw="11" slack="0"/>
<pin id="1179" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="1182" class="1007" name="r_V_33_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="0"/>
<pin id="1184" dir="0" index="1" bw="11" slack="0"/>
<pin id="1185" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/1 "/>
</bind>
</comp>

<comp id="1189" class="1007" name="r_V_10_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="10" slack="0"/>
<pin id="1191" dir="0" index="1" bw="12" slack="0"/>
<pin id="1192" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/1 "/>
</bind>
</comp>

<comp id="1195" class="1007" name="r_V_11_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="10" slack="0"/>
<pin id="1197" dir="0" index="1" bw="11" slack="0"/>
<pin id="1198" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/1 "/>
</bind>
</comp>

<comp id="1201" class="1007" name="r_V_17_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="10" slack="0"/>
<pin id="1203" dir="0" index="1" bw="11" slack="0"/>
<pin id="1204" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="1207" class="1007" name="mul_ln1192_18_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="10" slack="0"/>
<pin id="1209" dir="0" index="1" bw="20" slack="0"/>
<pin id="1210" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_18/1 "/>
</bind>
</comp>

<comp id="1213" class="1007" name="mul_ln1192_19_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="10" slack="0"/>
<pin id="1215" dir="0" index="1" bw="13" slack="0"/>
<pin id="1216" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_19/1 "/>
</bind>
</comp>

<comp id="1219" class="1007" name="grp_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="10" slack="1"/>
<pin id="1221" dir="0" index="1" bw="21" slack="0"/>
<pin id="1222" dir="0" index="2" bw="25" slack="0"/>
<pin id="1223" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 add_ln1192_1/2 "/>
</bind>
</comp>

<comp id="1227" class="1007" name="grp_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="13" slack="0"/>
<pin id="1229" dir="0" index="1" bw="11" slack="0"/>
<pin id="1230" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1231" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_6/2 sext_ln1192_6/2 mul_ln1192_3/2 "/>
</bind>
</comp>

<comp id="1234" class="1007" name="mul_ln1192_4_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="10" slack="1"/>
<pin id="1236" dir="0" index="1" bw="12" slack="0"/>
<pin id="1237" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/2 "/>
</bind>
</comp>

<comp id="1239" class="1007" name="mul_ln1192_5_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="10" slack="0"/>
<pin id="1241" dir="0" index="1" bw="22" slack="0"/>
<pin id="1242" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/2 "/>
</bind>
</comp>

<comp id="1246" class="1007" name="mul_ln1192_6_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="10" slack="0"/>
<pin id="1248" dir="0" index="1" bw="21" slack="0"/>
<pin id="1249" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/2 "/>
</bind>
</comp>

<comp id="1253" class="1007" name="mul_ln1192_7_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="10" slack="1"/>
<pin id="1255" dir="0" index="1" bw="13" slack="0"/>
<pin id="1256" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/2 "/>
</bind>
</comp>

<comp id="1259" class="1007" name="mul_ln1192_8_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="10" slack="0"/>
<pin id="1261" dir="0" index="1" bw="20" slack="0"/>
<pin id="1262" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/2 "/>
</bind>
</comp>

<comp id="1265" class="1007" name="mul_ln1192_9_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="10" slack="0"/>
<pin id="1267" dir="0" index="1" bw="20" slack="0"/>
<pin id="1268" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/2 "/>
</bind>
</comp>

<comp id="1271" class="1007" name="grp_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="0"/>
<pin id="1273" dir="0" index="1" bw="13" slack="0"/>
<pin id="1274" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1275" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_14/2 sext_ln1192_13/2 mul_ln1192_10/2 "/>
</bind>
</comp>

<comp id="1278" class="1007" name="grp_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="13" slack="0"/>
<pin id="1280" dir="0" index="1" bw="11" slack="0"/>
<pin id="1281" dir="0" index="2" bw="10" slack="0"/>
<pin id="1282" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_15/2 sext_ln1192_14/2 mul_ln1192_11/2 "/>
</bind>
</comp>

<comp id="1286" class="1007" name="grp_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="10" slack="0"/>
<pin id="1288" dir="0" index="1" bw="21" slack="0"/>
<pin id="1289" dir="0" index="2" bw="25" slack="0"/>
<pin id="1290" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln1192_12/2 sub_ln1192_8/2 "/>
</bind>
</comp>

<comp id="1295" class="1007" name="grp_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="12" slack="0"/>
<pin id="1297" dir="0" index="1" bw="10" slack="0"/>
<pin id="1298" dir="0" index="2" bw="10" slack="0"/>
<pin id="1299" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_18/2 sext_ln1118_21/2 mul_ln1192_13/2 "/>
</bind>
</comp>

<comp id="1304" class="1007" name="grp_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="12" slack="0"/>
<pin id="1306" dir="0" index="1" bw="10" slack="0"/>
<pin id="1307" dir="0" index="2" bw="10" slack="0"/>
<pin id="1308" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_19/2 sext_ln1118_22/2 mul_ln1192_14/2 "/>
</bind>
</comp>

<comp id="1313" class="1007" name="mul_ln1192_15_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="10" slack="0"/>
<pin id="1315" dir="0" index="1" bw="15" slack="0"/>
<pin id="1316" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_15/2 "/>
</bind>
</comp>

<comp id="1319" class="1007" name="grp_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="10" slack="0"/>
<pin id="1321" dir="0" index="1" bw="20" slack="0"/>
<pin id="1322" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="1323" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1192_17/2 sub_ln1192_12/2 "/>
</bind>
</comp>

<comp id="1327" class="1007" name="mul_ln1192_20_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="10" slack="1"/>
<pin id="1329" dir="0" index="1" bw="11" slack="0"/>
<pin id="1330" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_20/2 "/>
</bind>
</comp>

<comp id="1333" class="1007" name="mul_ln1192_21_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="10" slack="0"/>
<pin id="1335" dir="0" index="1" bw="13" slack="0"/>
<pin id="1336" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_21/2 "/>
</bind>
</comp>

<comp id="1339" class="1007" name="mul_ln1192_22_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="10" slack="0"/>
<pin id="1341" dir="0" index="1" bw="20" slack="0"/>
<pin id="1342" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_22/2 "/>
</bind>
</comp>

<comp id="1345" class="1007" name="mul_ln1192_23_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="10" slack="0"/>
<pin id="1347" dir="0" index="1" bw="20" slack="0"/>
<pin id="1348" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_23/2 "/>
</bind>
</comp>

<comp id="1351" class="1007" name="grp_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="10" slack="1"/>
<pin id="1353" dir="0" index="1" bw="20" slack="0"/>
<pin id="1354" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="1355" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1192_2/3 sub_ln1192_1/3 "/>
</bind>
</comp>

<comp id="1358" class="1007" name="grp_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="13" slack="0"/>
<pin id="1360" dir="0" index="1" bw="10" slack="0"/>
<pin id="1361" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1362" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_30/3 sext_ln1192_30/3 mul_ln1192_24/3 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="10" slack="1"/>
<pin id="1368" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="sext_ln1192_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="20" slack="1"/>
<pin id="1379" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="tmp_2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="10" slack="1"/>
<pin id="1387" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="sext_ln1192_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="25" slack="1"/>
<pin id="1395" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_1 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="mul_ln1192_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="20" slack="1"/>
<pin id="1401" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="sext_ln1192_2_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="20" slack="1"/>
<pin id="1406" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_2 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="r_V_31_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="20" slack="1"/>
<pin id="1414" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="p_Val2_7_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="10" slack="1"/>
<pin id="1419" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="r_V_9_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="12" slack="1"/>
<pin id="1428" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="r_V_3_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="11" slack="1"/>
<pin id="1434" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="r_V_33_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="21" slack="1"/>
<pin id="1439" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="trunc_ln1192_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="20" slack="1"/>
<pin id="1444" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="sext_ln1118_11_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="20" slack="1"/>
<pin id="1449" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_11 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_4_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="10" slack="1"/>
<pin id="1456" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="r_V_10_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="22" slack="1"/>
<pin id="1463" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="r_V_1_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="11" slack="1"/>
<pin id="1468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="r_V_11_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="21" slack="1"/>
<pin id="1474" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="r_V_2_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="13" slack="1"/>
<pin id="1479" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="tmp_5_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="10" slack="1"/>
<pin id="1484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="r_V_17_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="21" slack="1"/>
<pin id="1494" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="mul_ln1118_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="20" slack="1"/>
<pin id="1499" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="mul_ln1192_18_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="25" slack="1"/>
<pin id="1504" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_18 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="mul_ln1192_19_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="20" slack="1"/>
<pin id="1509" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_19 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="add_ln1192_2_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="25" slack="1"/>
<pin id="1514" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="r_V_5_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="20" slack="1"/>
<pin id="1519" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="sext_ln1118_6_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="14" slack="1"/>
<pin id="1524" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_6 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="mul_ln1192_3_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="20" slack="1"/>
<pin id="1529" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="mul_ln1192_4_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="20" slack="1"/>
<pin id="1534" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="r_V_35_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="13" slack="1"/>
<pin id="1539" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V_35 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="add_ln1192_6_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="30" slack="1"/>
<pin id="1544" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_6 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="mul_ln1192_8_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="25" slack="1"/>
<pin id="1549" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_8 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="mul_ln1192_9_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="25" slack="1"/>
<pin id="1554" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="mul_ln1192_10_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="20" slack="1"/>
<pin id="1559" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_10 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="sext_ln1192_15_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="20" slack="1"/>
<pin id="1564" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_15 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="mul_ln1192_11_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="20" slack="1"/>
<pin id="1569" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="r_V_37_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="15" slack="1"/>
<pin id="1574" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="r_V_37 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="sext_ln1192_16_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="20" slack="1"/>
<pin id="1579" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_16 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="add_ln1192_10_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="25" slack="1"/>
<pin id="1585" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_10 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="sext_ln1192_18_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="15" slack="1"/>
<pin id="1590" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_18 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="mul_ln1192_15_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="20" slack="1"/>
<pin id="1595" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_15 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="add_ln1192_14_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="25" slack="1"/>
<pin id="1600" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_14 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="mul_ln1192_21_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="20" slack="1"/>
<pin id="1605" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_21 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="add_ln1192_18_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="25" slack="1"/>
<pin id="1610" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_18 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="mul_ln1192_22_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="25" slack="1"/>
<pin id="1615" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_22 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="mul_ln1192_23_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="25" slack="1"/>
<pin id="1620" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_23 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="add_ln1192_4_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="25" slack="1"/>
<pin id="1625" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_4 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="trunc_ln708_1_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="10" slack="1"/>
<pin id="1630" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="trunc_ln708_2_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="10" slack="1"/>
<pin id="1635" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="trunc_ln708_3_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="10" slack="1"/>
<pin id="1640" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="trunc_ln708_4_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="10" slack="1"/>
<pin id="1645" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="130" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="130" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="130" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="130" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="130" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="132" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="132" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="177" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="132" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="173" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="173" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="195" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="221" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="132" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="235" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="177" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="235" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="235" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="235" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="132" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="245" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="235" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="235" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="132" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="314" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="268" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="221" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="268" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="268" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="306" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="348" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="371" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="362" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="42" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="448"><net_src comp="32" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="443" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="464" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="371" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="377" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="58" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="487" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="503" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="523"><net_src comp="516" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="535"><net_src comp="60" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="62" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="540"><net_src comp="530" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="374" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="66" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="32" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="34" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="560" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="48" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="50" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="48" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="578" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="583" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="603"><net_src comp="68" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="620"><net_src comp="48" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="50" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="48" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="516" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="50" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="622" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="627" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="649"><net_src comp="48" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="635" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="644" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="547" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="48" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="50" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="651" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="662" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="380" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="70" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="627" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="662" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="524" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="368" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="72" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="54" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="686" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="547" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="716" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="732"><net_src comp="547" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="547" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="749"><net_src comp="48" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="50" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="755"><net_src comp="744" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="74" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="76" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="766"><net_src comp="756" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="751" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="48" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="50" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="767" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="773" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="56" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="50" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="56" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="50" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="793" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="798" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="58" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="54" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="805" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="811" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="58" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="54" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="835"><net_src comp="818" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="824" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="842"><net_src comp="78" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="66" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="831" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="837" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="80" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="82" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="20" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="22" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="874"><net_src comp="48" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="50" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="880"><net_src comp="869" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="890"><net_src comp="48" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="881" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="50" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="897"><net_src comp="876" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="885" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="84" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="909"><net_src comp="86" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="899" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="54" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="916"><net_src comp="893" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="904" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="88" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="912" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="930"><net_src comp="90" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="92" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="94" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="939"><net_src comp="48" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="50" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="934" pin="3"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="52" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="54" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="956"><net_src comp="946" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="941" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="96" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="98" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="973"><net_src comp="963" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="957" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="970" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="985"><net_src comp="40" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="42" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="990"><net_src comp="980" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="96" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="98" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1001"><net_src comp="991" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="974" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="998" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="100" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="54" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1018"><net_src comp="1008" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1002" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="102" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1037"><net_src comp="90" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1039"><net_src comp="92" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1040"><net_src comp="94" pin="0"/><net_sink comp="1031" pin=3"/></net>

<net id="1046"><net_src comp="56" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="50" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1053"><net_src comp="56" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="50" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1059"><net_src comp="1041" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1048" pin="3"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="738" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="104" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1061" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="66" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1077"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1055" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1089"><net_src comp="56" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="50" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1095"><net_src comp="1078" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1084" pin="3"/><net_sink comp="1091" pin=1"/></net>

<net id="1102"><net_src comp="58" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="54" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1108"><net_src comp="1091" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1097" pin="3"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="106" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1122"><net_src comp="82" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1124"><net_src comp="20" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1125"><net_src comp="22" pin="0"/><net_sink comp="1116" pin=3"/></net>

<net id="1134"><net_src comp="60" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1135"><net_src comp="62" pin="0"/><net_sink comp="1129" pin=2"/></net>

<net id="1139"><net_src comp="1129" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1144"><net_src comp="1126" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1151"><net_src comp="86" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1153"><net_src comp="54" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1158"><net_src comp="1146" pin="3"/><net_sink comp="1154" pin=1"/></net>

<net id="1163"><net_src comp="128" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1154" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1171"><net_src comp="90" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="1159" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1173"><net_src comp="92" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1174"><net_src comp="94" pin="0"/><net_sink comp="1165" pin=3"/></net>

<net id="1175"><net_src comp="1165" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="1180"><net_src comp="187" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="217" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="191" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="261" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="1182" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="1193"><net_src comp="276" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="290" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="272" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="302" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="324" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="302" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="205" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="340" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="268" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="344" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1224"><net_src comp="410" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1225"><net_src comp="398" pin="2"/><net_sink comp="1219" pin=2"/></net>

<net id="1226"><net_src comp="1219" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="1232"><net_src comp="436" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1233"><net_src comp="407" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1238"><net_src comp="454" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1243"><net_src comp="458" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="461" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1245"><net_src comp="1239" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="1250"><net_src comp="477" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="474" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1252"><net_src comp="1246" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="1257"><net_src comp="499" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="1263"><net_src comp="458" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="520" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1269"><net_src comp="477" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="520" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="368" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="524" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1283"><net_src comp="524" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="471" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="527" pin="1"/><net_sink comp="1278" pin=2"/></net>

<net id="1291"><net_src comp="477" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="550" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="553" pin="3"/><net_sink comp="1286" pin=2"/></net>

<net id="1294"><net_src comp="1286" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="1300"><net_src comp="567" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1301"><net_src comp="404" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1302"><net_src comp="547" pin="1"/><net_sink comp="1295" pin=2"/></net>

<net id="1303"><net_src comp="1295" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="1309"><net_src comp="450" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="440" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1311"><net_src comp="547" pin="1"/><net_sink comp="1304" pin=2"/></net>

<net id="1312"><net_src comp="1304" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="1317"><net_src comp="547" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="605" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1324"><net_src comp="612" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1325"><net_src comp="609" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1326"><net_src comp="1319" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="1331"><net_src comp="641" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1332"><net_src comp="1327" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="1337"><net_src comp="527" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="676" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1343"><net_src comp="725" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="721" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="725" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="734" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1356"><net_src comp="741" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1357"><net_src comp="1351" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="1363"><net_src comp="987" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="866" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1365"><net_src comp="1358" pin="3"/><net_sink comp="1097" pin=1"/></net>

<net id="1369"><net_src comp="177" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1372"><net_src comp="1366" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1373"><net_src comp="1366" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1374"><net_src comp="1366" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1375"><net_src comp="1366" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1376"><net_src comp="1366" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1380"><net_src comp="187" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1383"><net_src comp="1377" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1384"><net_src comp="1377" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1388"><net_src comp="195" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1391"><net_src comp="1385" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1392"><net_src comp="1385" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1396"><net_src comp="205" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1402"><net_src comp="1176" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1407"><net_src comp="225" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1410"><net_src comp="1404" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1411"><net_src comp="1404" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1415"><net_src comp="229" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1420"><net_src comp="235" pin="4"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1422"><net_src comp="1417" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1423"><net_src comp="1417" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1424"><net_src comp="1417" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1425"><net_src comp="1417" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1429"><net_src comp="245" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1435"><net_src comp="253" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1440"><net_src comp="1182" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1445"><net_src comp="265" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1450"><net_src comp="268" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1453"><net_src comp="1447" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1457"><net_src comp="280" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1460"><net_src comp="1454" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1464"><net_src comp="1189" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1469"><net_src comp="294" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1475"><net_src comp="1195" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1480"><net_src comp="306" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1485"><net_src comp="314" pin="4"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1488"><net_src comp="1482" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1489"><net_src comp="1482" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1490"><net_src comp="1482" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1491"><net_src comp="1482" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1495"><net_src comp="1201" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1500"><net_src comp="328" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1505"><net_src comp="1207" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1510"><net_src comp="1213" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1515"><net_src comp="420" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1520"><net_src comp="425" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1525"><net_src comp="436" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1530"><net_src comp="1227" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1535"><net_src comp="1234" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1540"><net_src comp="493" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1545"><net_src comp="510" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1550"><net_src comp="1259" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1555"><net_src comp="1265" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1560"><net_src comp="1271" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1565"><net_src comp="527" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1570"><net_src comp="1278" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1575"><net_src comp="541" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1580"><net_src comp="547" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1586"><net_src comp="590" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1591"><net_src comp="596" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1596"><net_src comp="1313" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1601"><net_src comp="670" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1606"><net_src comp="1333" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1611"><net_src comp="710" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1616"><net_src comp="1339" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1621"><net_src comp="1345" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1626"><net_src comp="780" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1631"><net_src comp="856" pin="4"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="1636"><net_src comp="924" pin="4"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1641"><net_src comp="1031" pin="4"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1646"><net_src comp="1116" pin="4"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {4 }
	Port: y_1_V | {4 }
	Port: y_2_V | {4 }
	Port: y_3_V | {4 }
	Port: y_4_V | {4 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1192 : 1
		sext_ln1117 : 1
		sext_ln1192_1 : 1
		r_V : 1
		sext_ln1118 : 2
		mul_ln1192 : 3
		sext_ln1116 : 1
		sext_ln1192_2 : 1
		r_V_31 : 2
		r_V_9 : 1
		r_V_3 : 1
		sext_ln1116_1 : 2
		r_V_33 : 3
		trunc_ln1192 : 4
		sext_ln1118_11 : 1
		sext_ln1118_12 : 1
		sext_ln1118_13 : 1
		sext_ln1116_2 : 2
		r_V_10 : 3
		r_V_1 : 1
		sext_ln1116_3 : 2
		r_V_11 : 3
		r_V_2 : 1
		sext_ln1118_19 : 1
		r_V_17 : 3
		mul_ln1118 : 2
		r_V_22 : 2
		sext_ln1192_22 : 3
		mul_ln1192_18 : 4
		sext_ln1118_24 : 2
		mul_ln1192_19 : 3
	State 2
		sub_ln1192 : 1
		r_V_32 : 1
		rhs_V_1 : 2
		sext_ln1192_3 : 3
		add_ln1192 : 4
		mul_ln1192_1 : 1
		add_ln1192_1 : 5
		add_ln1192_2 : 6
		sext_ln1118_6 : 1
		r_V_6 : 2
		sext_ln1192_6 : 3
		mul_ln1192_3 : 4
		sext_ln1118_9 : 1
		sext_ln1192_8 : 1
		mul_ln1192_4 : 2
		mul_ln1192_5 : 1
		shl_ln1192_4 : 2
		mul_ln1192_6 : 1
		shl_ln1192_5 : 2
		sub_ln1192_4 : 3
		r_V_35 : 1
		sext_ln1118_15 : 2
		mul_ln1192_7 : 3
		shl_ln1192_6 : 4
		add_ln1192_6 : 5
		sext_ln1118_16 : 1
		mul_ln1192_8 : 2
		mul_ln1192_9 : 2
		r_V_14 : 1
		sext_ln1192_13 : 2
		mul_ln1192_10 : 3
		r_V_15 : 1
		sext_ln1192_14 : 2
		mul_ln1192_11 : 3
		sext_ln1118_18 : 1
		r_V_37 : 2
		mul_ln1192_12 : 1
		sub_ln1192_8 : 2
		sext_ln1118_20 : 1
		r_V_18 : 2
		sext_ln1118_21 : 3
		mul_ln1192_13 : 4
		shl_ln1192_10 : 5
		sub_ln1192_9 : 6
		r_V_19 : 2
		sext_ln1118_22 : 3
		mul_ln1192_14 : 4
		shl_ln1192_11 : 5
		add_ln1192_10 : 7
		r_V_20 : 1
		sext_ln1192_19 : 2
		mul_ln1192_15 : 3
		mul_ln1192_17 : 1
		sub_ln1192_12 : 2
		sub_ln1192_13 : 3
		rhs_V_7 : 1
		add_ln1192_13 : 4
		mul_ln1192_20 : 1
		shl_ln1192_15 : 2
		sub_ln1192_14 : 5
		r_V_39 : 1
		rhs_V_8 : 2
		add_ln1192_14 : 6
		sext_ln1192_23 : 2
		mul_ln1192_21 : 3
		ret_V_4 : 2
		ret_V_5 : 3
		r_V_42 : 1
		rhs_V_13 : 2
		sext_ln1192_28 : 3
		add_ln1192_18 : 4
		r_V_27 : 1
		sext_ln1118_27 : 2
		mul_ln1192_22 : 3
		r_V_29 : 1
		sext_ln1118_29 : 2
		mul_ln1192_23 : 3
	State 3
		mul_ln1192_2 : 1
		sub_ln1192_1 : 2
		sub_ln1192_2 : 3
		sext_ln1192_7 : 1
		add_ln1192_3 : 4
		add_ln1192_4 : 5
		sub_ln1192_5 : 1
		add_ln1192_7 : 2
		add_ln1192_8 : 3
		sub_ln1192_6 : 4
		sub_ln1192_7 : 5
		ret_V_1 : 6
		trunc_ln708_1 : 7
		sub_ln1192_10 : 1
		rhs_V_6 : 1
		sub_ln1192_11 : 2
		shl_ln1192_13 : 1
		add_ln1192_11 : 3
		ret_V_2 : 4
		trunc_ln708_2 : 5
		add_ln1192_15 : 1
		sext_ln1192_24 : 1
		add_ln1192_16 : 2
		sext_ln1192_25 : 1
		sub_ln1192_15 : 3
		sext_ln1118_26 : 1
		sext_ln1192_26 : 1
		sub_ln1192_16 : 4
		sext_ln1192_27 : 1
		sub_ln1192_17 : 5
		ret_V_3 : 6
		trunc_ln708_3 : 7
		add_ln1192_19 : 1
		r_V_43 : 1
		rhs_V_14 : 2
		sext_ln1192_29 : 3
		sub_ln1192_18 : 4
		add_ln1192_20 : 5
		r_V_30 : 2
		sext_ln1192_30 : 3
		mul_ln1192_24 : 4
		shl_ln1192_20 : 5
		sub_ln1192_19 : 6
		ret_V_6 : 7
		trunc_ln708_4 : 8
	State 4
		sext_ln1118_10 : 1
		r_V_34 : 2
		rhs_V_3 : 3
		sub_ln1192_3 : 4
		ret_V : 5
		trunc_ln : 6
		write_ln50 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_31_fu_229      |    0    |    0    |    62   |
|          |    mul_ln1118_fu_328    |    0    |    0    |    62   |
|          |      r_V_22_fu_334      |    0    |    0    |    62   |
|          |       r_V_5_fu_425      |    0    |    0    |    62   |
|          |      r_V_36_fu_516      |    0    |    0    |    62   |
|          |      r_V_20_fu_599      |    0    |    0    |    62   |
|          |      r_V_39_fu_657      |    0    |    0    |    62   |
|          |      r_V_27_fu_716      |    0    |    0    |    62   |
|          |      r_V_29_fu_728      |    0    |    0    |    62   |
|          |      r_V_38_fu_881      |    0    |    0    |    62   |
|          |   mul_ln1192_16_fu_899  |    0    |    0    |    62   |
|          |    mul_ln1192_fu_1176   |    1    |    0    |    0    |
|          |      r_V_33_fu_1182     |    1    |    0    |    0    |
|          |      r_V_10_fu_1189     |    1    |    0    |    0    |
|    mul   |      r_V_11_fu_1195     |    1    |    0    |    0    |
|          |      r_V_17_fu_1201     |    1    |    0    |    0    |
|          |  mul_ln1192_18_fu_1207  |    1    |    0    |    0    |
|          |  mul_ln1192_19_fu_1213  |    1    |    0    |    0    |
|          |   mul_ln1192_4_fu_1234  |    1    |    0    |    0    |
|          |   mul_ln1192_5_fu_1239  |    1    |    0    |    0    |
|          |   mul_ln1192_6_fu_1246  |    1    |    0    |    0    |
|          |   mul_ln1192_7_fu_1253  |    1    |    0    |    0    |
|          |   mul_ln1192_8_fu_1259  |    1    |    0    |    0    |
|          |   mul_ln1192_9_fu_1265  |    1    |    0    |    0    |
|          |  mul_ln1192_15_fu_1313  |    1    |    0    |    0    |
|          |  mul_ln1192_20_fu_1327  |    1    |    0    |    0    |
|          |  mul_ln1192_21_fu_1333  |    1    |    0    |    0    |
|          |  mul_ln1192_22_fu_1339  |    1    |    0    |    0    |
|          |  mul_ln1192_23_fu_1345  |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln1192_fu_398    |    0    |    0    |    30   |
|          |   add_ln1192_2_fu_420   |    0    |    0    |    32   |
|          |      r_V_35_fu_493      |    0    |    0    |    19   |
|          |   add_ln1192_6_fu_510   |    0    |    0    |    30   |
|          |   add_ln1192_10_fu_590  |    0    |    0    |    30   |
|          |   add_ln1192_13_fu_635  |    0    |    0    |    30   |
|          |   add_ln1192_14_fu_670  |    0    |    0    |    30   |
|          |   add_ln1192_18_fu_710  |    0    |    0    |    30   |
|          |   add_ln1192_3_fu_767   |    0    |    0    |    30   |
|          |   add_ln1192_4_fu_780   |    0    |    0    |    30   |
|          |   add_ln1192_7_fu_805   |    0    |    0    |    30   |
|    add   |   add_ln1192_8_fu_818   |    0    |    0    |    30   |
|          |      ret_V_1_fu_850     |    0    |    0    |    30   |
|          |   add_ln1192_11_fu_912  |    0    |    0    |    30   |
|          |      ret_V_2_fu_918     |    0    |    0    |    30   |
|          |   add_ln1192_15_fu_941  |    0    |    0    |    30   |
|          |   add_ln1192_16_fu_957  |    0    |    0    |    30   |
|          |     ret_V_3_fu_1025     |    0    |    0    |    30   |
|          |  add_ln1192_19_fu_1055  |    0    |    0    |    37   |
|          |  add_ln1192_20_fu_1091  |    0    |    0    |    30   |
|          |     ret_V_6_fu_1110     |    0    |    0    |    30   |
|          |      r_V_34_fu_1140     |    0    |    0    |    21   |
|          |      ret_V_fu_1159      |    0    |    0    |    30   |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln1192_fu_362    |    0    |    0    |    30   |
|          |      r_V_32_fu_380      |    0    |    0    |    19   |
|          |   sub_ln1192_4_fu_487   |    0    |    0    |    30   |
|          |      r_V_37_fu_541      |    0    |    0    |    21   |
|          |   sub_ln1192_9_fu_578   |    0    |    0    |    30   |
|          |   sub_ln1192_13_fu_622  |    0    |    0    |    30   |
|          |   sub_ln1192_14_fu_651  |    0    |    0    |    30   |
|          |      ret_V_4_fu_680     |    0    |    0    |    32   |
|          |      ret_V_5_fu_686     |    0    |    0    |    30   |
|          |      r_V_42_fu_692      |    0    |    0    |    20   |
|          |   sub_ln1192_2_fu_751   |    0    |    0    |    32   |
|    sub   |   sub_ln1192_5_fu_793   |    0    |    0    |    30   |
|          |   sub_ln1192_6_fu_831   |    0    |    0    |    30   |
|          |   sub_ln1192_7_fu_844   |    0    |    0    |    30   |
|          |   sub_ln1192_10_fu_876  |    0    |    0    |    30   |
|          |   sub_ln1192_11_fu_893  |    0    |    0    |    30   |
|          |   sub_ln1192_15_fu_974  |    0    |    0    |    30   |
|          |  sub_ln1192_16_fu_1002  |    0    |    0    |    30   |
|          |  sub_ln1192_17_fu_1019  |    0    |    0    |    30   |
|          |      r_V_43_fu_1061     |    0    |    0    |    20   |
|          |  sub_ln1192_18_fu_1078  |    0    |    0    |    30   |
|          |  sub_ln1192_19_fu_1104  |    0    |    0    |    30   |
|          |   sub_ln1192_3_fu_1154  |    0    |    0    |    30   |
|----------|-------------------------|---------|---------|---------|
|          |       grp_fu_1278       |    1    |    0    |    0    |
|  submul  |       grp_fu_1295       |    1    |    0    |    0    |
|          |       grp_fu_1304       |    1    |    0    |    0    |
|          |       grp_fu_1358       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  addmul  |       grp_fu_1227       |    1    |    0    |    0    |
|          |       grp_fu_1271       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |       grp_fu_1319       |    1    |    0    |    0    |
|          |       grp_fu_1351       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1219       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mul_sub |       grp_fu_1286       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_132  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_138 |    0    |    0    |    0    |
|          | write_ln51_write_fu_145 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_152 |    0    |    0    |    0    |
|          | write_ln53_write_fu_159 |    0    |    0    |    0    |
|          | write_ln54_write_fu_166 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |   trunc_ln1117_fu_173   |    0    |    0    |    0    |
|          |   trunc_ln1192_fu_265   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_177      |    0    |    0    |    0    |
|          |       tmp_2_fu_195      |    0    |    0    |    0    |
|          |     p_Val2_7_fu_235     |    0    |    0    |    0    |
|          |       tmp_4_fu_280      |    0    |    0    |    0    |
|partselect|       tmp_5_fu_314      |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_856  |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_924  |    0    |    0    |    0    |
|          |  trunc_ln708_3_fu_1031  |    0    |    0    |    0    |
|          |  trunc_ln708_4_fu_1116  |    0    |    0    |    0    |
|          |     trunc_ln_fu_1165    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1192_fu_187   |    0    |    0    |    0    |
|          |    sext_ln1117_fu_191   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_205  |    0    |    0    |    0    |
|          |    sext_ln1118_fu_217   |    0    |    0    |    0    |
|          |    sext_ln1116_fu_221   |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_225  |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_261  |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_268  |    0    |    0    |    0    |
|          |  sext_ln1118_12_fu_272  |    0    |    0    |    0    |
|          |  sext_ln1118_13_fu_276  |    0    |    0    |    0    |
|          |   sext_ln1116_2_fu_290  |    0    |    0    |    0    |
|          |   sext_ln1116_3_fu_302  |    0    |    0    |    0    |
|          |  sext_ln1118_19_fu_324  |    0    |    0    |    0    |
|          |  sext_ln1192_22_fu_340  |    0    |    0    |    0    |
|          |  sext_ln1118_24_fu_344  |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_368  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_371  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_374  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_377  |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_394  |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_404   |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_407  |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_410  |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_436  |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_440  |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_450  |    0    |    0    |    0    |
|          |   sext_ln1192_8_fu_454  |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_458  |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_461  |    0    |    0    |    0    |
|          |  sext_ln1118_14_fu_471  |    0    |    0    |    0    |
|   sext   |  sext_ln1192_11_fu_474  |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_477  |    0    |    0    |    0    |
|          |  sext_ln1118_15_fu_499  |    0    |    0    |    0    |
|          |  sext_ln1118_16_fu_520  |    0    |    0    |    0    |
|          |  sext_ln1118_17_fu_524  |    0    |    0    |    0    |
|          |  sext_ln1192_15_fu_527  |    0    |    0    |    0    |
|          |  sext_ln1118_18_fu_537  |    0    |    0    |    0    |
|          |  sext_ln1192_16_fu_547  |    0    |    0    |    0    |
|          |  sext_ln1192_17_fu_550  |    0    |    0    |    0    |
|          |  sext_ln1118_20_fu_567  |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_596  |    0    |    0    |    0    |
|          |  sext_ln1192_19_fu_605  |    0    |    0    |    0    |
|          |  sext_ln1192_20_fu_609  |    0    |    0    |    0    |
|          |  sext_ln1192_21_fu_612  |    0    |    0    |    0    |
|          |  sext_ln1118_25_fu_641  |    0    |    0    |    0    |
|          |  sext_ln1192_23_fu_676  |    0    |    0    |    0    |
|          |  sext_ln1192_28_fu_706  |    0    |    0    |    0    |
|          |  sext_ln1118_27_fu_721  |    0    |    0    |    0    |
|          |  sext_ln1118_28_fu_725  |    0    |    0    |    0    |
|          |  sext_ln1118_29_fu_734  |    0    |    0    |    0    |
|          |    sext_ln700_fu_738    |    0    |    0    |    0    |
|          |   sext_ln1192_5_fu_741  |    0    |    0    |    0    |
|          |   sext_ln1192_7_fu_763  |    0    |    0    |    0    |
|          |  sext_ln1118_23_fu_866  |    0    |    0    |    0    |
|          |  sext_ln1192_24_fu_953  |    0    |    0    |    0    |
|          |  sext_ln1192_25_fu_970  |    0    |    0    |    0    |
|          |  sext_ln1118_26_fu_987  |    0    |    0    |    0    |
|          |  sext_ln1192_26_fu_998  |    0    |    0    |    0    |
|          |  sext_ln1192_27_fu_1015 |    0    |    0    |    0    |
|          |  sext_ln1192_29_fu_1074 |    0    |    0    |    0    |
|          |  sext_ln1118_7_fu_1126  |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_1136 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        r_V_fu_209       |    0    |    0    |    0    |
|          |       r_V_9_fu_245      |    0    |    0    |    0    |
|          |       r_V_3_fu_253      |    0    |    0    |    0    |
|          |       r_V_1_fu_294      |    0    |    0    |    0    |
|          |       r_V_2_fu_306      |    0    |    0    |    0    |
|          |      shl_ln_fu_348      |    0    |    0    |    0    |
|          |       rhs_V_fu_355      |    0    |    0    |    0    |
|          |      rhs_V_1_fu_386     |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_413   |    0    |    0    |    0    |
|          |      r_V_40_fu_429      |    0    |    0    |    0    |
|          |       r_V_7_fu_443      |    0    |    0    |    0    |
|          |   shl_ln1192_4_fu_464   |    0    |    0    |    0    |
|          |   shl_ln1192_5_fu_480   |    0    |    0    |    0    |
|          |   shl_ln1192_6_fu_503   |    0    |    0    |    0    |
|          |   shl_ln1118_6_fu_530   |    0    |    0    |    0    |
|          |      rhs_V_5_fu_553     |    0    |    0    |    0    |
|          |   shl_ln1118_7_fu_560   |    0    |    0    |    0    |
|          |   shl_ln1192_10_fu_571  |    0    |    0    |    0    |
|          |   shl_ln1192_11_fu_583  |    0    |    0    |    0    |
|          |   shl_ln1192_14_fu_615  |    0    |    0    |    0    |
|          |      rhs_V_7_fu_627     |    0    |    0    |    0    |
|          |   shl_ln1192_15_fu_644  |    0    |    0    |    0    |
|          |      rhs_V_8_fu_662     |    0    |    0    |    0    |
|bitconcatenate|     rhs_V_13_fu_698     |    0    |    0    |    0    |
|          |   shl_ln1192_2_fu_744   |    0    |    0    |    0    |
|          |      rhs_V_2_fu_756     |    0    |    0    |    0    |
|          |   shl_ln1192_3_fu_773   |    0    |    0    |    0    |
|          |   shl_ln1192_7_fu_786   |    0    |    0    |    0    |
|          |   shl_ln1192_8_fu_798   |    0    |    0    |    0    |
|          |   shl_ln1192_9_fu_811   |    0    |    0    |    0    |
|          |   shl_ln1192_s_fu_824   |    0    |    0    |    0    |
|          |      rhs_V_4_fu_837     |    0    |    0    |    0    |
|          |   shl_ln1192_12_fu_869  |    0    |    0    |    0    |
|          |      rhs_V_6_fu_885     |    0    |    0    |    0    |
|          |   shl_ln1192_13_fu_904  |    0    |    0    |    0    |
|          |   shl_ln1192_16_fu_934  |    0    |    0    |    0    |
|          |      rhs_V_9_fu_946     |    0    |    0    |    0    |
|          |     rhs_V_10_fu_963     |    0    |    0    |    0    |
|          |      r_V_41_fu_980      |    0    |    0    |    0    |
|          |     rhs_V_11_fu_991     |    0    |    0    |    0    |
|          |     rhs_V_12_fu_1008    |    0    |    0    |    0    |
|          |  shl_ln1192_17_fu_1041  |    0    |    0    |    0    |
|          |  shl_ln1192_18_fu_1048  |    0    |    0    |    0    |
|          |     rhs_V_14_fu_1066    |    0    |    0    |    0    |
|          |  shl_ln1192_19_fu_1084  |    0    |    0    |    0    |
|          |  shl_ln1192_20_fu_1097  |    0    |    0    |    0    |
|          |   shl_ln1118_5_fu_1129  |    0    |    0    |    0    |
|          |     rhs_V_3_fu_1146     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    28   |    0    |   2015  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_10_reg_1583|   25   |
| add_ln1192_14_reg_1598|   25   |
| add_ln1192_18_reg_1608|   25   |
| add_ln1192_2_reg_1512 |   25   |
| add_ln1192_4_reg_1623 |   25   |
| add_ln1192_6_reg_1542 |   30   |
|  mul_ln1118_reg_1497  |   20   |
| mul_ln1192_10_reg_1557|   20   |
| mul_ln1192_11_reg_1567|   20   |
| mul_ln1192_15_reg_1593|   20   |
| mul_ln1192_18_reg_1502|   25   |
| mul_ln1192_19_reg_1507|   20   |
| mul_ln1192_21_reg_1603|   20   |
| mul_ln1192_22_reg_1613|   25   |
| mul_ln1192_23_reg_1618|   25   |
| mul_ln1192_3_reg_1527 |   20   |
| mul_ln1192_4_reg_1532 |   20   |
| mul_ln1192_8_reg_1547 |   25   |
| mul_ln1192_9_reg_1552 |   25   |
|  mul_ln1192_reg_1399  |   20   |
|   p_Val2_7_reg_1417   |   10   |
|    r_V_10_reg_1461    |   22   |
|    r_V_11_reg_1472    |   21   |
|    r_V_17_reg_1492    |   21   |
|     r_V_1_reg_1466    |   11   |
|     r_V_2_reg_1477    |   13   |
|    r_V_31_reg_1412    |   20   |
|    r_V_33_reg_1437    |   21   |
|    r_V_35_reg_1537    |   13   |
|    r_V_37_reg_1572    |   15   |
|     r_V_3_reg_1432    |   11   |
|     r_V_5_reg_1517    |   20   |
|     r_V_9_reg_1426    |   12   |
|sext_ln1118_11_reg_1447|   20   |
| sext_ln1118_6_reg_1522|   14   |
|sext_ln1192_15_reg_1562|   20   |
|sext_ln1192_16_reg_1577|   20   |
|sext_ln1192_18_reg_1588|   15   |
| sext_ln1192_1_reg_1393|   25   |
| sext_ln1192_2_reg_1404|   20   |
|  sext_ln1192_reg_1377 |   20   |
|     tmp_1_reg_1366    |   10   |
|     tmp_2_reg_1385    |   10   |
|     tmp_4_reg_1454    |   10   |
|     tmp_5_reg_1482    |   10   |
| trunc_ln1192_reg_1442 |   20   |
| trunc_ln708_1_reg_1628|   10   |
| trunc_ln708_2_reg_1633|   10   |
| trunc_ln708_3_reg_1638|   10   |
| trunc_ln708_4_reg_1643|   10   |
+-----------------------+--------+
|         Total         |   924  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1227 |  p0  |   2  |  13  |   26   ||    9    |
| grp_fu_1271 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_1319 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_1351 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_1358 |  p0  |   2  |  13  |   26   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   112  ||  3.015  ||    45   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |    0   |  2015  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   924  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    3   |   924  |  2060  |
+-----------+--------+--------+--------+--------+
