#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Oct 26 18:54:39 2024
# Process ID: 48408
# Current directory: C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1
# Command line: vivado.exe -log kr260_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kr260_top.tcl
# Log file: C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/kr260_top.vds
# Journal file: C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1\vivado.jou
# Running On: Madhu, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16831 MB
#-----------------------------------------------------------
source kr260_top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 432.031 ; gain = 81.320
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Projects/Lemmings_game/build/game_build/game_build.srcs/utils_1/imports/synth_1/kr260_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Projects/Lemmings_game/build/game_build/game_build.srcs/utils_1/imports/synth_1/kr260_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top kr260_top -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49496
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.289 ; gain = 332.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kr260_top' [C:/Projects/Lemmings_game/src/system_top.sv:24]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:777]
INFO: [Synth 8-3491] module 'system_axi_gpio_0_0' declared at 'C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'system_axi_gpio_0_0' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:989]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'system_ps8_0_axi_periph_0' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:576]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_RR89KG' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:77]
INFO: [Synth 8-3491] module 'system_auto_ds_0' declared at 'C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'system_auto_ds_0' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:368]
INFO: [Synth 8-638] synthesizing module 'system_auto_ds_0' [C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'system_auto_pc_0' declared at 'C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_0' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:447]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_RR89KG' (0#1) [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'system_ps8_0_axi_periph_0' (0#1) [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:576]
INFO: [Synth 8-3491] module 'system_rst_ps8_0_99M_0' declared at 'C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'system_rst_ps8_0_99M_0' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1075]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps8_0_99M_0' [C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_xlslice_0_0' declared at 'c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:53' bound to instance 'xlslice_0' of component 'system_xlslice_0_0' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1088]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_0' [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_0' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:53]
INFO: [Synth 8-3491] module 'system_xlslice_0_1' declared at 'c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_1/synth/system_xlslice_0_1.v:53' bound to instance 'xlslice_1' of component 'system_xlslice_0_1' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1093]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_1' [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_1/synth/system_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_1' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_1/synth/system_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'system_xlslice_0_2' declared at 'c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_2/synth/system_xlslice_0_2.v:53' bound to instance 'xlslice_2' of component 'system_xlslice_0_2' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1098]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_2' [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_2/synth/system_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_2' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_2/synth/system_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'system_xlslice_0_3' declared at 'c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_3/synth/system_xlslice_0_3.v:53' bound to instance 'xlslice_3' of component 'system_xlslice_0_3' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1103]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_3' [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_3/synth/system_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_3' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_3/synth/system_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'system_xlslice_0_4' declared at 'c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_4/synth/system_xlslice_0_4.v:53' bound to instance 'xlslice_4' of component 'system_xlslice_0_4' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1108]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_4' [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_4/synth/system_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_4' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_4/synth/system_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'system_xlslice_0_5' declared at 'c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_5/synth/system_xlslice_0_5.v:53' bound to instance 'xlslice_5' of component 'system_xlslice_0_5' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1113]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_5' [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_5/synth/system_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_5' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_5/synth/system_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'system_xlslice_0_6' declared at 'c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_6/synth/system_xlslice_0_6.v:53' bound to instance 'xlslice_6' of component 'system_xlslice_0_6' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1118]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_6' [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_6/synth/system_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_6' (0#1) [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_xlslice_0_6/synth/system_xlslice_0_6.v:53]
INFO: [Synth 8-3491] module 'system_zynq_ultra_ps_e_0_0' declared at 'C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'system_zynq_ultra_ps_e_0_0' [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:1123]
INFO: [Synth 8-638] synthesizing module 'system_zynq_ultra_ps_e_0_0' [C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/.Xil/Vivado-48408-Madhu/realtime/system_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'system' (0#1) [C:/Projects/Lemmings_game/build/wrapper_build/system/synth/system.vhd:777]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Projects/Lemmings_game/src/top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Projects/Lemmings_game/src/counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Projects/Lemmings_game/src/counter.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/Lemmings_game/src/top.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Projects/Lemmings_game/src/top.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'kr260_top' (0#1) [C:/Projects/Lemmings_game/src/system_top.sv:24]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_RR89KG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_RR89KG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.289 ; gain = 429.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.289 ; gain = 429.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.289 ; gain = 429.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1921.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'dut2/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'dut2/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'dut2/axi_gpio_0'
Finished Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'dut2/axi_gpio_0'
Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_auto_ds_0/system_auto_ds_0/system1_auto_ds_0_in_context.xdc] for cell 'dut2/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_auto_ds_0/system_auto_ds_0/system1_auto_ds_0_in_context.xdc] for cell 'dut2/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_auto_pc_0/system_auto_pc_0/system1_auto_pc_0_in_context.xdc] for cell 'dut2/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_auto_pc_0/system_auto_pc_0/system1_auto_pc_0_in_context.xdc] for cell 'dut2/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0/system1_rst_ps8_0_99M_0_in_context.xdc] for cell 'dut2/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Projects/Lemmings_game/build/wrapper_build/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0/system1_rst_ps8_0_99M_0_in_context.xdc] for cell 'dut2/rst_ps8_0_99M'
Parsing XDC File [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt_100mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc:17]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'digging' matched to 'port' objects. [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc:22]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'jumping' matched to 'port' objects. [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc:26]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'walk_left' matched to 'port' objects. [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc:30]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'aah' matched to 'port' objects. [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc:34]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'walk_right' matched to 'port' objects. [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc:38]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/Lemmings_game/build/game_build/game_build.srcs/constrs_1/imports/constraints/io_map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kr260_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kr260_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1994.430 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.430 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.430 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dut2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/xlslice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut2/xlslice_6. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.430 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Projects/Lemmings_game/build/game_build/game_build.srcs/utils_1/imports/synth_1/kr260_top.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.430 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.430 ; gain = 503.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    LEFT |                             1001 |                             0000
                   RIGHT |                             0100 |                             0001
              JUMP_RIGHT |                             0001 |                             1000
           DIGGING_RIGHT |                             0011 |                             0101
           FALLING_RIGHT |                             0010 |                             0011
               JUMP_LEFT |                             0101 |                             0111
            DIGGING_LEFT |                             0111 |                             0100
            FALLING_LEFT |                             0110 |                             0010
                   SPLAT |                             0000 |                             0110
                  iSTATE |                             1000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.430 ; gain = 503.016
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 14    
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Din[5] in module system_xlslice_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module system_xlslice_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module system_xlslice_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module system_xlslice_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_xlslice_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_xlslice_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module system_xlslice_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module system_xlslice_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module system_xlslice_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module system_xlslice_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_xlslice_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_xlslice_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module system_xlslice_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module system_xlslice_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module system_xlslice_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module system_xlslice_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_xlslice_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_xlslice_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module system_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module system_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module system_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module system_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module system_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module system_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module system_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module system_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module system_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module system_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module system_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module system_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module system_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module system_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module system_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module system_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module system_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module system_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module system_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module system_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module system_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1994.430 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2489.035 ; gain = 997.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |system_auto_ds_0           |         1|
|2     |system_auto_pc_0           |         1|
|3     |system_axi_gpio_0_0        |         1|
|4     |system_rst_ps8_0_99M_0     |         1|
|5     |system_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |system_auto_ds_0_bbox           |     1|
|2     |system_auto_pc_0_bbox           |     1|
|3     |system_axi_gpio_0_0_bbox        |     1|
|4     |system_rst_ps8_0_99M_0_bbox     |     1|
|5     |system_zynq_ultra_ps_e_0_0_bbox |     1|
|6     |LUT1                            |     2|
|7     |LUT2                            |     6|
|8     |LUT3                            |     5|
|9     |LUT4                            |     5|
|10    |LUT5                            |     4|
|11    |LUT6                            |    15|
|12    |FDCE                            |     2|
|13    |FDPE                            |     2|
|14    |FDRE                            |    14|
|15    |OBUF                            |     5|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.246 ; gain = 1027.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2519.246 ; gain = 954.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.246 ; gain = 1027.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2529.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6cd0b7dd
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 93 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2559.223 ; gain = 2050.391
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Lemmings_game/build/game_build/game_build.runs/synth_1/kr260_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kr260_top_utilization_synth.rpt -pb kr260_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 18:55:41 2024...
