library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity decoder_7_segment is
    Port (
        bin_input : in std_logic_vector(3 downto 0); -- Entrada binÃ¡ria de 4 bits
        seg       : out std_logic_vector(6 downto 0) -- SaÃ­das para os 7 segmentos
    );
end decoder_7_segment;

architecture Behavioral of decoder_7_segment is
begin
    process(bin_input)
    begin
        case bin_input is
            when "0000" => seg <= "0111111"; -- 0
            when "0001" => seg <= "0000110"; -- 1
            when "0010" => seg <= "1011011"; -- 2
            when "0011" => seg <= "1001111"; -- 3
            when "0100" => seg <= "1100110"; -- 4
            when "0101" => seg <= "1101101"; -- 5
            when "0110" => seg <= "1111101"; -- 6
            when "0111" => seg <= "0000111"; -- 7
            when "1000" => seg <= "1111111"; -- 8
            when "1001" => seg <= "1101111"; -- 9
            when "1010" => seg <= "1110111"; -- A
            when "1011" => seg <= "1111100"; -- b
            when "1100" => seg <= "0111001"; -- C
            when "1101" => seg <= "1011110"; -- d
            when "1110" => seg <= "1111001"; -- E
            when "1111" => seg <= "1110001"; -- F
            when others => seg <= "0000000"; -- Default to 0 if invalid input
        end case;
    end process;
end Behavioral;
