{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "49e32142_0cd853f3",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000000
      },
      "writtenOn": "2024-10-10T15:33:50Z",
      "side": 1,
      "message": "Just for the sake of completeness, this is the failing attempt:\n \n[nix-shell:impure] jkt@chobotnice ~/work/prog/_build/_br-cfb $ ./host/bin/kwboot -b images/u-boot-spl.kwb -t -p /dev/ttyUSB0\nSending boot message. Please reboot the target...-\nSending boot image...\n  0 % [......................................................................]\n...\n 26 % [...................\nU-Boot SPL 2021.01-900-gad3256797d (Jan 01 1980 - 00:00:00 +0000)\nHigh speed PHY - Version: 2.0\nEEPROM TLV detection failed: Using static config for Clearfog Base.\nDetected Device ID 6828\nboard SerDes lanes topology details:\n | Lane # | Speed |  Type       |\n --------------------------------\n |   0    |   3   | SATA0       |\n |   1    |   0   | SGMII1      |\n |   2    |   5   | PCIe1       |\n |   3    |   5   | USB3 HOST1  |\n |   4    |   5   | USB3 HOST0  |\n |   5    |   0   | SGMII2      |\n --------------------------------\nPCIe, Idx 1: detected no link\nHigh speed PHY - Ended Successfully\nmv_ddr: mv_ddr-armada-18.09.2 \nDDR3 Training Sequence - Switching XBAR Window to FastPath Window\nmv_ddr: completed successfully\n...................................................]\n 99 % [.......]\n[Type Ctrl-\\ + c to quit]\n \n \nU-Boot 2021.01-900-gad3256797d (Jan 01 1980 - 00:00:00 +0000)\n \nSoC:   MV88F6828-A0 at 1600 MHz\nDRAM:  1 GiB (800 MHz, 32-bit, ECC not enabled)\nWDT:   Started with servicing (120s timeout)\nMMC:   mv_sdh: 0\nLoading Environment from MMC... OK\nModel: SolidRun Clearfog A1\nBoard: SolidRun Clearfog Base\nNet:   eth1: ethernet@70000, eth2: ethernet@30000, eth3: ethernet@34000\nHit any key to stop autoboot:  0 \n\u003d\u003e usb start; fatload usb 0:1 00800000 boot.scr; source 00800000\nstarting USB...\nBus usb3@f8000: MVEBU XHCI INIT controller @ 0xf10fc000\nRegister 2000120 NbrPorts 2\nStarting the controller\nUSB XHCI 1.00\nscanning bus usb3@f8000 for devices... 2 USB Device(s) found\n       scanning usb for storage devices... 1 Storage Device(s) found\n320 bytes read in 1 ms (312.5 KiB/s)\n## Executing script at 00800000\n6122624 bytes read in 275 ms (21.2 MiB/s)\n20486 bytes read in 3 ms (6.5 MiB/s)\n151437231 bytes read in 6759 ms (21.4 MiB/s)\n## Loading init Ramdisk from Legacy Image at 01800000 ...\n   Image Name:   \n   Image Type:   ARM Linux RAMDisk Image (uncompressed)\n   Data Size:    151437167 Bytes \u003d 144.4 MiB\n   Load Address: 00000000\n   Entry Point:  00000000\n   Verifying Checksum ... OK\n## Flattened Device Tree blob at 00100000\n   Booting using the fdt blob at 0x100000\n   Loading Ramdisk to 06f94000, end 0fffff6f ... OK\n   Loading Device Tree to 06f8b000, end 06f93005 ... OK\n \nStarting kernel ...\n \n[    0.000000] Booting Linux on physical CPU 0x0\n[    0.000000] Linux version 6.6.54-10-g79692ad15f4e1 (jkt@chobotnice) (arm-linux-gcc.br_real (Buildroot 2021.11-11272-ge2962af) 13.2.0, GNU ld (GNU Binutils) 2.42) #1 SMP Wed Oct  9 12:10:16 UTC 2024\n[    0.000000] CPU: ARMv7 Processor [414fc091] revision 1 (ARMv7), cr\u003d10c5387d\n[    0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache\n[    0.000000] OF: fdt: Machine model: SolidRun Clearfog Base A1\n[    0.000000] Memory policy: Data cache writealloc\n[    0.000000] Zone ranges:\n[    0.000000]   Normal   [mem 0x0000000000000000-0x000000002fffffff]\n[    0.000000]   HighMem  [mem 0x0000000030000000-0x000000003fffffff]\n[    0.000000] Movable zone start for each node\n[    0.000000] Early memory node ranges\n[    0.000000]   node   0: [mem 0x0000000000000000-0x000000003fffffff]\n[    0.000000] Initmem setup node 0 [mem 0x0000000000000000-0x000000003fffffff]\n[    0.000000] percpu: Embedded 15 pages/cpu s40148 r0 d21292 u61440\n[    0.000000] Kernel command line: systemd.unit\u003dusb-flash.service\n[    0.000000] Dentry cache hash table entries: 131072 (order: 7, 524288 bytes, linear)\n[    0.000000] Inode-cache hash table entries: 65536 (order: 6, 262144 bytes, linear)\n[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 260608\n[    0.000000] mem auto-init: stack:all(zero), heap alloc:off, heap free:off\n[    0.000000] Memory: 875340K/1048576K available (10240K kernel code, 1384K rwdata, 1944K rodata, 1024K init, 418K bss, 173236K reserved, 0K cma-reserved, 262144K highmem)\n[    0.000000] SLUB: HWalign\u003d64, Order\u003d0-3, MinObjects\u003d0, CPUs\u003d2, Nodes\u003d1\n[    0.000000] trace event string verifier disabled\n[    0.000000] rcu: Hierarchical RCU implementation.\n[    0.000000] rcu:     RCU event tracing is enabled.\n[    0.000000]  Tracing variant of Tasks RCU enabled.\n[    0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 10 jiffies.\n[    0.000000] NR_IRQS: 16, nr_irqs: 16, preallocated irqs: 16\n[    0.000000] L2C: DT/platform modifies aux control register: 0x06070000 -\u003e 0x16070000\n[    0.000000] L2C-310 enabling early BRESP for Cortex-A9\n[    0.000000] L2C-310 full line of zeros enabled for Cortex-A9\n[    0.000000] L2C-310 D prefetch enabled, offset 1 lines\n[    0.000000] L2C-310 dynamic clock gating enabled, standby mode enabled\n[    0.000000] L2C-310 Coherent cache controller enabled, 16 ways, 1024 kB\n[    0.000000] L2C-310 Coherent: CACHE_ID 0x410054c9, AUX_CTRL 0x56070001\n[    0.000000] rcu: srcu_init: Setting srcu_struct sizes based on contention.\n[    0.000001] sched_clock: 64 bits at 800MHz, resolution 1ns, wraps every 4398046511103ns\n[    0.000015] clocksource: arm_global_timer: mask: 0xffffffffffffffff max_cycles: 0xb881274fa3, max_idle_ns: 440795210636 ns\n[    0.000029] Switching to timer-based delay loop, resolution 1ns\n[    0.000172] Ignoring duplicate/late registration of read_current_timer delay\n[    0.000176] clocksource: armada_370_xp_clocksource: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 76450417870 ns\n[    0.000374] Console: colour dummy device 80x30\n[    0.000381] printk: console [tty0] enabled\n[    0.000603] Calibrating delay loop (skipped), value calculated using timer frequency.. 1600.00 BogoMIPS (lpj\u003d8000000)\n[    0.000620] CPU: Testing write buffer coherency: ok\n[    0.000640] CPU0: Spectre v2: using BPIALL workaround\n[    0.000648] pid_max: default: 32768 minimum: 301\n[    0.000723] Mount-cache hash table entries: 2048 (order: 1, 8192 bytes, linear)\n[    0.000738] Mountpoint-cache hash table entries: 2048 (order: 1, 8192 bytes, linear)\n[    0.001114] CPU0: thread -1, cpu 0, socket 0, mpidr 80000000\n[    0.001555] RCU Tasks Trace: Setting shift to 1 and lim to 1 rcu_task_cb_adjust\u003d1.\n[    0.001629] Setting up static identity map for 0x100000 - 0x100060\n[    0.001718] mvebu-soc-id: MVEBU SoC ID\u003d0x6828, Rev\u003d0x4\n[    0.001810] mvebu-pmsu: Initializing Power Management Service Unit\n[    0.001897] rcu: Hierarchical SRCU implementation.\n[    0.001907] rcu:     Max phase no-delay instances is 1000.\n[    0.002097] smp: Bringing up secondary CPUs ...\n[    0.002335] Booting CPU 1\n[    0.002484] CPU1: thread -1, cpu 1, socket 0, mpidr 80000001\n[    0.002491] CPU1: Spectre v2: using BPIALL workaround\n[    0.002568] smp: Brought up 1 node, 2 CPUs\n[    0.002580] SMP: Total of 2 processors activated (3200.00 BogoMIPS).\n[    0.002589] CPU: All CPU(s) started in SVC mode.\n[    0.002993] devtmpfs: initialized\n[    0.004862] VFP support v0.3: implementor 41 architecture 3 part 30 variant 9 rev 4\n[    0.004954] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns\n[    0.004972] futex hash table entries: 512 (order: 3, 32768 bytes, linear)\n[    0.005053] pinctrl core: initialized pinctrl subsystem\n[    0.005578] NET: Registered PF_NETLINK/PF_ROUTE protocol family\n[    0.006069] DMA: preallocated 256 KiB pool for atomic coherent allocations\n[    0.006417] audit: initializing netlink subsys (disabled)\n[    0.006568] audit: type\u003d2000 audit(0.000:1): state\u003dinitialized audit_enabled\u003d0 res\u003d1\n[    0.006740] thermal_sys: Registered thermal governor \u0027step_wise\u0027\n[    0.006867] cpuidle: using governor ladder\n[    0.006934] hw-breakpoint: found 5 (+1 reserved) breakpoint and 1 watchpoint registers.\n[    0.006948] hw-breakpoint: maximum watchpoint size is 4 bytes.\n[    0.007071] mvebu-pmsu: CPU hotplug support is currently broken on Armada 38x: disabling\n[    0.007085] mvebu-pmsu: CPU idle is currently broken on Armada 38x: disabling\n[    0.009078] platform soc: Fixed dependency cycle(s) with /soc/internal-regs/interrupt-controller@d000\n[    0.020817] SCSI subsystem initialized\n[    0.021041] usbcore: registered new interface driver usbfs\n[    0.021064] usbcore: registered new interface driver hub\n[    0.021086] usbcore: registered new device driver usb\n[    0.021207] pps_core: LinuxPPS API ver. 1 registered\n[    0.021216] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti \u003cgiometti@linux.it\u003e\n[    0.021233] PTP clock support registered\n[    0.021832] vgaarb: loaded\n[    0.022043] clocksource: Switched to clocksource arm_global_timer\n[    0.031574] NET: Registered PF_INET protocol family\n[    0.031706] IP idents hash table entries: 16384 (order: 5, 131072 bytes, linear)\n[    0.032575] tcp_listen_portaddr_hash hash table entries: 512 (order: 0, 4096 bytes, linear)\n[    0.032601] Table-perturb hash table entries: 65536 (order: 6, 262144 bytes, linear)\n[    0.032618] TCP established hash table entries: 8192 (order: 3, 32768 bytes, linear)\n[    0.032663] TCP bind hash table entries: 8192 (order: 5, 131072 bytes, linear)\n[    0.032785] TCP: Hash tables configured (established 8192 bind 8192)\n[    0.032844] UDP hash table entries: 512 (order: 2, 16384 bytes, linear)\n[    0.032881] UDP-Lite hash table entries: 512 (order: 2, 16384 bytes, linear)\n[    0.032982] NET: Registered PF_UNIX/PF_LOCAL protocol family\n[    0.033014] PCI: CLS 0 bytes, default 64\n[    0.033249] hw perfevents: enabled with armv7_cortex_a9 PMU driver, 7 counters available\n[    0.033556] Unpacking initramfs...\n[    0.034077] workingset: timestamp_bits\u003d30 max_order\u003d18 bucket_order\u003d0\n[    0.034263] squashfs: version 4.0 (2009/01/31) Phillip Lougher\n[    0.103797] NET: Registered PF_ALG protocol family\n[    0.103891] bounce: pool size: 64 pages\n[    0.103934] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 248)\n[    0.103948] io scheduler mq-deadline registered\n[    0.103956] io scheduler kyber registered\n[    0.103978] io scheduler bfq registered\n[    0.113601] armada-38x-pinctrl f1018000.pinctrl: registered pinctrl driver\n[    0.114204] gpio gpiochip0: Static allocation of GPIO base is deprecated, use dynamic allocation.\n[    0.114419] debugfs: Directory \u0027f1018100.gpio\u0027 with parent \u0027regmap\u0027 already present!\n[    0.114705] gpio gpiochip1: Static allocation of GPIO base is deprecated, use dynamic allocation.\n[    0.114850] debugfs: Directory \u0027f1018140.gpio\u0027 with parent \u0027regmap\u0027 already present!\n[    0.115159] mvebu-pcie soc:pcie: host bridge /soc/pcie ranges:\n[    0.115192] mvebu-pcie soc:pcie:      MEM 0x00f1080000..0x00f1081fff -\u003e 0x0000080000\n[    0.115215] mvebu-pcie soc:pcie:      MEM 0x00f1040000..0x00f1041fff -\u003e 0x0000040000\n[    0.115234] mvebu-pcie soc:pcie:      MEM 0x00f1044000..0x00f1045fff -\u003e 0x0000044000\n[    0.115252] mvebu-pcie soc:pcie:      MEM 0x00f1048000..0x00f1049fff -\u003e 0x0000048000\n[    0.115271] mvebu-pcie soc:pcie:      MEM 0xffffffffffffffff..0x00fffffffe -\u003e 0x0100000000\n[    0.115290] mvebu-pcie soc:pcie:       IO 0xffffffffffffffff..0x00fffffffe -\u003e 0x0100000000\n[    0.115308] mvebu-pcie soc:pcie:      MEM 0xffffffffffffffff..0x00fffffffe -\u003e 0x0200000000\n[    0.115326] mvebu-pcie soc:pcie:       IO 0xffffffffffffffff..0x00fffffffe -\u003e 0x0200000000\n[    0.115344] mvebu-pcie soc:pcie:      MEM 0xffffffffffffffff..0x00fffffffe -\u003e 0x0300000000\n[    0.115362] mvebu-pcie soc:pcie:       IO 0xffffffffffffffff..0x00fffffffe -\u003e 0x0300000000\n[    0.115380] mvebu-pcie soc:pcie:      MEM 0xffffffffffffffff..0x00fffffffe -\u003e 0x0400000000\n[    0.115395] mvebu-pcie soc:pcie:       IO 0xffffffffffffffff..0x00fffffffe -\u003e 0x0400000000\n[    0.115689] mv_xor f1060800.xor: Marvell shared XOR driver\n[    0.182721] mv_xor f1060800.xor: Marvell XOR (Descriptor Mode): ( xor cpy intr )\n[    0.182978] mv_xor f1060900.xor: Marvell shared XOR driver\n[    0.242722] mv_xor f1060900.xor: Marvell XOR (Descriptor Mode): ( xor cpy intr )\n[    0.266444] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled\n[    0.287814] f1012000.serial: ttyS0 at MMIO 0xf1012000 (irq \u003d 40, base_baud \u003d 15625000) is a 16550A\n[    0.287876] printk: console [ttyS0] enabled\n\n(tbc)",
      "revId": "2a92c5289401e9e6bb90ea91369f0737b775526b",
      "serverId": "e32f8df8-3db0-4f76-a6c6-fe9d6e69dd68"
    }
  ]
}