

================================================================
== Vivado HLS Report for 'conv3padding713'
================================================================
* Date:           Tue May 10 21:15:14 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_stream_out_data_2_fu_145  |stream_out_data_2  |        1|     8068| 4.000 ns | 32.272 us |    1|  8068|   none  |
        |grp_stream_in_row_1_fu_157    |stream_in_row_1    |        1|      171| 4.000 ns |  0.684 us |    1|   171|   none  |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?| 4 ~ 8071 |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "%row_buffer_0_V = alloca [672 x i64], align 8" [./src/conv2d_DSPopt.hpp:119->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 6 'alloca' 'row_buffer_0_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 672> <RAM>
ST_1 : Operation 7 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 7 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %padding_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 13 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_c_i, i32 %reps_read)" [./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([672 x i64]* %row_buffer_0_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)" [./src/conv2d_DSPopt.hpp:122->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%shl_ln130 = shl i32 %reps_read, 4" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 17 'shl' 'shl_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%shl_ln130_3 = shl i32 %reps_read, 2" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 18 'shl' 'shl_ln130_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln130 = add i32 %shl_ln130, %shl_ln130_3" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 19 'add' 'add_ln130' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln130 = or i32 %add_ln130, 2" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 20 'or' 'or_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "br label %0" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_11 = phi i2 [ 0, %entry ], [ %storeBufferIdx_V, %hls_label_41 ]"   --->   Operation 22 'phi' 't_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%t_V = phi i2 [ 1, %entry ], [ %loadBufferIdx_V, %hls_label_41 ]"   --->   Operation 23 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_12 = phi i10 [ -2, %entry ], [ %rowIdx_V_4, %hls_label_41 ]"   --->   Operation 24 'phi' 't_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rep_0_i_i_i = phi i32 [ 0, %entry ], [ %rep, %hls_label_41 ]"   --->   Operation 25 'phi' 'rep_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.11ns)   --->   "%icmp_ln130 = icmp eq i32 %rep_0_i_i_i, %or_ln130" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 26 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.62ns)   --->   "%storeBufferIdx_V = add i2 %t_V_11, 1" [./src/conv2d_DSPopt.hpp:137->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 27 'add' 'storeBufferIdx_V' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %conv3padding713.exit, label %hls_label_41" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.11ns)   --->   "%icmp_ln132 = icmp ult i32 %rep_0_i_i_i, %add_ln130" [./src/conv2d_DSPopt.hpp:132->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 29 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln130)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %rep_0_i_i_i, i32 1, i32 31)" [./src/conv2d_DSPopt.hpp:134->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 30 'partselect' 'tmp' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.09ns)   --->   "%icmp_ln134 = icmp eq i31 %tmp, 0" [./src/conv2d_DSPopt.hpp:134->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 31 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln130)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.20ns)   --->   "%rep = add i32 %rep_0_i_i_i, 1" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 32 'add' 'rep' <Predicate = (!icmp_ln130)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 33 'ret' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 34 [1/1] (0.33ns)   --->   "%xor_ln132 = xor i1 %icmp_ln132, true" [./src/conv2d_DSPopt.hpp:132->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 34 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [2/2] (2.08ns)   --->   "call fastcc void @stream_in_row.1(i64* %in_V_V, [672 x i64]* %row_buffer_0_V, i1 %xor_ln132, i2 %t_V_11)" [./src/conv2d_DSPopt.hpp:132->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 35 'call' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [2/2] (0.93ns)   --->   "call fastcc void @stream_out_data.2(i64* %padding_out_V_V, [672 x i64]* %row_buffer_0_V, i1 %icmp_ln134, i10 %t_V_12, i2 %t_V)" [./src/conv2d_DSPopt.hpp:134->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.62ns)   --->   "%loadBufferIdx_V = add i2 %t_V, 1" [./src/conv2d_DSPopt.hpp:136->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 37 'add' 'loadBufferIdx_V' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i10 %t_V_12, 19" [./src/conv2d_DSPopt.hpp:139->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 38 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.93ns)   --->   "%rowIdx_V = add i10 %t_V_12, 1" [./src/conv2d_DSPopt.hpp:142->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 39 'add' 'rowIdx_V' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.47ns)   --->   "%rowIdx_V_4 = select i1 %icmp_ln879, i10 0, i10 %rowIdx_V" [./src/conv2d_DSPopt.hpp:139->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 40 'select' 'rowIdx_V_4' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50001)" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 41 'specregionbegin' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @stream_in_row.1(i64* %in_V_V, [672 x i64]* %row_buffer_0_V, i1 %xor_ln132, i2 %t_V_11)" [./src/conv2d_DSPopt.hpp:132->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @stream_out_data.2(i64* %padding_out_V_V, [672 x i64]* %row_buffer_0_V, i1 %icmp_ln134, i10 %t_V_12, i2 %t_V)" [./src/conv2d_DSPopt.hpp:134->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50001, i32 %tmp_i_i_i)" [./src/conv2d_DSPopt.hpp:144->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 44 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %0" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ padding_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface  ) [ 00000]
row_buffer_0_V    (alloca         ) [ 00111]
reps_read         (read           ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
write_ln90        (write          ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
write_ln504       (write          ) [ 00000]
specmemcore_ln122 (specmemcore    ) [ 00000]
shl_ln130         (shl            ) [ 00000]
shl_ln130_3       (shl            ) [ 00000]
add_ln130         (add            ) [ 00111]
or_ln130          (or             ) [ 00111]
br_ln130          (br             ) [ 01111]
t_V_11            (phi            ) [ 00111]
t_V               (phi            ) [ 00111]
t_V_12            (phi            ) [ 00111]
rep_0_i_i_i       (phi            ) [ 00100]
icmp_ln130        (icmp           ) [ 00111]
storeBufferIdx_V  (add            ) [ 01111]
br_ln130          (br             ) [ 00000]
icmp_ln132        (icmp           ) [ 00010]
tmp               (partselect     ) [ 00000]
icmp_ln134        (icmp           ) [ 00011]
rep               (add            ) [ 01111]
ret_ln503         (ret            ) [ 00000]
xor_ln132         (xor            ) [ 00001]
loadBufferIdx_V   (add            ) [ 01101]
icmp_ln879        (icmp           ) [ 00000]
rowIdx_V          (add            ) [ 00000]
rowIdx_V_4        (select         ) [ 01101]
tmp_i_i_i         (specregionbegin) [ 00000]
call_ln132        (call           ) [ 00000]
call_ln134        (call           ) [ 00000]
empty             (specregionend  ) [ 00000]
br_ln130          (br             ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reps_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="padding_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reps_c_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_c_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_row.1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_data.2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50001"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="row_buffer_0_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_0_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="reps_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln90_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln504_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln504/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="t_V_11_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="1"/>
<pin id="100" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_V_11 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="t_V_11_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="2" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_11/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="t_V_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="t_V_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="2" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="t_V_12_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="1"/>
<pin id="124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V_12 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="t_V_12_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="10" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_12/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="rep_0_i_i_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="rep_0_i_i_i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_stream_out_data_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="149" dir="0" index="3" bw="1" slack="1"/>
<pin id="150" dir="0" index="4" bw="10" slack="1"/>
<pin id="151" dir="0" index="5" bw="2" slack="1"/>
<pin id="152" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_stream_in_row_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="161" dir="0" index="3" bw="1" slack="0"/>
<pin id="162" dir="0" index="4" bw="2" slack="1"/>
<pin id="163" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln132/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln130_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln130/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shl_ln130_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln130_3/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln130_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_ln130_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln130_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="storeBufferIdx_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="storeBufferIdx_V/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln132_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="6" slack="0"/>
<pin id="212" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln134_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="rep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln132_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="loadBufferIdx_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loadBufferIdx_V/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln879_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="1"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="rowIdx_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="1"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowIdx_V/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="rowIdx_V_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rowIdx_V_4/3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln130_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="266" class="1005" name="or_ln130_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln130 "/>
</bind>
</comp>

<comp id="274" class="1005" name="storeBufferIdx_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="storeBufferIdx_V "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln132_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln134_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="289" class="1005" name="rep_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="294" class="1005" name="xor_ln132_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln132 "/>
</bind>
</comp>

<comp id="299" class="1005" name="loadBufferIdx_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="1"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="loadBufferIdx_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="rowIdx_V_4_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rowIdx_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="76" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="122" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="156"><net_src comp="110" pin="1"/><net_sink comp="145" pin=5"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="98" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="171"><net_src comp="76" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="76" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="167" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="138" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="102" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="138" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="138" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="221"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="138" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="234"><net_src comp="229" pin="2"/><net_sink comp="157" pin=3"/></net>

<net id="239"><net_src comp="110" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="122" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="122" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="241" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="179" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="269"><net_src comp="185" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="277"><net_src comp="196" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="282"><net_src comp="202" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="287"><net_src comp="217" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="292"><net_src comp="223" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="297"><net_src comp="229" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="302"><net_src comp="235" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="307"><net_src comp="253" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reps_out | {1 }
	Port: padding_out_V_V | {3 4 }
	Port: reps_c_i | {1 }
 - Input state : 
	Port: conv3padding713 : reps | {1 }
	Port: conv3padding713 : in_V_V | {3 4 }
  - Chain level:
	State 1
		specmemcore_ln122 : 1
		or_ln130 : 1
	State 2
		icmp_ln130 : 1
		storeBufferIdx_V : 1
		br_ln130 : 2
		icmp_ln132 : 1
		tmp : 1
		icmp_ln134 : 2
		rep : 1
	State 3
		rowIdx_V_4 : 1
	State 4
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   | grp_stream_out_data_2_fu_145 |    1    |  0.755  |   177   |   281   |
|          |  grp_stream_in_row_1_fu_157  |    0    |  2.265  |   223   |   193   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       add_ln130_fu_179       |    0    |    0    |    0    |    39   |
|          |    storeBufferIdx_V_fu_196   |    0    |    0    |    0    |    9    |
|    add   |          rep_fu_223          |    0    |    0    |    0    |    39   |
|          |    loadBufferIdx_V_fu_235    |    0    |    0    |    0    |    9    |
|          |        rowIdx_V_fu_247       |    0    |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       icmp_ln130_fu_191      |    0    |    0    |    0    |    20   |
|   icmp   |       icmp_ln132_fu_202      |    0    |    0    |    0    |    20   |
|          |       icmp_ln134_fu_217      |    0    |    0    |    0    |    20   |
|          |       icmp_ln879_fu_241      |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|
|  select  |       rowIdx_V_4_fu_253      |    0    |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|---------|
|    xor   |       xor_ln132_fu_229       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|   read   |     reps_read_read_fu_76     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   write  |    write_ln90_write_fu_82    |    0    |    0    |    0    |    0    |
|          |    write_ln504_write_fu_90   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|    shl   |       shl_ln130_fu_167       |    0    |    0    |    0    |    0    |
|          |      shl_ln130_3_fu_173      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|    or    |        or_ln130_fu_185       |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|partselect|          tmp_fu_207          |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    1    |   3.02  |   400   |   671   |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|row_buffer_0_V|    4   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    4   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln130_reg_261   |   32   |
|   icmp_ln132_reg_279   |    1   |
|   icmp_ln134_reg_284   |    1   |
| loadBufferIdx_V_reg_299|    2   |
|    or_ln130_reg_266    |   32   |
|   rep_0_i_i_i_reg_134  |   32   |
|       rep_reg_289      |   32   |
|   rowIdx_V_4_reg_304   |   10   |
|storeBufferIdx_V_reg_274|    2   |
|      t_V_11_reg_98     |    2   |
|     t_V_12_reg_122     |   10   |
|       t_V_reg_110      |    2   |
|    xor_ln132_reg_294   |    1   |
+------------------------+--------+
|          Total         |   159  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|        t_V_11_reg_98       |  p0  |   2  |   2  |    4   ||    9    |
|         t_V_reg_110        |  p0  |   2  |   2  |    4   ||    9    |
|       t_V_12_reg_122       |  p0  |   2  |  10  |   20   ||    9    |
| grp_stream_in_row_1_fu_157 |  p3  |   2  |   1  |    2   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   30   ||   3.02  ||    36   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    3   |   400  |   671  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   159  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |    6   |   559  |   707  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
