0.7
2020.1.1
Aug  5 2020
23:19:43
D:/COA_Lab_23/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
,,,,,,testbench,,,,,,,,
D:/COA_Lab_23/project_5/project_5.srcs/sources_1/new/ALU.v,1696411094,verilog,,D:/COA_Lab_23/project_5/project_5.srcs/sim_1/new/testbench.v,,ALU;and_op;cla;large_adder;left_shift;my_decoder;not_op;or_op;right_shift_arithmetic;right_shift_logical;subtractor;xor_op,,,,,,,,
