// Seed: 1499477530
module module_0;
  wire id_1;
  assign module_3.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply1 id_0,
    output supply0 id_1,
    input wand id_2
);
  always_latch id_1 -= 1;
  module_0 modCall_1 ();
endmodule
module module_4;
  tri1 id_1 = 1;
  assign id_1 = 1'h0;
  wor id_3;
  module_0 modCall_1 ();
  wire id_4 = id_4;
  tri0 id_5 = 1;
  assign #id_6 id_3 = 1, id_2 = id_4;
endmodule
