#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Apr 28 16:40:30 2016
# Process ID: 9655
# Log file: /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/metastable_ro_wrapper.vdi
# Journal file: /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source metastable_ro_wrapper.tcl -notrace
Command: open_checkpoint /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/metastable_ro_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/.Xil/Vivado-9655-srihari/dcp/metastable_ro_wrapper_board.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/.Xil/Vivado-9655-srihari/dcp/metastable_ro_wrapper_board.xdc]
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/.Xil/Vivado-9655-srihari/dcp/metastable_ro_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1590.703 ; gain = 461.500 ; free physical = 508 ; free virtual = 9311
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/.Xil/Vivado-9655-srihari/dcp/metastable_ro_wrapper_early.xdc]
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/.Xil/Vivado-9655-srihari/dcp/metastable_ro_wrapper.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/.Xil/Vivado-9655-srihari/dcp/metastable_ro_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1594.703 ; gain = 4.000 ; free physical = 503 ; free virtual = 9306
Restored from archive | CPU: 0.260000 secs | Memory: 0.018188 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1594.703 ; gain = 4.000 ; free physical = 503 ; free virtual = 9306
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1594.703 ; gain = 758.527 ; free physical = 505 ; free virtual = 9305
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -515 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1600.715 ; gain = 5.996 ; free physical = 501 ; free virtual = 9300

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 129 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19d0c5182

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1600.715 ; gain = 0.000 ; free physical = 501 ; free virtual = 9301

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 386 cells.
Phase 2 Constant Propagation | Checksum: e82490ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1600.715 ; gain = 0.000 ; free physical = 500 ; free virtual = 9300

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 904 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 831 unconnected cells.
Phase 3 Sweep | Checksum: 1deec61a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1600.715 ; gain = 0.000 ; free physical = 499 ; free virtual = 9299
Ending Logic Optimization Task | Checksum: 1deec61a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1600.715 ; gain = 0.000 ; free physical = 499 ; free virtual = 9299
Implement Debug Cores | Checksum: 12a819f84
Logic Optimization | Checksum: 12a819f84

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1d33f930a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1664.723 ; gain = 0.000 ; free physical = 482 ; free virtual = 9282
Ending Power Optimization Task | Checksum: 1d33f930a

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1664.723 ; gain = 64.008 ; free physical = 482 ; free virtual = 9282
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1680.723 ; gain = 0.000 ; free physical = 480 ; free virtual = 9282
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/metastable_ro_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -515 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 15e4d4bdf

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1680.738 ; gain = 0.000 ; free physical = 460 ; free virtual = 9261

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1680.738 ; gain = 0.000 ; free physical = 460 ; free virtual = 9261
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1680.738 ; gain = 0.000 ; free physical = 460 ; free virtual = 9261

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: a556eda7

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1680.738 ; gain = 0.000 ; free physical = 460 ; free virtual = 9261
WARNING: [Place 30-568] A LUT 'metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	metastable_ro_i/delay_top_0/inst/registered_out_reg {FDRE}
WARNING: [Place 30-568] A LUT 'metastable_ro_i/delay_top_0/inst/i_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg {FDRE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: a556eda7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 455 ; free virtual = 9256

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: a556eda7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 455 ; free virtual = 9256

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 09f48dfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 455 ; free virtual = 9256
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8088f019

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 455 ; free virtual = 9256

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 14fdda3d9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 453 ; free virtual = 9254
Phase 2.1.2.1 Place Init Design | Checksum: fdd81fdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 451 ; free virtual = 9251
Phase 2.1.2 Build Placer Netlist Model | Checksum: fdd81fdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 451 ; free virtual = 9251

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: fdd81fdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 451 ; free virtual = 9251
Phase 2.1.3 Constrain Clocks/Macros | Checksum: fdd81fdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 451 ; free virtual = 9251
Phase 2.1 Placer Initialization Core | Checksum: fdd81fdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 451 ; free virtual = 9251
Phase 2 Placer Initialization | Checksum: fdd81fdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.734 ; gain = 23.996 ; free physical = 451 ; free virtual = 9251

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1613f7c08

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 444 ; free virtual = 9245

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1613f7c08

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 444 ; free virtual = 9245

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 15a994e3d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 435 ; free virtual = 9236

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1ad9d6376

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 435 ; free virtual = 9235

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1ad9d6376

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 435 ; free virtual = 9235

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 2513c993c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 435 ; free virtual = 9235

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 22bb3a5a7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 435 ; free virtual = 9235

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1a0675bac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1a0675bac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1a0675bac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1a0675bac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226
Phase 4.6 Small Shape Detail Placement | Checksum: 1a0675bac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1a0675bac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226
Phase 4 Detail Placement | Checksum: 1a0675bac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: e9367a95

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: e9367a95

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 425 ; free virtual = 9226

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: b484867d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233
INFO: [Place 30-746] Post Placement Timing Summary WNS=-95.597. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: b484867d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233
Phase 5.2.2 Post Placement Optimization | Checksum: b484867d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233
Phase 5.2 Post Commit Optimization | Checksum: b484867d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: b484867d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: b484867d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: b484867d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233
Phase 5.5 Placer Reporting | Checksum: b484867d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 13de7f624

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 13de7f624

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233
Ending Placer Task | Checksum: 100eb1c2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.750 ; gain = 56.012 ; free physical = 432 ; free virtual = 9233
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1736.750 ; gain = 56.023 ; free physical = 432 ; free virtual = 9233
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1736.750 ; gain = 0.000 ; free physical = 427 ; free virtual = 9235
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1736.750 ; gain = 0.000 ; free physical = 429 ; free virtual = 9232
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1736.750 ; gain = 0.000 ; free physical = 428 ; free virtual = 9231
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1736.750 ; gain = 0.000 ; free physical = 428 ; free virtual = 9231
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -515 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 183ed841b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1782.414 ; gain = 45.664 ; free physical = 307 ; free virtual = 9108

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 183ed841b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1787.414 ; gain = 50.664 ; free physical = 306 ; free virtual = 9107

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 183ed841b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1801.414 ; gain = 64.664 ; free physical = 291 ; free virtual = 9093
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ed41bc07

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 265 ; free virtual = 9067
INFO: [Route 35-57] Estimated Timing Summary | WNS=-95.8  | TNS=-114   | WHS=-0.358 | THS=-84.6  |

Phase 2 Router Initialization | Checksum: c8a0ca9c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 264 ; free virtual = 9065

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 84fb9ca6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 263 ; free virtual = 9065

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 430
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 150c9aa3e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 262 ; free virtual = 9064
INFO: [Route 35-57] Estimated Timing Summary | WNS=-101   | TNS=-236   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 124edea59

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 262 ; free virtual = 9064

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1f4d4e923

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 262 ; free virtual = 9064
Phase 4.1.2 GlobIterForTiming | Checksum: c8c3017d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 262 ; free virtual = 9064
Phase 4.1 Global Iteration 0 | Checksum: c8c3017d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 262 ; free virtual = 9064

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1d6e163bf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 263 ; free virtual = 9065
INFO: [Route 35-57] Estimated Timing Summary | WNS=-101   | TNS=-130   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e91ccd4a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 263 ; free virtual = 9065
Phase 4 Rip-up And Reroute | Checksum: 1e91ccd4a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 263 ; free virtual = 9065

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 20ad6ff27

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 263 ; free virtual = 9065
INFO: [Route 35-57] Estimated Timing Summary | WNS=-101   | TNS=-128   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 29694d912

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 248 ; free virtual = 9049

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 29694d912

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 248 ; free virtual = 9049

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 215c1cc95

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 249 ; free virtual = 9051
INFO: [Route 35-57] Estimated Timing Summary | WNS=-101   | TNS=-111   | WHS=0.037  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 23892228f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 249 ; free virtual = 9050

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.640261 %
  Global Horizontal Routing Utilization  = 0.854716 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
Phase 8 Route finalize | Checksum: 21a8a693a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 249 ; free virtual = 9050

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21a8a693a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 249 ; free virtual = 9050

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18e72d278

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 248 ; free virtual = 9050

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-101   | TNS=-111   | WHS=0.037  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 18e72d278

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 248 ; free virtual = 9050
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 248 ; free virtual = 9050
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1826.469 ; gain = 89.719 ; free physical = 248 ; free virtual = 9050
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1826.469 ; gain = 0.000 ; free physical = 238 ; free virtual = 9049
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_only_coarse_data_collect/metastable_ro/metastable_ro.runs/impl_2/metastable_ro_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets metastable_ro_i/processing_system7_0/inst/FCLK_RESET0_N]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 16:42:01 2016...
