Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 20 18:05:30 2023
| Host         : LAPTOP-4HV6V7EN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hamming_decoder_timing_summary_routed.rpt -pb hamming_decoder_timing_summary_routed.pb -rpx hamming_decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : hamming_decoder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 4.064ns (40.468%)  route 5.978ns (59.532%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          2.158     4.959    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.152     5.111 r  m_valid_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.104     7.216    m_valid_OBUF[12]
    N17                  OBUF (Prop_obuf_I_O)         2.826    10.042 r  m_valid_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.042    m_valid[12]
    N17                                                               r  m_valid[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.882ns  (logic 3.852ns (38.985%)  route 6.030ns (61.015%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          2.158     4.959    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.124     5.083 r  m_valid_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.156     7.239    m_valid_OBUF[13]
    P14                  OBUF (Prop_obuf_I_O)         2.643     9.882 r  m_valid_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.882    m_valid[13]
    P14                                                               r  m_valid[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.871ns  (logic 3.853ns (39.034%)  route 6.018ns (60.966%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          2.161     4.962    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I2_O)        0.124     5.086 r  m_valid_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.141     7.228    m_valid_OBUF[14]
    N14                  OBUF (Prop_obuf_I_O)         2.644     9.871 r  m_valid_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.871    m_valid[14]
    N14                                                               r  m_valid[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.571ns  (logic 3.820ns (39.913%)  route 5.751ns (60.087%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          2.085     4.887    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     5.011 r  m_valid_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.950     6.960    m_valid_OBUF[8]
    N15                  OBUF (Prop_obuf_I_O)         2.610     9.571 r  m_valid_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.571    m_valid[8]
    N15                                                               r  m_valid[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.518ns  (logic 3.837ns (40.317%)  route 5.680ns (59.683%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.873     4.674    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I2_O)        0.124     4.798 r  m_valid_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.092     6.890    m_valid_OBUF[11]
    P18                  OBUF (Prop_obuf_I_O)         2.628     9.518 r  m_valid_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.518    m_valid[11]
    P18                                                               r  m_valid[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 3.823ns (40.216%)  route 5.684ns (59.784%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.880     4.682    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  m_valid_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.088     6.893    m_valid_OBUF[10]
    M16                  OBUF (Prop_obuf_I_O)         2.614     9.507 r  m_valid_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.507    m_valid[10]
    M16                                                               r  m_valid[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.410ns  (logic 3.845ns (40.864%)  route 5.565ns (59.136%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.810     4.612    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  m_valid_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.038     6.774    m_valid_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         2.636     9.410 r  m_valid_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.410    m_valid[6]
    P17                                                               r  m_valid[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.316ns  (logic 3.825ns (41.056%)  route 5.491ns (58.944%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.699     4.500    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.624 r  m_valid_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.076     6.701    m_valid_OBUF[9]
    M17                  OBUF (Prop_obuf_I_O)         2.615     9.316 r  m_valid_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.316    m_valid[9]
    M17                                                               r  m_valid[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 3.854ns (42.710%)  route 5.170ns (57.290%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.729     4.530    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.124     4.654 r  m_valid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.725     6.379    m_valid_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         2.645     9.024 r  m_valid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.024    m_valid[2]
    T14                                                               r  m_valid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.006ns  (logic 3.850ns (42.750%)  route 5.156ns (57.250%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           1.716     2.678    codeWord_IBUF[19]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     2.802 r  m_valid_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.337     4.138    m_valid_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  m_valid_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.103     6.365    m_valid_OBUF[5]
    R17                  OBUF (Prop_obuf_I_O)         2.640     9.006 r  m_valid_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.006    m_valid[5]
    R17                                                               r  m_valid[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codeWord[17]
                            (input port)
  Destination:            m_valid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.398ns (62.238%)  route 0.848ns (37.762%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  codeWord[17] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  codeWord_IBUF[17]_inst/O
                         net (fo=15, routed)          0.506     0.713    codeWord_IBUF[17]
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.758 r  m_valid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.100    m_valid_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.147     2.247 r  m_valid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.247    m_valid[0]
    R16                                                               r  m_valid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[18]
                            (input port)
  Destination:            m_valid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.417ns (62.818%)  route 0.839ns (37.182%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  codeWord[18] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[18]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  codeWord_IBUF[18]_inst/O
                         net (fo=15, routed)          0.474     0.684    codeWord_IBUF[18]
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.045     0.729 r  m_valid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.365     1.094    m_valid_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         1.161     2.256 r  m_valid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.256    m_valid[2]
    T14                                                               r  m_valid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[18]
                            (input port)
  Destination:            m_valid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.397ns (61.631%)  route 0.870ns (38.369%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  codeWord[18] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[18]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  codeWord_IBUF[18]_inst/O
                         net (fo=15, routed)          0.520     0.730    codeWord_IBUF[18]
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.045     0.775 r  m_valid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.126    m_valid_OBUF[3]
    R15                  OBUF (Prop_obuf_I_O)         1.142     2.267 r  m_valid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.267    m_valid[3]
    R15                                                               r  m_valid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[18]
                            (input port)
  Destination:            m_valid[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.389ns (61.243%)  route 0.879ns (38.757%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  codeWord[18] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[18]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  codeWord_IBUF[18]_inst/O
                         net (fo=15, routed)          0.405     0.615    codeWord_IBUF[18]
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.660 r  m_valid_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.475     1.135    m_valid_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.134     2.269 r  m_valid_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.269    m_valid[7]
    N16                                                               r  m_valid[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[18]
                            (input port)
  Destination:            m_valid[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.387ns (60.212%)  route 0.916ns (39.788%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  codeWord[18] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[18]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  codeWord_IBUF[18]_inst/O
                         net (fo=15, routed)          0.404     0.614    codeWord_IBUF[18]
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.659 r  m_valid_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.513     1.172    m_valid_OBUF[10]
    M16                  OBUF (Prop_obuf_I_O)         1.131     2.303 r  m_valid_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.303    m_valid[10]
    M16                                                               r  m_valid[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[19]
                            (input port)
  Destination:            m_valid[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.396ns (60.482%)  route 0.912ns (39.518%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  codeWord[19] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[19]
    T16                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  codeWord_IBUF[19]_inst/O
                         net (fo=2, routed)           0.370     0.560    codeWord_IBUF[19]
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.045     0.605 r  m_valid_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.542     1.147    m_valid_OBUF[14]
    N14                  OBUF (Prop_obuf_I_O)         1.160     2.307 r  m_valid_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.307    m_valid[14]
    N14                                                               r  m_valid[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[18]
                            (input port)
  Destination:            m_valid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.420ns (61.271%)  route 0.897ns (38.729%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  codeWord[18] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[18]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  codeWord_IBUF[18]_inst/O
                         net (fo=15, routed)          0.489     0.699    codeWord_IBUF[18]
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.744 r  m_valid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.153    m_valid_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.164     2.317 r  m_valid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.317    m_valid[1]
    T15                                                               r  m_valid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[17]
                            (input port)
  Destination:            m_valid[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.395ns (60.087%)  route 0.927ns (39.913%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  codeWord[17] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  codeWord_IBUF[17]_inst/O
                         net (fo=15, routed)          0.451     0.657    codeWord_IBUF[17]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.702 r  m_valid_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.178    m_valid_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.143     2.321 r  m_valid_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.321    m_valid[4]
    P15                                                               r  m_valid[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[17]
                            (input port)
  Destination:            m_valid[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.409ns (60.587%)  route 0.916ns (39.413%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  codeWord[17] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  codeWord_IBUF[17]_inst/O
                         net (fo=15, routed)          0.378     0.585    codeWord_IBUF[17]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.630 r  m_valid_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.538     1.168    m_valid_OBUF[5]
    R17                  OBUF (Prop_obuf_I_O)         1.157     2.325 r  m_valid_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.325    m_valid[5]
    R17                                                               r  m_valid[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codeWord[18]
                            (input port)
  Destination:            m_valid[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.388ns (59.036%)  route 0.963ns (40.964%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  codeWord[18] (IN)
                         net (fo=0)                   0.000     0.000    codeWord[18]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  codeWord_IBUF[18]_inst/O
                         net (fo=15, routed)          0.444     0.654    codeWord_IBUF[18]
    SLICE_X1Y68          LUT6 (Prop_lut6_I1_O)        0.045     0.699 r  m_valid_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.519     1.219    m_valid_OBUF[9]
    M17                  OBUF (Prop_obuf_I_O)         1.132     2.351 r  m_valid_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.351    m_valid[9]
    M17                                                               r  m_valid[9] (OUT)
  -------------------------------------------------------------------    -------------------





