
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007271                       # Number of seconds simulated
sim_ticks                                  7270544000                       # Number of ticks simulated
final_tick                                 7270544000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 250308                       # Simulator instruction rate (inst/s)
host_op_rate                                   250308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              181987346                       # Simulator tick rate (ticks/s)
host_mem_usage                                2323396                       # Number of bytes of host memory used
host_seconds                                    39.95                       # Real time elapsed on the host
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10000000                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             36480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          25763008                       # Number of bytes read from this memory
system.physmem.bytes_read::total             25799488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     24709376                       # Number of bytes written to this memory
system.physmem.bytes_written::total          24709376                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                570                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             402547                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                403117                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          386084                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               386084                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              5017506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           3543477352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              3548494858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         5017506                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5017506                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks        3398559448                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total             3398559448                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks        3398559448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             5017506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          3543477352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             6947054306                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         386732                       # number of replacements
system.l2.tagsinuse                      15768.132391                       # Cycle average of tags in use
system.l2.total_refs                              118                       # Total number of references to valid blocks.
system.l2.sampled_refs                         402859                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.000293                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         15742.176248                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              22.201259                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               3.754884                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.960826                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001355                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.962410                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    4                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      96                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           402215                       # number of Writeback hits
system.l2.Writeback_hits::total                402215                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                    92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     4                       # number of demand (read+write) hits
system.l2.demand_hits::total                       96                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   92                       # number of overall hits
system.l2.overall_hits::cpu.data                    4                       # number of overall hits
system.l2.overall_hits::total                      96                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                570                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 96                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   666                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           402453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              402453                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 570                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              402549                       # number of demand (read+write) misses
system.l2.demand_misses::total                 403119                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                570                       # number of overall misses
system.l2.overall_misses::cpu.data             402549                       # number of overall misses
system.l2.overall_misses::total                403119                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30666500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5548500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        36215000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  22410285500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22410285500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30666500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   22415834000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22446500500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30666500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  22415834000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22446500500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 762                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       402215                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            402215                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         402453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            402453                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               662                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            402553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               403215                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              662                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           402553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              403215                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.861027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.874016                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.861027                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999762                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.861027                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999762                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53800.877193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57796.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54376.876877                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 55684.230208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55684.230208                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53800.877193                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55684.734032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55682.070307                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53800.877193                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55684.734032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55682.070307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               386085                       # number of writebacks
system.l2.writebacks::total                    386085                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           570                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              666                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       402453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         402453                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         402549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            403119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        402549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           403119                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23710000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4388000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     28098000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  17575415000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17575415000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  17579803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17603513000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  17579803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17603513000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.861027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.874016                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.861027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.861027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999762                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41596.491228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45708.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42189.189189                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 43670.726768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43670.726768                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41596.491228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 43671.212697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 43668.279094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41596.491228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 43671.212697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 43668.279094                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         5382                       # DTB read hits
system.cpu.dtb.read_misses                         45                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     5427                       # DTB read accesses
system.cpu.dtb.write_hits                     3236844                       # DTB write hits
system.cpu.dtb.write_misses                     74818                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 3311662                       # DTB write accesses
system.cpu.dtb.data_hits                      3242226                       # DTB hits
system.cpu.dtb.data_misses                      74863                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  3317089                       # DTB accesses
system.cpu.itb.fetch_hits                      838135                       # ITB hits
system.cpu.itb.fetch_misses                        82                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  838217                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   19                       # Number of system calls
system.cpu.numCycles                         14541089                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                   172358                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted             170599                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect                853                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                171119                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                   169375                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                      460                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                  44                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles             852013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       10303047                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      172358                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             169835                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1499590                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   34465                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               10660838                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2195                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    838135                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   620                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           13045078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.789803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.309073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11545488     88.50%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2046      0.02%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   167065      1.28%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      490      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   167115      1.28%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1317      0.01%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      873      0.01%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      354      0.00%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1160330      8.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13045078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.011853                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.708547                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1580096                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9936002                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1216347                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                282506                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  30127                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  903                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   273                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10295532                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   952                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  30127                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2055133                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6713505                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3066                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1031710                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3211537                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10286241                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents               3201505                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             6800103                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              17076433                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10786906                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6289527                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6613472                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   186630                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                108                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6368149                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 5782                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3312006                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                38                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               22                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10278303                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  63                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10276657                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                78                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          277393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       152738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13045078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.787780                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.457954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8503778     65.19%     65.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2140265     16.41%     81.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1000320      7.67%     89.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              480948      3.69%     92.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              394579      3.02%     95.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              222244      1.70%     97.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              199792      1.53%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               20596      0.16%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               82556      0.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13045078                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      17      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    219      0.26%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 84125     99.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6959242     67.72%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   46      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  15      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  13      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5588      0.05%     67.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3311736     32.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10276657                       # Type of FU issued
system.cpu.iq.rate                           0.706732                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       84361                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008209                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           27313021                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7327998                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7126491                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             6369808                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3227788                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3071859                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7134093                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3226912                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              109                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1312                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        90523                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  30127                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2936879                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                105154                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10279084                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               244                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  5782                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3312006                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 44                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8830                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            177                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          467                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  644                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10273609                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  5427                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3046                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           718                       # number of nop insts executed
system.cpu.iew.exec_refs                      3317089                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   171010                       # Number of branches executed
system.cpu.iew.exec_stores                    3311662                       # Number of stores executed
system.cpu.iew.exec_rate                     0.706523                       # Inst execution rate
system.cpu.iew.wb_sent                       10273294                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10198350                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1043078                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1064340                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.701347                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.980023                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          232669                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               582                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     13014951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.768376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.429230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8597778     66.06%     66.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2060088     15.83%     81.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       914464      7.03%     88.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       551072      4.23%     93.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       396112      3.04%     96.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       271192      2.08%     98.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       133101      1.02%     99.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10024      0.08%     99.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        81120      0.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13014951                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000374                       # Number of instructions committed
system.cpu.commit.committedOps               10000374                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3225949                       # Number of memory references committed
system.cpu.commit.loads                          4470                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.branches                     165342                       # Number of branches committed
system.cpu.commit.fp_insts                    3057997                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9999516                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  323                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                 81120                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     23125365                       # The number of ROB reads
system.cpu.rob.rob_writes                    20496221                       # The number of ROB writes
system.cpu.timesIdled                           78965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1496011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10000000                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              10000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.454109                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.454109                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.687706                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.687706                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13915322                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6791010                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3142878                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       35                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      57                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     32                       # number of misc regfile writes
system.cpu.icache.replacements                    414                       # number of replacements
system.cpu.icache.tagsinuse                247.687836                       # Cycle average of tags in use
system.cpu.icache.total_refs                   837227                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    662                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1264.693353                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     247.687836                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.967531                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.967531                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       837227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          837227                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        837227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           837227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       837227                       # number of overall hits
system.cpu.icache.overall_hits::total          837227                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          908                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           908                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          908                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            908                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          908                       # number of overall misses
system.cpu.icache.overall_misses::total           908                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     44926500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44926500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     44926500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44926500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     44926500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44926500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       838135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       838135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       838135                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       838135                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       838135                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       838135                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001083                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001083                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49478.524229                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49478.524229                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49478.524229                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49478.524229                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49478.524229                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49478.524229                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          246                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          246                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          246                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          246                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          662                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          662                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          662                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          662                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          662                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          662                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32375500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32375500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32375500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32375500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32375500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32375500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000790                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48905.589124                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48905.589124                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48905.589124                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48905.589124                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48905.589124                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48905.589124                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 402293                       # number of replacements
system.cpu.dcache.tagsinuse                255.384812                       # Cycle average of tags in use
system.cpu.dcache.total_refs                     7301                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 402549                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   0.018137                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               36492000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.384812                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.997597                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997597                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data         5072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5072                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         2203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2203                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          7275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         7275                       # number of overall hits
system.cpu.dcache.overall_hits::total            7275                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           183                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3219261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3219261                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      3219444                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3219444                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3219444                       # number of overall misses
system.cpu.dcache.overall_misses::total       3219444                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10392000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 195855750000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 195855750000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        79000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 195866142000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 195866142000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 195866142000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 195866142000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         5255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3221464                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3221464                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3226719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3226719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3226719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3226719                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.034824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034824                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.999316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.999316                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.997745                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.997745                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.997745                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.997745                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56786.885246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56786.885246                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60838.729758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60838.729758                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60838.499443                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60838.499443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60838.499443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60838.499443                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       402215                       # number of writebacks
system.cpu.dcache.writebacks::total            402215                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           84                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2816808                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2816808                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2816892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2816892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2816892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2816892                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       402453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       402453                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       402552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       402552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       402552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       402552                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5706500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5706500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23605086000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23605086000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23610792500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23610792500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23610792500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23610792500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018839                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018839                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.124929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.124756                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124756                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.124756                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124756                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57641.414141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57641.414141                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58653.025322                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58653.025322                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        12500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58652.776536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58652.776536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58652.776536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58652.776536                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
