// Seed: 1943631701
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    inout wire id_2
    , id_10,
    output tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wor id_6,
    output wire id_7#(
        .id_11({1, 1, 1, 1}),
        .id_12(1),
        .id_13(1)
    ),
    output supply1 id_8
);
  bit id_14, id_15;
  logic id_16;
  always #1 id_14 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
);
  if (1) logic id_3;
  else assign id_3 = id_1;
  assign id_3 = id_3.id_0;
  logic id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
endmodule
