# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SCS_TT.srcs/sources_1/new/TT_CDELAY.vhd" \
"../../../../SCS_TT.srcs/sources_1/ip/SCS_TT_CTR/sim/SCS_TT_CTR.vhd" \
"../../../../SCS_TT.srcs/sources_1/new/TT_DETECTOR.vhd" \
"../../../../SCS_TT.srcs/sources_1/bd/SCS_TT/ip/SCS_TT_TT_CDELAY_0_0/sim/SCS_TT_TT_CDELAY_0_0.vhd" \
"../../../../SCS_TT.srcs/sources_1/bd/SCS_TT/ip/SCS_TT_TT_CDELAY_0_1/sim/SCS_TT_TT_CDELAY_0_1.vhd" \
"../../../../SCS_TT.srcs/sources_1/bd/SCS_TT/ip/SCS_TT_TT_CDELAY_1_0/sim/SCS_TT_TT_CDELAY_1_0.vhd" \
"../../../../SCS_TT.srcs/sources_1/bd/SCS_TT/ip/SCS_TT_TT_CDELAY_2_0/sim/SCS_TT_TT_CDELAY_2_0.vhd" \
"../../../../SCS_TT.srcs/sources_1/bd/SCS_TT/ip/SCS_TT_TT_CDELAY_2_1/sim/SCS_TT_TT_CDELAY_2_1.vhd" \
"../../../../SCS_TT.srcs/sources_1/bd/SCS_TT/ip/SCS_TT_TT_DETECTOR_0_0/sim/SCS_TT_TT_DETECTOR_0_0.vhd" \
"../../../../SCS_TT.srcs/sources_1/bd/SCS_TT/sim/SCS_TT.vhd" \
"../../../../SCS_TT.srcs/sources_1/bd/SCS_TT/hdl/SCS_TT_wrapper.vhd" \
"../../../../SCS_TT.srcs/sim_1/new/SCS_TT_TB.vhd" \

# Do not sort compile order
nosort
