#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Sep 27 20:27:32 2025
# Process ID         : 234796
# Current directory  : /home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog
# Command line       : xsim -mode tcl -source {xsim.dir/fir_filter/xsim_script.tcl}
# Log file           : /home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/xsim.log
# Journal file       : /home/dog/school/fpgaece450/p2/filter/filter/hls/sim/verilog/xsim.jou
# Running On         : mint
# Platform           : Linuxmint
# Operating System   : Linux Mint 21.3
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 399.471 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16450 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18597 MB
# Available Virtual  : 12071 MB
#-----------------------------------------------------------
source xsim.dir/fir_filter/xsim_script.tcl
# xsim {fir_filter} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=fir_filter_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -view {{fir_filter_dataflow_ana.wcfg}} -tclbatch {fir_filter.tcl} -protoinst {fir_filter.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file fir_filter.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_filter_top/AESL_inst_fir_filter//AESL_inst_fir_filter_activity
Time resolution is 1 ps
open_wave_config fir_filter_dataflow_ana.wcfg
source fir_filter.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/out_r_d0 -into $return_group -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/out_r_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/out_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/out_r_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/in_r_q0 -into $return_group -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/in_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/in_r_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_start -into $blocksiggroup
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_done -into $blocksiggroup
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_filter_top/AESL_inst_fir_filter/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_filter_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_filter_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_filter_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_filter_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_filter_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_fir_filter_top/out_r_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fir_filter_top/out_r_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/out_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/out_r_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_fir_filter_top/in_r_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fir_filter_top/in_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_filter_top/in_r_address0 -into $tb_return_group -radix hex
## save_wave_config fir_filter.wcfg
## run all
UVM_INFO /Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                          Size  Value
---------------------------------------------------------------------
uvm_test_top                fir_filter_test_lib           -     @342 
  top_env                   fir_filter_env                -     @353 
    fir_filter_virtual_sqr  fir_filter_virtual_sequencer  -     @390 
      rsp_export            uvm_analysis_export           -     @399 
      seq_item_export       uvm_seq_item_pull_imp         -     @517 
      arbitration_queue     array                         0     -    
      lock_queue            array                         0     -    
      num_last_reqs         integral                      32    'd1  
      num_last_rsps         integral                      32    'd1  
    refm                    fir_filter_reference_model    -     @368 
      trans_num_idx         integral                      32    'h0  
    subsys_mon              fir_filter_subsystem_monitor  -     @381 
      scbd                  fir_filter_scoreboard         -     @537 
        refm                fir_filter_reference_model    -     @368 
          trans_num_idx     integral                      32    'h0  
    refm                    fir_filter_reference_model    -     @368 
    fir_filter_virtual_sqr  fir_filter_virtual_sequencer  -     @390 
    fir_filter_cfg          fir_filter_config             -     @367 
      check_ena             integral                      32    'h0  
      cover_ena             integral                      32    'h0  
---------------------------------------------------------------------

UVM_INFO /Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "2795000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2845 ns : File "/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 27 20:27:36 2025...
