{
  "Top": "multihart_ip",
  "RtlTop": "multihart_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "multihart_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ip_num": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ip_num",
          "usage": "data",
          "direction": "in"
        }]
    },
    "running_hart_set": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "running_hart_set",
          "usage": "data",
          "direction": "in"
        }]
    },
    "start_pc": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "start_pc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ip_code_ram": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "ip_code_ram",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ip_data_ram": {
      "index": "4",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "ip_data_ram_PORTA",
          "name": "",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "data_ram": {
      "index": "5",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_ram_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "data_ram_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "nb_instruction": {
      "index": "6",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "nb_cycle": {
      "index": "7",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -vivado_clock=10",
      "config_export -rtl=verilog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "multihart_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "multihart_ip",
    "Version": "1.0",
    "DisplayName": "Multihart_ip",
    "Revision": "2113770689",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_multihart_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/wb.cpp",
      "..\/..\/..\/..\/type.cpp",
      "..\/..\/..\/..\/print.cpp",
      "..\/..\/..\/..\/new_cycle.cpp",
      "..\/..\/..\/..\/multihart_ip.cpp",
      "..\/..\/..\/..\/mem_access.cpp",
      "..\/..\/..\/..\/mem.cpp",
      "..\/..\/..\/..\/issue.cpp",
      "..\/..\/..\/..\/immediate.cpp",
      "..\/..\/..\/..\/fetch.cpp",
      "..\/..\/..\/..\/execute.cpp",
      "..\/..\/..\/..\/emulate.cpp",
      "..\/..\/..\/..\/disassemble.cpp",
      "..\/..\/..\/..\/decode.cpp",
      "..\/..\/..\/..\/compute.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbench_seq_multihart_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/multihart_ip_control_s_axi.vhd",
      "impl\/vhdl\/multihart_ip_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/multihart_ip_gmem_m_axi.vhd",
      "impl\/vhdl\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_5_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_15_6_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_17_7_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/multihart_ip_control_s_axi.v",
      "impl\/verilog\/multihart_ip_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/multihart_ip_gmem_m_axi.v",
      "impl\/verilog\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_5_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_5_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_15_6_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_17_7_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/multihart_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.mdd",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.tcl",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.yaml",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_hw.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_linux.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/multihart_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "17",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "start_pc": {
          "offset": "32",
          "range": "8"
        },
        "ip_code_ram": {
          "offset": "65536",
          "range": "65536"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ip_num",
          "access": "W",
          "description": "Data signal of ip_num",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ip_num",
              "access": "W",
              "description": "Bit 31 to 0 of ip_num"
            }]
        },
        {
          "offset": "0x18",
          "name": "running_hart_set",
          "access": "W",
          "description": "Data signal of running_hart_set",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "running_hart_set",
              "access": "W",
              "description": "Bit 31 to 0 of running_hart_set"
            }]
        },
        {
          "offset": "0x28",
          "name": "data_ram_1",
          "access": "W",
          "description": "Data signal of data_ram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_ram",
              "access": "W",
              "description": "Bit 31 to 0 of data_ram"
            }]
        },
        {
          "offset": "0x2c",
          "name": "data_ram_2",
          "access": "W",
          "description": "Data signal of data_ram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "data_ram",
              "access": "W",
              "description": "Bit 63 to 32 of data_ram"
            }]
        },
        {
          "offset": "0x34",
          "name": "nb_instruction",
          "access": "R",
          "description": "Data signal of nb_instruction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_instruction",
              "access": "R",
              "description": "Bit 31 to 0 of nb_instruction"
            }]
        },
        {
          "offset": "0x38",
          "name": "nb_instruction_ctrl",
          "access": "R",
          "description": "Control signal of nb_instruction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_instruction_ap_vld",
              "access": "R",
              "description": "Control signal nb_instruction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x44",
          "name": "nb_cycle",
          "access": "R",
          "description": "Data signal of nb_cycle",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_cycle",
              "access": "R",
              "description": "Bit 31 to 0 of nb_cycle"
            }]
        },
        {
          "offset": "0x48",
          "name": "nb_cycle_ctrl",
          "access": "R",
          "description": "Control signal of nb_cycle",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_cycle_ap_vld",
              "access": "R",
              "description": "Control signal nb_cycle_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ip_num"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "running_hart_set"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "start_pc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "65536",
          "argName": "ip_code_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "data_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "nb_instruction"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "nb_cycle"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "data_ram"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "data_ram"
        }
      ]
    },
    "ip_data_ram_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "ip_data_ram_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "65536",
        "MEM_WIDTH": "32",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "ip_data_ram_Addr_A": "ADDR",
        "ip_data_ram_EN_A": "EN",
        "ip_data_ram_WEN_A": "WE",
        "ip_data_ram_Din_A": "DIN",
        "ip_data_ram_Dout_A": "DOUT",
        "ip_data_ram_Clk_A": "CLK",
        "ip_data_ram_Rst_A": "RST"
      },
      "ports": [
        "ip_data_ram_Addr_A",
        "ip_data_ram_Clk_A",
        "ip_data_ram_Din_A",
        "ip_data_ram_Dout_A",
        "ip_data_ram_EN_A",
        "ip_data_ram_Rst_A",
        "ip_data_ram_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_storage": "666",
          "argName": "ip_data_ram"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "17"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "17"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ip_data_ram_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "ip_data_ram_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "ip_data_ram_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "ip_data_ram_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "ip_data_ram_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "ip_data_ram_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "ip_data_ram_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "multihart_ip",
      "BindInstances": "has_exited_fu_207_p2 has_exited_6_fu_221_p2 reg_file_fu_247_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [{
          "ModuleName": "multihart_ip_Pipeline_VITIS_LOOP_197_1",
          "InstanceName": "grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175",
          "BindInstances": "nbi_3_fu_13278_p2 nbc_3_fu_13284_p2 xor_ln55_fu_4208_p2 c_fu_4214_p2 xor_ln57_fu_4220_p2 c_12_fu_4226_p2 xor_ln73_fu_4232_p2 selected_hart_fu_4238_p2 is_selected_fu_4244_p2 select_ln118_fu_7150_p3 select_ln118_1_fu_7157_p3 xor_ln118_fu_4250_p2 f_state_fetch_pc_6_fu_7164_p3 f_state_fetch_pc_5_fu_7172_p3 or_ln118_fu_4256_p2 f_state_is_full_3_fu_4262_p2 or_ln118_1_fu_4268_p2 f_state_is_full_2_fu_4274_p2 select_ln122_fu_7180_p3 select_ln122_1_fu_7187_p3 xor_ln122_fu_4280_p2 f_state_fetch_pc_9_fu_7194_p3 f_state_fetch_pc_8_fu_7202_p3 or_ln122_fu_4286_p2 f_state_is_full_5_fu_4292_p2 or_ln122_1_fu_4298_p2 f_state_is_full_4_fu_4304_p2 select_ln127_12_fu_4310_p3 xor_ln127_fu_4318_p2 xor_ln127_1_fu_4324_p2 or_ln127_fu_4330_p2 select_ln128_fu_4336_p3 p_ph_fu_4376_p6 and_ln127_fu_4350_p2 sel_tmp3_demorgan_fu_4356_p2 sel_tmp3_fu_4362_p2 sparsemux_7_2_1_1_1_U1 empty_43_fu_7210_p2 fetching_hart_fu_4396_p3 and_ln131_fu_7214_p2 or_ln131_fu_7219_p2 and_ln131_1_fu_7224_p2 instruction2_i_i12406323_idx_fu_7230_p3 select_ln39_fu_7236_p3 select_ln134_fu_11499_p3 select_ln134_1_fu_11506_p3 sel_tmp22_fu_7249_p2 or_ln131_1_fu_7255_p2 xor_ln74_fu_7260_p2 and_ln131_2_fu_7265_p2 and_ln131_3_fu_7271_p2 or_ln131_2_fu_7276_p2 f_state_instruction_3_fu_11513_p3 f_state_instruction_2_fu_11520_p3 and_ln134_demorgan_fu_7282_p2 and_ln134_fu_7288_p2 f_state_is_full_7_fu_7294_p2 not_sel_tmp27_fu_7299_p2 and_ln134_1_fu_7305_p2 f_state_is_full_6_fu_7311_p2 sel_tmp65_fu_7316_p2 and_ln131_4_fu_7322_p2 and_ln131_5_fu_7328_p2 sparsemux_7_2_1_1_1_U10 f_to_d_fetch_pc_1_fu_7360_p3 f_to_d_instruction_1_fu_11527_p3 xor_ln136_fu_4404_p2 c_13_fu_4410_p2 xor_ln138_fu_4416_p2 c_14_fu_4422_p2 selected_hart_1_fu_4428_p2 is_selected_6_fu_4434_p2 select_ln198_fu_7368_p3 select_ln198_1_fu_7375_p3 select_ln198_2_fu_7382_p3 select_ln198_3_fu_7389_p3 xor_ln198_fu_4440_p2 d_state_instruction_4_fu_7396_p3 d_state_instruction_3_fu_7404_p3 d_state_fetch_pc_4_fu_7412_p3 d_state_fetch_pc_3_fu_7420_p3 or_ln198_fu_4446_p2 d_state_is_full_3_fu_4452_p2 or_ln198_1_fu_4458_p2 d_state_is_full_2_fu_4464_p2 xor_ln202_fu_4470_p2 or_ln202_fu_4476_p2 decoding_hart_fu_4482_p3 select_ln203_fu_4490_p3 xor_ln207_fu_4518_p2 d_state_is_full_9_fu_4524_p2 d_state_is_full_8_fu_4530_p2 select_ln102_fu_7433_p3 d_i_is_lui_fu_7450_p2 d_i_is_jal_fu_7456_p2 d_state_d_i_is_jalr_fu_7462_p2 d_i_is_load_1_fu_7468_p2 d_i_is_store_fu_7474_p2 icmp_ln41_fu_7480_p2 or_ln101_fu_7546_p2 or_ln101_1_fu_7552_p2 icmp_ln50_fu_7558_p2 icmp_ln51_fu_7595_p2 or_ln51_fu_7601_p2 or_ln51_1_fu_7607_p2 or_ln51_2_fu_7613_p2 or_ln51_3_fu_7619_p2 icmp_ln54_fu_7625_p2 xor_ln51_fu_7631_p2 d_i_is_rs2_reg_fu_7637_p2 d_i_is_ret_fu_7643_p2 icmp_ln63_fu_7649_p2 d_i_is_r_type_fu_11534_p2 select_ln107_fu_7665_p3 d_to_f_relative_pc_1_ph_v_fu_11662_p3 d_to_f_relative_pc_1_ph_fu_11669_p2 icmp_ln228_fu_7672_p2 xor_ln229_fu_7678_p2 xor_ln228_fu_7684_p2 or_ln228_1_fu_7690_p2 or_ln228_fu_7696_p2 and_ln228_fu_7702_p2 sparsemux_65_5_1_1_1_U2 is_locked_1_fu_4762_p2 sparsemux_65_5_1_1_1_U3 is_locked_2_fu_4904_p2 wait_12_fu_4910_p2 xor_ln80_fu_4916_p2 and_ln80_fu_4922_p2 xor_ln81_fu_4928_p2 c_4_fu_4934_p2 sparsemux_65_5_1_1_1_U4 is_locked_1_1_fu_5076_p2 sparsemux_65_5_1_1_1_U5 is_locked_2_1_fu_5218_p2 wait_12_1_fu_5224_p2 xor_ln91_fu_5230_p2 and_ln91_fu_5236_p2 xor_ln92_fu_5242_p2 c_5_fu_5248_p2 or_ln162_fu_5254_p2 selected_hart_2_fu_5260_p2 is_selected_7_fu_5266_p2 i_state_relative_pc_11_fu_11705_p3 i_state_relative_pc_10_fu_11712_p3 i_state_d_i_is_r_type_7_fu_7976_p3 i_state_d_i_is_r_type_4_fu_7983_p3 i_state_d_i_has_no_dest_7_fu_5272_p3 i_state_d_i_has_no_dest_4_fu_5280_p3 i_state_d_i_is_lui_7_fu_7990_p3 i_state_d_i_is_lui_4_fu_7997_p3 i_state_d_i_is_ret_7_fu_8004_p3 i_state_d_i_is_ret_4_fu_8011_p3 i_state_d_i_is_jal_7_fu_8018_p3 i_state_d_i_is_jal_4_fu_8025_p3 i_state_d_i_is_jalr_7_fu_8032_p3 i_state_d_i_is_jalr_4_fu_8039_p3 i_state_d_i_is_branch_7_fu_8046_p3 i_state_d_i_is_branch_4_fu_8053_p3 i_state_d_i_is_store_7_fu_8060_p3 i_state_d_i_is_store_4_fu_8067_p3 i_state_d_i_is_load_7_fu_8074_p3 i_state_d_i_is_load_4_fu_8081_p3 i_state_d_i_is_rs2_reg_7_fu_5288_p3 i_state_d_i_is_rs2_reg_4_fu_5296_p3 i_state_d_i_is_rs1_reg_7_fu_5304_p3 i_state_d_i_is_rs1_reg_4_fu_5312_p3 i_state_d_i_imm_11_fu_8088_p3 i_state_d_i_imm_10_fu_8095_p3 i_state_d_i_type_7_fu_8102_p3 i_state_d_i_type_4_fu_8109_p3 i_state_d_i_func7_7_fu_8116_p3 i_state_d_i_func7_4_fu_8123_p3 i_state_d_i_rs2_11_fu_5320_p3 i_state_d_i_rs2_10_fu_5328_p3 i_state_d_i_rs1_11_fu_5336_p3 i_state_d_i_rs1_10_fu_5344_p3 i_state_d_i_func3_11_fu_8130_p3 i_state_d_i_func3_10_fu_8137_p3 i_state_d_i_rd_7_fu_5352_p3 i_state_d_i_rd_4_fu_5360_p3 i_state_fetch_pc_11_fu_8144_p3 i_state_fetch_pc_10_fu_8151_p3 xor_ln210_fu_8158_p2 sparsemux_65_5_1_1_1_U6 sparsemux_65_5_1_1_1_U7 select_ln30_fu_5640_p3 is_locked_1_2_fu_5648_p2 sparsemux_65_5_1_1_1_U8 sparsemux_65_5_1_1_1_U9 select_ln33_fu_5926_p3 is_locked_2_2_fu_5934_p2 i_state_wait_12_2_fu_5940_p2 select_ln34_fu_5946_p3 select_ln34_1_fu_5954_p3 i_state_wait_12_4_fu_5962_p3 i_state_wait_12_3_fu_5970_p3 i_state_relative_pc_6_fu_11719_p3 i_state_relative_pc_5_fu_11727_p3 i_state_d_i_is_r_type_6_fu_8163_p3 i_state_d_i_is_r_type_5_fu_8171_p3 i_state_d_i_has_no_dest_6_fu_5978_p3 i_state_d_i_has_no_dest_5_fu_5986_p3 i_state_d_i_is_lui_6_fu_8179_p3 i_state_d_i_is_lui_5_fu_8187_p3 i_state_d_i_is_ret_6_fu_8195_p3 i_state_d_i_is_ret_5_fu_8203_p3 i_state_d_i_is_jal_6_fu_8211_p3 i_state_d_i_is_jal_5_fu_8219_p3 i_state_d_i_is_jalr_6_fu_8227_p3 i_state_d_i_is_jalr_5_fu_8235_p3 i_state_d_i_is_branch_6_fu_8243_p3 i_state_d_i_is_branch_5_fu_8251_p3 i_state_d_i_is_store_6_fu_8259_p3 i_state_d_i_is_store_5_fu_8267_p3 i_state_d_i_is_load_6_fu_8275_p3 i_state_d_i_is_load_5_fu_8283_p3 i_state_d_i_is_rs2_reg_6_fu_5994_p3 i_state_d_i_is_rs2_reg_5_fu_6002_p3 i_state_d_i_is_rs1_reg_6_fu_6010_p3 i_state_d_i_is_rs1_reg_5_fu_6018_p3 i_state_d_i_imm_6_fu_8291_p3 i_state_d_i_imm_5_fu_8299_p3 i_state_d_i_type_6_fu_8307_p3 i_state_d_i_type_5_fu_8315_p3 i_state_d_i_func7_6_fu_8323_p3 i_state_d_i_func7_5_fu_8331_p3 i_state_d_i_rs2_6_fu_6026_p3 i_state_d_i_rs2_5_fu_6034_p3 i_state_d_i_rs1_6_fu_6042_p3 i_state_d_i_rs1_5_fu_6050_p3 i_state_d_i_func3_6_fu_8339_p3 i_state_d_i_func3_5_fu_8347_p3 i_state_d_i_rd_6_fu_6058_p3 i_state_d_i_rd_5_fu_6066_p3 i_state_fetch_pc_6_fu_8355_p3 i_state_fetch_pc_5_fu_8363_p3 i_state_is_full_3_fu_8371_p2 i_state_is_full_5_fu_8376_p2 i_state_is_full_2_fu_8382_p2 i_state_is_full_4_fu_8388_p2 xor_ln214_fu_6074_p2 or_ln214_fu_6080_p2 select_ln215_fu_6086_p3 issuing_hart_fu_6094_p3 i_to_e_d_i_has_no_dest_fu_6102_p3 xor_ln221_fu_8394_p2 select_ln216_fu_6110_p3 select_ln221_3_fu_6118_p3 xor_ln221_1_fu_6126_p2 or_ln215_fu_6132_p2 and_ln215_fu_6138_p2 cmp_i_i3876391_fu_8399_p3 empty_45_fu_8405_p3 conv_i30_i6389_fu_8410_p3 i_to_e_d_i_rd_fu_8415_p3 i_hart_1_fu_8657_p2 i_destination_1_fu_8677_p2 i_to_e_d_i_rs1_fu_8437_p3 i_to_e_d_i_rs2_fu_8443_p3 sparsemux_65_5_32_1_1_U18 sparsemux_65_5_32_1_1_U19 i_to_e_rv1_fu_12703_p3 sparsemux_65_5_32_1_1_U20 sparsemux_65_5_32_1_1_U21 i_to_e_rv2_fu_12980_p3 i_to_e_fetch_pc_fu_8449_p3 i_to_e_d_i_func3_fu_8457_p3 i_to_e_d_i_func7_fu_8465_p3 i_to_e_d_i_type_fu_8473_p3 i_to_e_d_i_imm_fu_8481_p3 i_to_e_d_i_is_load_fu_8489_p3 i_to_e_d_i_is_store_fu_8497_p3 i_to_e_d_i_is_branch_fu_8505_p3 i_to_e_d_i_is_jalr_fu_8513_p3 i_to_e_d_i_is_jal_fu_8521_p3 i_to_e_d_i_is_ret_fu_8529_p3 i_to_e_d_i_is_lui_fu_8537_p3 i_to_e_d_i_is_r_type_fu_8545_p3 i_to_e_relative_pc_fu_11735_p3 or_ln215_1_fu_6144_p2 xor_ln215_fu_6150_p2 and_ln215_1_fu_6156_p2 and_ln216_fu_8553_p2 cmp_i_i3876390_fu_8557_p3 conv_i30_i6388_fu_8564_p3 i_destination_1_fu_8677_p4 xor_ln216_fu_8576_p2 and_ln216_1_fu_8581_p2 or_ln216_fu_8586_p2 i_state_is_full_7_demorgan_fu_8591_p2 i_state_is_full_7_fu_8597_p2 i_state_is_full_9_fu_8603_p2 not_sel_tmp192_fu_8609_p2 i_state_is_full_6_fu_8615_p2 i_state_is_full_8_fu_8621_p2 sel_tmp212_fu_8627_p2 and_ln215_2_fu_8632_p2 or_ln216_1_fu_8637_p2 and_ln216_2_fu_8643_p2 sparsemux_7_2_1_1_1_U11 sparsemux_7_2_5_1_1_U12 empty_46_fu_8697_p2 i_to_e_hart_1_fu_8703_p3 i_to_e_fetch_pc_1_fu_8710_p3 i_to_e_d_i_rd_1_fu_8717_p3 i_to_e_d_i_func3_1_fu_8725_p3 i_to_e_d_i_rs2_1_fu_8732_p3 i_to_e_d_i_func7_1_fu_8740_p3 i_to_e_d_i_type_1_fu_8748_p3 i_to_e_d_i_imm_1_fu_8756_p3 i_to_e_d_i_is_load_1_fu_8763_p3 i_to_e_d_i_is_store_1_fu_8770_p3 i_to_e_d_i_is_branch_1_fu_8777_p3 i_to_e_d_i_is_jalr_1_fu_8785_p3 i_to_e_d_i_is_jal_1_fu_8793_p3 i_to_e_d_i_is_ret_1_fu_8801_p3 i_to_e_d_i_is_lui_1_fu_8809_p3 i_to_e_d_i_has_no_dest_1_fu_8817_p3 i_to_e_d_i_is_r_type_1_fu_8825_p3 i_to_e_relative_pc_1_fu_11742_p3 i_to_e_rv1_1_fu_12987_p3 i_to_e_rv2_1_fu_12993_p3 xor_ln115_fu_2997_p2 c_15_fu_6162_p2 xor_ln117_fu_6167_p2 c_16_fu_6172_p2 selected_hart_3_fu_6178_p2 is_selected_8_fu_6183_p2 select_ln187_fu_11749_p3 select_ln187_1_fu_11756_p3 select_ln187_2_fu_11763_p3 select_ln187_3_fu_11770_p3 select_ln187_4_fu_8833_p3 select_ln187_5_fu_8840_p3 select_ln187_6_fu_8847_p3 select_ln187_7_fu_8854_p3 select_ln187_8_fu_8861_p3 select_ln187_9_fu_8868_p3 select_ln187_10_fu_8875_p3 select_ln187_11_fu_8882_p3 select_ln187_12_fu_8889_p3 select_ln187_13_fu_8896_p3 select_ln187_14_fu_8903_p3 select_ln187_15_fu_8910_p3 select_ln187_16_fu_8917_p3 select_ln187_17_fu_8924_p3 select_ln187_18_fu_8931_p3 select_ln187_19_fu_8938_p3 select_ln187_20_fu_6189_p3 select_ln187_21_fu_6197_p3 select_ln187_22_fu_6205_p3 select_ln187_23_fu_6213_p3 select_ln187_24_fu_6221_p3 select_ln187_25_fu_6229_p3 select_ln187_26_fu_8945_p3 select_ln187_27_fu_8952_p3 select_ln187_28_fu_8959_p3 select_ln187_29_fu_8966_p3 select_ln187_30_fu_8973_p3 select_ln187_31_fu_8980_p3 select_ln187_32_fu_6237_p3 select_ln187_33_fu_6245_p3 select_ln187_34_fu_8987_p3 select_ln187_35_fu_8994_p3 select_ln187_36_fu_6253_p3 select_ln187_37_fu_6261_p3 xor_ln187_fu_6269_p2 e_state_relative_pc_1_fu_11777_p3 e_state_relative_pc_fu_11785_p3 e_state_rv2_4_fu_11793_p3 e_state_rv2_3_fu_11801_p3 e_state_rv1_4_fu_9001_p3 e_state_rv1_3_fu_9009_p3 e_state_d_i_is_r_type_4_fu_9017_p3 e_state_d_i_is_r_type_3_fu_9025_p3 e_state_d_i_has_no_dest_4_fu_9033_p3 e_state_d_i_has_no_dest_3_fu_9041_p3 e_state_d_i_is_lui_4_fu_9049_p3 e_state_d_i_is_lui_3_fu_9057_p3 e_state_d_i_is_ret_4_fu_9065_p3 e_state_d_i_is_ret_3_fu_9073_p3 e_state_d_i_is_jal_4_fu_9081_p3 e_state_d_i_is_jal_3_fu_9089_p3 e_state_d_i_is_jalr_4_fu_9097_p3 e_state_d_i_is_jalr_3_fu_9105_p3 e_state_d_i_is_branch_4_fu_9113_p3 e_state_d_i_is_branch_3_fu_9121_p3 e_state_d_i_is_store_4_fu_6275_p3 e_state_d_i_is_store_3_fu_6283_p3 e_state_d_i_is_load_4_fu_6291_p3 e_state_d_i_is_load_3_fu_6299_p3 e_state_d_i_imm_4_fu_6307_p3 e_state_d_i_imm_3_fu_6315_p3 e_state_d_i_type_4_fu_9129_p3 e_state_d_i_type_3_fu_9137_p3 e_state_d_i_func7_4_fu_9145_p3 e_state_d_i_func7_3_fu_9153_p3 e_state_d_i_rs2_4_fu_9161_p3 e_state_d_i_rs2_3_fu_9169_p3 e_state_d_i_func3_4_fu_6323_p3 e_state_d_i_func3_3_fu_6331_p3 e_state_d_i_rd_4_fu_9177_p3 e_state_d_i_rd_3_fu_9185_p3 e_state_fetch_pc_4_fu_6339_p3 e_state_fetch_pc_3_fu_6347_p3 or_ln187_fu_6355_p2 e_state_is_full_3_fu_6361_p2 or_ln187_1_fu_6367_p2 e_state_is_full_2_fu_6373_p2 executing_hart_fu_6379_p3 select_ln192_fu_6387_p3 select_ln42_fu_9193_p3 rv2_fu_11809_p3 func3_fu_6393_p3 icmp_ln24_fu_11816_p2 result_24_fu_11915_p14 result_24_fu_11915_p10 result_24_fu_11915_p8 result_24_fu_11915_p6 icmp_ln18_fu_11842_p2 result_24_fu_11915_p4 result_24_fu_11915_p2 icmp_ln8_fu_11858_p2 icmp_ln8_1_fu_11863_p2 icmp_ln8_2_fu_11868_p2 icmp_ln8_3_fu_11873_p2 icmp_ln8_4_fu_11878_p2 icmp_ln8_5_fu_11883_p2 icmp_ln8_6_fu_11888_p2 or_ln8_fu_11893_p2 sparsemux_15_6_1_1_1_U15 d_i_rs2_2_fu_11951_p3 d_i_imm_7_fu_9204_p3 d_i_is_r_type_1_fu_9209_p3 f7_6_fu_9232_p3 shift_2_fu_11960_p3 rv2_2_fu_11967_p3 result_25_fu_12072_p16 and_ln45_fu_11978_p2 result_2_fu_11982_p2 result_3_fu_11987_p2 result_25_fu_12072_p14 result_25_fu_12072_p12 result_6_fu_12009_p2 result_7_fu_12018_p2 result_25_fu_12072_p6 result_9_fu_12032_p2 result_10_fu_12037_p2 result_25_fu_12072_p4 result_25_fu_12072_p2 sparsemux_17_7_32_1_1_U16 pc_fu_6401_p3 d_i_type_1_fu_9243_p3 d_i_is_load_fu_6409_p3 d_i_is_jalr_fu_9250_p3 d_i_is_lui_1_fu_9257_p3 npc4_fu_9277_p2 result_15_fu_9287_p2 result_16_fu_9297_p2 result_26_fu_9374_p4 result_26_fu_9374_p10 icmp_ln78_fu_9318_p2 icmp_ln78_1_fu_9324_p2 icmp_ln78_2_fu_9330_p2 icmp_ln78_3_fu_9336_p2 sel_tmp502_fu_9342_p2 sel_tmp504_fu_9348_p2 sel_tmp505_fu_9354_p2 sparsemux_13_5_32_1_1_U13 j_b_target_pc_fu_9416_p2 add_ln121_fu_9425_p2 next_pc_fu_9441_p3 select_ln64_fu_9449_p3 and_ln64_fu_12112_p2 or_ln64_fu_12117_p2 select_ln63_fu_12122_p3 e_to_f_target_pc_fu_12129_p3 or_ln68_fu_9456_p2 e_to_m_is_ret_fu_9462_p3 icmp_ln71_fu_9469_p2 xor_ln70_fu_9475_p2 or_ln70_fu_9481_p2 e_state_is_target_fu_9487_p3 e_to_m_rd_fu_9495_p3 e_to_m_has_no_dest_fu_9502_p3 e_to_m_is_store_fu_6417_p3 select_ln98_fu_9513_p3 or_ln98_fu_9520_p2 or_ln98_1_fu_9526_p2 e_to_m_value_s_fu_12153_p8 xor_ln191_fu_6425_p2 and_ln191_fu_6431_p2 xor_ln192_fu_6437_p2 and_ln192_fu_6443_p2 or_ln192_fu_6449_p2 e_state_is_full_5_demorgan_fu_6455_p2 e_state_is_full_5_fu_6461_p2 e_state_is_full_7_fu_6467_p2 not_sel_tmp514_fu_6473_p2 e_state_is_full_4_fu_6479_p2 e_state_is_full_6_fu_6485_p2 or_ln134_fu_6491_p2 xor_ln134_fu_6497_p2 and_ln192_1_fu_6503_p2 or_ln192_1_fu_6509_p2 and_ln192_2_fu_9532_p2 and_ln192_3_fu_9537_p2 and_ln192_4_fu_9542_p2 sparsemux_9_3_32_1_1_U17 e_to_m_address_1_fu_9548_p3 sparsemux_7_2_1_1_1_U14 e_to_m_func3_1_fu_6515_p3 e_to_m_is_store_1_fu_6522_p3 e_to_m_is_load_1_fu_6529_p3 e_to_m_has_no_dest_1_fu_9581_p3 e_to_m_rd_1_fu_9587_p3 e_to_m_hart_1_fu_6536_p3 e_to_f_target_pc_2_fu_12175_p3 e_to_f_hart_fu_6543_p3 e_to_f_is_valid_fu_9593_p2 selected_hart_5_fu_3003_p2 c_17_fu_3009_p2 xor_ln93_fu_3015_p2 c_18_fu_3021_p2 selected_hart_4_fu_3027_p2 is_selected_4_fu_3033_p2 select_ln154_fu_3043_p3 xor_ln154_fu_3051_p2 m_state_is_local_ip_2_fu_3093_p2 select_ln158_fu_3099_p3 select_ln158_1_fu_3107_p3 select_ln158_2_fu_3115_p3 select_ln158_3_fu_3123_p3 select_ln158_4_fu_3131_p3 select_ln158_5_fu_3139_p3 select_ln158_6_fu_9598_p3 select_ln158_7_fu_9605_p3 select_ln158_8_fu_13746_p3 select_ln158_9_fu_13752_p3 select_ln158_10_fu_3147_p3 select_ln158_11_fu_3155_p3 select_ln158_12_fu_9612_p3 select_ln158_13_fu_9619_p3 select_ln158_14_fu_3163_p3 select_ln158_15_fu_3171_p3 select_ln158_16_fu_3179_p3 select_ln158_17_fu_3187_p3 select_ln158_18_fu_3195_p3 select_ln158_19_fu_3203_p3 select_ln158_20_fu_6551_p3 select_ln158_21_fu_6558_p3 select_ln158_22_fu_6565_p3 select_ln158_23_fu_6572_p3 xor_ln158_fu_6579_p2 m_state_accessed_ip_4_fu_3211_p3 m_state_accessed_ip_3_fu_3219_p3 m_state_accessed_h_4_fu_3227_p3 m_state_accessed_h_3_fu_3235_p3 m_state_is_local_ip_4_fu_3243_p3 m_state_is_local_ip_3_fu_3251_p3 m_state_result_4_fu_9626_p3 m_state_result_3_fu_9634_p3 m_state_value_3_fu_13758_p3 m_state_value_2_fu_13766_p3 m_state_address_4_fu_3259_p3 m_state_address_3_fu_3267_p3 m_state_is_ret_4_fu_9642_p3 m_state_is_ret_3_fu_9650_p3 m_state_func3_4_fu_3275_p3 m_state_func3_3_fu_3283_p3 m_state_is_store_4_fu_3291_p3 m_state_is_store_3_fu_3299_p3 m_state_is_load_4_fu_3307_p3 m_state_is_load_3_fu_3315_p3 m_state_has_no_dest_4_fu_6584_p3 m_state_has_no_dest_3_fu_6592_p3 m_state_rd_4_fu_6600_p3 m_state_rd_3_fu_6608_p3 or_ln158_fu_6616_p2 m_state_is_full_3_fu_6621_p2 or_ln158_1_fu_6626_p2 m_state_is_full_2_fu_6632_p2 empty_47_fu_3323_p2 m_to_w_is_valid_1_fu_3329_p2 accessing_hart_fu_3335_p3 xor_ln166_fu_6737_p2 m_state_is_full_9_fu_6742_p2 m_state_is_full_8_fu_6748_p2 ip_fu_3383_p3 hart_8_fu_3391_p3 is_local_fu_3399_p3 m_to_w_is_load_1_fu_3407_p3 is_store_fu_3415_p3 select_ln78_fu_3423_p3 msize_fu_3445_p3 select_ln65_fu_13784_p3 add_ln104_fu_3483_p2 shl_ln108_fu_3497_p2 shl_ln108_2_fu_13827_p2 shl_ln102_fu_3535_p2 shl_ln102_2_fu_13844_p2 add_ln91_fu_3555_p2 shl_ln95_fu_3569_p2 shl_ln95_2_fu_13878_p2 shl_ln89_fu_3599_p2 shl_ln89_2_fu_13895_p2 sparsemux_7_2_8_1_1_U22 h_fu_13999_p3 sparsemux_13_3_32_1_1_U23 select_ln60_fu_14045_p3 select_ln60_1_fu_14051_p3 m_to_w_rd_1_fu_6753_p3 m_to_w_has_no_dest_1_fu_6760_p3 m_to_w_is_ret_1_fu_9883_p3 m_to_w_value_1_fu_14073_p3 m_to_w_result_1_fu_9890_p3 is_selected_5_fu_3692_p2 select_ln127_fu_6799_p3 select_ln127_1_fu_6806_p3 select_ln127_2_fu_13363_p3 select_ln127_3_fu_13370_p3 select_ln127_4_fu_6813_p3 select_ln127_5_fu_6820_p3 select_ln127_6_fu_3698_p3 select_ln127_7_fu_3706_p3 select_ln127_8_fu_3714_p3 select_ln127_9_fu_3722_p3 select_ln127_10_fu_3730_p3 select_ln127_11_fu_3738_p3 xor_ln127_2_fu_3746_p2 w_state_result_4_fu_6827_p3 w_state_result_3_fu_6835_p3 w_state_value_4_fu_13377_p3 w_state_value_3_fu_13385_p3 w_state_is_ret_4_fu_6843_p3 w_state_is_ret_3_fu_6851_p3 w_state_is_load_4_fu_3752_p3 w_state_is_load_3_fu_3760_p3 w_state_has_no_dest_4_fu_3768_p3 w_state_has_no_dest_3_fu_3776_p3 w_state_rd_4_fu_3784_p3 w_state_rd_3_fu_3792_p3 or_ln127_1_fu_3800_p2 w_state_is_full_2_fu_3806_p2 or_ln127_2_fu_3812_p2 w_state_is_full_fu_3818_p2 is_writing_fu_3824_p2 writing_hart_fu_3830_p3 select_ln136_fu_3838_p3 xor_ln136_1_fu_9913_p2 is_unlock_fu_9918_p2 select_ln138_fu_3846_p3 w_destination_1_fu_9923_p3 w_hart_1_fu_9929_p3 xor_ln141_fu_6869_p2 w_state_is_full_5_fu_6874_p2 w_state_is_full_4_fu_6879_p2 select_ln47_fu_3884_p3 reg_file_130_fu_6883_p3 reg_file_129_fu_13393_p3 select_ln52_fu_6890_p3 select_ln52_1_fu_6907_p3 icmp_ln52_fu_6914_p2 or_ln53_fu_6930_p2 or_ln53_1_fu_6934_p2 xor_ln91_2_fu_9940_p2 or_ln91_fu_9945_p2 and_ln91_2_fu_9950_p2 xor_ln93_1_fu_9956_p2 and_ln93_fu_9962_p2 and_ln95_fu_9968_p2 xor_ln95_fu_9974_p2 icmp_ln95_fu_9980_p2 or_ln95_fu_9986_p2 and_ln69_fu_3892_p2"
        }]
    },
    "Info": {
      "multihart_ip_Pipeline_VITIS_LOOP_197_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "multihart_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "multihart_ip_Pipeline_VITIS_LOOP_197_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "18.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_197_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "7227",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "11719",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "multihart_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "18.256"
        },
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "FF": "8641",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "13133",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "24",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-09 18:29:51 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
