	component platform is
		port (
			clk_clk                                  : in  std_logic                     := 'X';             -- clk
			id7segm_min_0_external_connection_export : out std_logic_vector(13 downto 0);                    -- export
			id7segm_ms_0_external_connection_export  : out std_logic_vector(13 downto 0);                    -- export
			id7segm_s_0_external_connection_export   : out std_logic_vector(13 downto 0);                    -- export
			pio_0_external_connection_export         : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			reset_reset_n                            : in  std_logic                     := 'X';             -- reset_n
			switches_0_external_connection_export    : in  std_logic_vector(2 downto 0)  := (others => 'X')  -- export
		);
	end component platform;

