library ieee;
use ieee.std_logic_1164.all;

entity genmux is
  generic(
    WIDTH : natural);  -- Number of input bits
  port(
    v_i   : in  mux_p.slv_array_t(0 to NUM - 1)(LEN - 1 downto 0);
    sel_i : in  natural range 0 to NUM - 1;
    z_o   : out std_logic_vector(LEN - 1 downto 0));
end entity;

architecture syn of mux is
begin

  z_o <= v_i(sel_i);
end architecture;