Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 21:09:13 2025
| Host         : alfredo-HP-Pavilion-Laptop-15-cs3xxx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file demo_top_timing_summary_postroute_physopted.rpt -pb demo_top_timing_summary_postroute_physopted.pb -rpx demo_top_timing_summary_postroute_physopted.rpx
| Design       : demo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                       1           
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  32          
SYNTH-15   Warning           Byte wide write enable not inferred         32          
LATCH-1    Advisory          Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     47.759        0.000                      0                 3634        0.028        0.000                      0                 3634        2.000        0.000                       0                  1194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  clk_raw    {0.000 50.000}       100.000         10.000          
  pll_fb     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  clk_raw          47.759        0.000                      0                 3634        0.028        0.000                      0                 3634       48.750        0.000                       0                  1191  
  pll_fb                                                                                                                                                        6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_raw                     
(none)        pll_fb                      
(none)                      clk_raw       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_raw
  To Clock:  clk_raw

Setup :            0  Failing Endpoints,  Worst Slack       47.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.759ns  (required time - arrival time)
  Source:                 vproc/u_core/core_busy_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/core_clock_gate_i/en_latch_reg/D
                            (negative level-sensitive latch clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_raw fall@50.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.655%)  route 1.517ns (72.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.925ns = ( 55.925 - 50.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         1.651     6.459    vproc/u_core/clk
    SLICE_X22Y23         FDCE                                         r  vproc/u_core/core_busy_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.456     6.915 r  vproc/u_core/core_busy_q_reg/Q
                         net (fo=1, routed)           1.180     8.095    vproc/u_core/core_clock_gate_i/core_busy_q
    SLICE_X22Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.219 r  vproc/u_core/core_clock_gate_i/en_latch_reg_i_1/O
                         net (fo=1, routed)           0.337     8.556    vproc/u_core/core_clock_gate_i/clock_en
    SLICE_X22Y46         LDCE                                         r  vproc/u_core/core_clock_gate_i/en_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw fall edge)   50.000    50.000 f  
    K17                                               0.000    50.000 f  sys_clk_pi (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 f  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241    52.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.745 f  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594    54.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.430 f  clkbuf/O
                         net (fo=212, routed)         1.495    55.925    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LDCE                                         r  vproc/u_core/core_clock_gate_i/en_latch_reg/G  (IS_INVERTED)
                         clock pessimism              0.492    56.418    
                         clock uncertainty           -0.102    56.315    
  -------------------------------------------------------------------
                         required time                         56.315    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 47.759    

Slack (MET) :             73.750ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        25.663ns  (logic 3.970ns (15.470%)  route 21.693ns (84.530%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.656ns = ( 108.656 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.803 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[0]
                         net (fo=11, routed)          1.026    21.829    vproc/u_core/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.295    22.124 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51/O
                         net (fo=1, routed)           0.670    22.794    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51_n_0
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42/O
                         net (fo=1, routed)           0.780    23.699    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.823 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16/O
                         net (fo=1, routed)           1.525    25.348    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.472 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_7/O
                         net (fo=7, routed)           2.075    27.547    vproc/u_core/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.671 f  vproc/u_core/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_1/O
                         net (fo=2, routed)           0.482    28.153    vproc/u_core/u_ibex_core/if_stage_i/branch_set_raw_d8_out
    SLICE_X26Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.277 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[15]_i_7/O
                         net (fo=2, routed)           1.948    30.225    vproc/u_core/u_ibex_core/if_stage_i/csr_op_en
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.349 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5/O
                         net (fo=4, routed)           1.208    31.557    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5_n_0
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.156    31.713 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          2.370    34.083    vproc/u_core/u_ibex_core/if_stage_i/cs_registers_i/we
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.379    34.462 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[57]_i_1__0/O
                         net (fo=1, routed)           0.810    35.272    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]_3[57]
    SLICE_X3Y36          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.850   106.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100   106.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638   107.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.546   108.656    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X3Y36          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/C
                         clock pessimism              0.777   109.433    
                         clock uncertainty           -0.102   109.331    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)       -0.309   109.022    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[57]
  -------------------------------------------------------------------
                         required time                        109.022    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                 73.750    

Slack (MET) :             73.762ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ram/mem_reg_1_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        22.234ns  (logic 3.806ns (17.118%)  route 18.428ns (82.882%))
  Logic Levels:           16  (CARRY4=2 LUT2=3 LUT3=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 105.976 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    20.902 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=11, routed)          2.224    23.127    vproc/u_core/u_ibex_core/id_stage_i/controller_i/sdata_addr[28]
    SLICE_X15Y28         LUT5 (Prop_lut5_I4_O)        0.307    23.434 f  vproc/u_core/u_ibex_core/id_stage_i/controller_i/stored_addr_q[30]_i_3/O
                         net (fo=1, routed)           0.350    23.783    vproc/u_core/u_ibex_core/id_stage_i/controller_i/stored_addr_q[30]_i_3_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.907 f  vproc/u_core/u_ibex_core/id_stage_i/controller_i/stored_addr_q[30]_i_2/O
                         net (fo=3, routed)           0.942    24.850    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[30]_0
    SLICE_X18Y35         LUT5 (Prop_lut5_I2_O)        0.124    24.974 f  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[30]_i_1/O
                         net (fo=3, routed)           0.741    25.715    vproc/u_core/u_ibex_core/ex_block_i/alu_i/instr_addr[11]
    SLICE_X18Y39         LUT3 (Prop_lut3_I2_O)        0.150    25.865 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/mem_reg_0_0_0_i_42/O
                         net (fo=1, routed)           0.288    26.153    vproc/u_core/u_ibex_core/ex_block_i/alu_i/mem_reg_0_0_0_i_42_n_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I5_O)        0.332    26.485 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/mem_reg_0_0_0_i_35/O
                         net (fo=1, routed)           0.300    26.785    vproc/u_core/u_ibex_core/ex_block_i/alu_i/mem_reg_0_0_0_i_35_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I1_O)        0.124    26.909 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/mem_reg_0_0_0_i_20/O
                         net (fo=5, routed)           1.665    28.573    vproc/u_core/u_ibex_core/if_stage_i/rvalid_o_reg
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.150    28.723 r  vproc/u_core/u_ibex_core/if_stage_i/mem_reg_1_0_2_i_1/O
                         net (fo=10, routed)          3.119    31.842    u_ram/mem_reg_1_0_2_1
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/mem_reg_1_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.546   105.976    u_ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/mem_reg_1_0_6/CLKARDCLK
                         clock pessimism              0.378   106.354    
                         clock uncertainty           -0.102   106.251    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   105.604    u_ram/mem_reg_1_0_6
  -------------------------------------------------------------------
                         required time                        105.604    
                         arrival time                         -31.842    
  -------------------------------------------------------------------
                         slack                                 73.762    

Slack (MET) :             73.890ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        25.503ns  (logic 3.972ns (15.575%)  route 21.531ns (84.425%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.656ns = ( 108.656 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.803 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[0]
                         net (fo=11, routed)          1.026    21.829    vproc/u_core/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.295    22.124 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51/O
                         net (fo=1, routed)           0.670    22.794    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51_n_0
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42/O
                         net (fo=1, routed)           0.780    23.699    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.823 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16/O
                         net (fo=1, routed)           1.525    25.348    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.472 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_7/O
                         net (fo=7, routed)           2.075    27.547    vproc/u_core/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.671 f  vproc/u_core/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_1/O
                         net (fo=2, routed)           0.482    28.153    vproc/u_core/u_ibex_core/if_stage_i/branch_set_raw_d8_out
    SLICE_X26Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.277 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[15]_i_7/O
                         net (fo=2, routed)           1.948    30.225    vproc/u_core/u_ibex_core/if_stage_i/csr_op_en
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.349 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5/O
                         net (fo=4, routed)           1.208    31.557    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5_n_0
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.156    31.713 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          2.368    34.081    vproc/u_core/u_ibex_core/if_stage_i/cs_registers_i/we
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.381    34.462 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[58]_i_1__0/O
                         net (fo=1, routed)           0.649    35.112    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]_3[58]
    SLICE_X3Y35          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.850   106.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100   106.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638   107.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.546   108.656    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X3Y35          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]/C
                         clock pessimism              0.777   109.433    
                         clock uncertainty           -0.102   109.331    
    SLICE_X3Y35          FDCE (Setup_fdce_C_D)       -0.329   109.002    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[58]
  -------------------------------------------------------------------
                         required time                        109.002    
                         arrival time                         -35.112    
  -------------------------------------------------------------------
                         slack                                 73.890    

Slack (MET) :             73.920ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        25.489ns  (logic 3.974ns (15.591%)  route 21.515ns (84.409%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.656ns = ( 108.656 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.803 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[0]
                         net (fo=11, routed)          1.026    21.829    vproc/u_core/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.295    22.124 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51/O
                         net (fo=1, routed)           0.670    22.794    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51_n_0
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42/O
                         net (fo=1, routed)           0.780    23.699    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.823 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16/O
                         net (fo=1, routed)           1.525    25.348    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.472 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_7/O
                         net (fo=7, routed)           2.075    27.547    vproc/u_core/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.671 f  vproc/u_core/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_1/O
                         net (fo=2, routed)           0.482    28.153    vproc/u_core/u_ibex_core/if_stage_i/branch_set_raw_d8_out
    SLICE_X26Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.277 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[15]_i_7/O
                         net (fo=2, routed)           1.948    30.225    vproc/u_core/u_ibex_core/if_stage_i/csr_op_en
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.349 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5/O
                         net (fo=4, routed)           1.208    31.557    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5_n_0
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.156    31.713 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          2.185    33.898    vproc/u_core/u_ibex_core/if_stage_i/cs_registers_i/we
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.383    34.281 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[60]_i_1__0/O
                         net (fo=1, routed)           0.816    35.098    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]_3[60]
    SLICE_X3Y36          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.850   106.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100   106.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638   107.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.546   108.656    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X3Y36          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]/C
                         clock pessimism              0.777   109.433    
                         clock uncertainty           -0.102   109.331    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)       -0.313   109.018    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[60]
  -------------------------------------------------------------------
                         required time                        109.018    
                         arrival time                         -35.098    
  -------------------------------------------------------------------
                         slack                                 73.920    

Slack (MET) :             73.981ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        25.412ns  (logic 3.676ns (14.466%)  route 21.736ns (85.534%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.656ns = ( 108.656 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.803 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[0]
                         net (fo=11, routed)          1.026    21.829    vproc/u_core/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.295    22.124 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51/O
                         net (fo=1, routed)           0.670    22.794    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51_n_0
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42/O
                         net (fo=1, routed)           0.780    23.699    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.823 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16/O
                         net (fo=1, routed)           1.525    25.348    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.472 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_7/O
                         net (fo=7, routed)           2.075    27.547    vproc/u_core/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.671 f  vproc/u_core/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_1/O
                         net (fo=2, routed)           0.482    28.153    vproc/u_core/u_ibex_core/if_stage_i/branch_set_raw_d8_out
    SLICE_X26Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.277 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[15]_i_7/O
                         net (fo=2, routed)           1.948    30.225    vproc/u_core/u_ibex_core/if_stage_i/csr_op_en
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.349 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5/O
                         net (fo=4, routed)           1.208    31.557    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5_n_0
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.124    31.681 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_4__0/O
                         net (fo=66, routed)          2.189    33.871    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_4__0_n_0
    SLICE_X6Y35          LUT3 (Prop_lut3_I1_O)        0.117    33.988 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[58]_i_1/O
                         net (fo=1, routed)           1.033    35.020    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[63]_2[58]
    SLICE_X5Y35          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.850   106.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100   106.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638   107.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.546   108.656    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/clk_0
    SLICE_X5Y35          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]/C
                         clock pessimism              0.777   109.433    
                         clock uncertainty           -0.102   109.331    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)       -0.329   109.002    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[58]
  -------------------------------------------------------------------
                         required time                        109.002    
                         arrival time                         -35.020    
  -------------------------------------------------------------------
                         slack                                 73.981    

Slack (MET) :             74.066ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        25.323ns  (logic 3.712ns (14.659%)  route 21.611ns (85.341%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.611ns = ( 108.611 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.803 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[0]
                         net (fo=11, routed)          1.026    21.829    vproc/u_core/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.295    22.124 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51/O
                         net (fo=1, routed)           0.670    22.794    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51_n_0
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42/O
                         net (fo=1, routed)           0.780    23.699    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.823 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16/O
                         net (fo=1, routed)           1.525    25.348    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.472 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_7/O
                         net (fo=7, routed)           2.075    27.547    vproc/u_core/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.671 f  vproc/u_core/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_1/O
                         net (fo=2, routed)           0.482    28.153    vproc/u_core/u_ibex_core/if_stage_i/branch_set_raw_d8_out
    SLICE_X26Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.277 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[15]_i_7/O
                         net (fo=2, routed)           1.948    30.225    vproc/u_core/u_ibex_core/if_stage_i/csr_op_en
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.349 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5/O
                         net (fo=4, routed)           1.208    31.557    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5_n_0
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.124    31.681 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_4__0/O
                         net (fo=66, routed)          2.573    34.255    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_4__0_n_0
    SLICE_X6Y35          LUT3 (Prop_lut3_I1_O)        0.153    34.408 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[61]_i_1/O
                         net (fo=1, routed)           0.524    34.931    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[63]_2[61]
    SLICE_X7Y35          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.850   106.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100   106.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638   107.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.501   108.611    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/clk_0
    SLICE_X7Y35          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]/C
                         clock pessimism              0.777   109.388    
                         clock uncertainty           -0.102   109.286    
    SLICE_X7Y35          FDCE (Setup_fdce_C_D)       -0.288   108.998    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[61]
  -------------------------------------------------------------------
                         required time                        108.998    
                         arrival time                         -34.931    
  -------------------------------------------------------------------
                         slack                                 74.066    

Slack (MET) :             74.072ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]/CE
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        25.196ns  (logic 3.705ns (14.705%)  route 21.491ns (85.295%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.611ns = ( 108.611 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.803 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[0]
                         net (fo=11, routed)          1.026    21.829    vproc/u_core/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.295    22.124 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51/O
                         net (fo=1, routed)           0.670    22.794    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51_n_0
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42/O
                         net (fo=1, routed)           0.780    23.699    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.823 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16/O
                         net (fo=1, routed)           1.525    25.348    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.472 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_7/O
                         net (fo=7, routed)           2.075    27.547    vproc/u_core/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.671 f  vproc/u_core/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_1/O
                         net (fo=2, routed)           0.482    28.153    vproc/u_core/u_ibex_core/if_stage_i/branch_set_raw_d8_out
    SLICE_X26Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.277 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[15]_i_7/O
                         net (fo=2, routed)           1.948    30.225    vproc/u_core/u_ibex_core/if_stage_i/csr_op_en
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.349 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5/O
                         net (fo=4, routed)           1.189    31.538    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.124    31.662 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_3/O
                         net (fo=2, routed)           0.850    32.512    vproc/u_core/u_ibex_core/if_stage_i/cs_registers_i/counterh_we_i
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.146    32.658 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.147    34.805    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]_1[1]
    SLICE_X7Y36          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.850   106.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100   106.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638   107.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.501   108.611    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/clk_0
    SLICE_X7Y36          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]/C
                         clock pessimism              0.777   109.388    
                         clock uncertainty           -0.102   109.286    
    SLICE_X7Y36          FDCE (Setup_fdce_C_CE)      -0.409   108.877    vproc/u_core/u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[57]
  -------------------------------------------------------------------
                         required time                        108.877    
                         arrival time                         -34.805    
  -------------------------------------------------------------------
                         slack                                 74.072    

Slack (MET) :             74.081ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        25.335ns  (logic 3.972ns (15.678%)  route 21.363ns (84.322%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns = ( 108.655 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.803 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[0]
                         net (fo=11, routed)          1.026    21.829    vproc/u_core/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.295    22.124 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51/O
                         net (fo=1, routed)           0.670    22.794    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51_n_0
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42/O
                         net (fo=1, routed)           0.780    23.699    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.823 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16/O
                         net (fo=1, routed)           1.525    25.348    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.472 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_7/O
                         net (fo=7, routed)           2.075    27.547    vproc/u_core/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.671 f  vproc/u_core/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_i_1/O
                         net (fo=2, routed)           0.482    28.153    vproc/u_core/u_ibex_core/if_stage_i/branch_set_raw_d8_out
    SLICE_X26Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.277 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[15]_i_7/O
                         net (fo=2, routed)           1.948    30.225    vproc/u_core/u_ibex_core/if_stage_i/csr_op_en
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.349 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5/O
                         net (fo=4, routed)           1.208    31.557    vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_5_n_0
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.156    31.713 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          2.202    33.916    vproc/u_core/u_ibex_core/if_stage_i/cs_registers_i/we
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.381    34.297 r  vproc/u_core/u_ibex_core/if_stage_i/counter_q[59]_i_1__0/O
                         net (fo=1, routed)           0.647    34.943    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]_3[59]
    SLICE_X3Y34          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.850   106.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100   106.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638   107.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.545   108.655    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X3Y34          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/C
                         clock pessimism              0.777   109.432    
                         clock uncertainty           -0.102   109.330    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)       -0.305   109.025    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[59]
  -------------------------------------------------------------------
                         required time                        109.025    
                         arrival time                         -34.943    
  -------------------------------------------------------------------
                         slack                                 74.081    

Slack (MET) :             74.113ns  (required time - arrival time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_raw rise@100.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        25.437ns  (logic 3.683ns (14.479%)  route 21.754ns (85.521%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.588ns = ( 108.588 - 100.000 ) 
    Source Clock Delay      (SCD):    9.609ns
    Clock Pessimism Removal (CPR):    0.878ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.736     9.609    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X40Y23         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    10.065 r  vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=54, routed)          2.976    13.041    vproc/u_core/u_ibex_core/if_stage_i/instr_rdata_id_o_reg_n_0_[6]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.152    13.193 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20/O
                         net (fo=1, routed)           0.529    13.722    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_20_n_0
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    14.048 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16/O
                         net (fo=1, routed)           0.759    14.807    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_16_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.931 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0/O
                         net (fo=8, routed)           1.065    15.995    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_12__0_n_0
    SLICE_X26Y29         LUT2 (Prop_lut2_I0_O)        0.152    16.147 f  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=27, routed)          1.439    17.587    vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.326    17.913 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_10/O
                         net (fo=7, routed)           1.384    19.296    vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[25]
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.420 r  vproc/u_core/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__5_i_2/O
                         net (fo=2, routed)           0.647    20.067    vproc/u_core/u_ibex_core/if_stage_i/adder_in_a[25]
    SLICE_X28Y36         LUT5 (Prop_lut5_I1_O)        0.124    20.191 r  vproc/u_core/u_ibex_core/if_stage_i/adder_result_ext_o_carry__5_i_6/O
                         net (fo=1, routed)           0.000    20.191    vproc/u_core/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[26][2]
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.571 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.571    vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    20.803 f  vproc/u_core/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[0]
                         net (fo=11, routed)          1.026    21.829    vproc/u_core/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.295    22.124 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51/O
                         net (fo=1, routed)           0.670    22.794    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_51_n_0
    SLICE_X25Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42/O
                         net (fo=1, routed)           0.780    23.699    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_42_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.823 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16/O
                         net (fo=1, routed)           1.525    25.348    vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_16_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.472 r  vproc/u_core/u_ibex_core/ex_block_i/alu_i/g_branch_set_flop.branch_set_raw_q_i_7/O
                         net (fo=7, routed)           1.676    27.148    vproc/u_core/u_ibex_core/if_stage_i/alu_is_equal_result
    SLICE_X26Y27         LUT5 (Prop_lut5_I0_O)        0.124    27.272 r  vproc/u_core/u_ibex_core/if_stage_i/id_fsm_q_i_3/O
                         net (fo=3, routed)           0.982    28.253    vproc/u_core/u_ibex_core/if_stage_i/id_fsm_q_i_3_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.377 f  vproc/u_core/u_ibex_core/if_stage_i/ctrl_fsm_cs[3]_i_4/O
                         net (fo=5, routed)           2.583    30.960    vproc/u_core/u_ibex_core/if_stage_i/id_fsm_q_reg_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124    31.084 f  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[5]_i_13/O
                         net (fo=3, routed)           0.943    32.028    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[5]_i_13_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124    32.152 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_6__0/O
                         net (fo=4, routed)           0.314    32.465    vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_6__0_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    32.589 r  vproc/u_core/u_ibex_core/if_stage_i/rdata_q[31]_i_1__5/O
                         net (fo=32, routed)          2.456    35.045    vproc/u_core/u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[0]_0[0]
    SLICE_X23Y25         FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)  100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241   102.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594   104.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.430 r  clkbuf/O
                         net (fo=212, routed)         1.850   106.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100   106.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638   107.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.478   108.588    vproc/u_core/u_ibex_core/cs_registers_i/u_mtval_csr/clk_0
    SLICE_X23Y25         FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]/C
                         clock pessimism              0.878   109.466    
                         clock uncertainty           -0.102   109.363    
    SLICE_X23Y25         FDCE (Setup_fdce_C_CE)      -0.205   109.158    vproc/u_core/u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg[1]
  -------------------------------------------------------------------
                         required time                        109.158    
                         arrival time                         -35.045    
  -------------------------------------------------------------------
                         slack                                 74.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_ram/mem_reg_0_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.453ns (41.694%)  route 2.032ns (58.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.533ns
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.537     5.967    u_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  u_ram/mem_reg_0_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     7.320 r  u_ram/mem_reg_0_0_7/DOBDO[0]
                         net (fo=4, routed)           2.032     9.352    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_o[7]
    SLICE_X33Y21         LUT5 (Prop_lut5_I4_O)        0.100     9.452 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][7]_i_1/O
                         net (fo=1, routed)           0.000     9.452    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[7]
    SLICE_X33Y21         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.660     9.533    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X33Y21         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][7]/C
                         clock pessimism             -0.378     9.155    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.269     9.424    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -9.424    
                         arrival time                           9.452    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hwregs/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.467ns (12.793%)  route 3.183ns (87.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.614ns
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.490     5.920    hwregs/clk
    SLICE_X35Y18         FDRE                                         r  hwregs/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.367     6.287 r  hwregs/rdata_reg[2]/Q
                         net (fo=3, routed)           3.183     9.471    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata[2]
    SLICE_X36Y18         LUT5 (Prop_lut5_I2_O)        0.100     9.571 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][2]_i_1/O
                         net (fo=1, routed)           0.000     9.571    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[2]
    SLICE_X36Y18         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         2.110     6.918    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.730     7.772    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.873 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.741     9.614    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X36Y18         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][2]/C
                         clock pessimism             -0.378     9.236    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.269     9.505    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -9.505    
                         arrival time                           9.571    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.908%)  route 0.237ns (59.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.708     2.004    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.049 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.266     2.315    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.554     2.895    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X16Y29         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.164     3.059 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[5]/Q
                         net (fo=4, routed)           0.237     3.296    vproc/u_core/u_ibex_core/if_stage_i/instr_addr_q_reg[31][4]
    SLICE_X23Y28         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         1.007     2.587    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.643 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     2.942    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.971 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.816     3.787    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X23Y28         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[5]/C
                         clock pessimism             -0.635     3.152    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.066     3.218    vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.953%)  route 0.246ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.708     2.004    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.049 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.266     2.315    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.553     2.894    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X16Y28         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.164     3.058 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[4]/Q
                         net (fo=4, routed)           0.246     3.304    vproc/u_core/u_ibex_core/if_stage_i/instr_addr_q_reg[31][3]
    SLICE_X23Y28         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         1.007     2.587    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.643 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     2.942    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.971 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.816     3.787    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X23Y28         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[4]/C
                         clock pessimism             -0.635     3.152    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.070     3.222    vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.825%)  route 0.248ns (60.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.708     2.004    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.049 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.266     2.315    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.554     2.895    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X16Y29         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.164     3.059 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[6]/Q
                         net (fo=4, routed)           0.248     3.307    vproc/u_core/u_ibex_core/if_stage_i/instr_addr_q_reg[31][5]
    SLICE_X23Y28         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         1.007     2.587    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.643 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     2.942    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.971 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.816     3.787    vproc/u_core/u_ibex_core/if_stage_i/clk_0
    SLICE_X23Y28         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[6]/C
                         clock pessimism             -0.635     3.152    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.070     3.222    vproc/u_core/u_ibex_core/if_stage_i/pc_id_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hwregs/rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.186ns (9.991%)  route 1.676ns (90.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.557     1.852    hwregs/clk
    SLICE_X31Y17         FDRE                                         r  hwregs/rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  hwregs/rdata_reg[17]/Q
                         net (fo=87, routed)          1.676     3.669    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata[8]
    SLICE_X32Y18         LUT5 (Prop_lut5_I2_O)        0.045     3.714 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q[0][18]_i_1/O
                         net (fo=1, routed)           0.000     3.714    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_4[18]
    SLICE_X32Y18         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         1.007     2.587    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.643 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     2.942    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.971 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.822     3.793    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X32Y18         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][18]/C
                         clock pessimism             -0.285     3.509    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.120     3.629    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 hwregs/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.186ns (10.078%)  route 1.660ns (89.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.557     1.852    hwregs/clk
    SLICE_X33Y17         FDRE                                         r  hwregs/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  hwregs/rdata_reg[0]/Q
                         net (fo=3, routed)           1.660     3.653    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata[0]
    SLICE_X29Y19         LUT5 (Prop_lut5_I2_O)        0.045     3.698 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][0]_i_1/O
                         net (fo=1, routed)           0.000     3.698    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[0]
    SLICE_X29Y19         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         1.007     2.587    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.643 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     2.942    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.971 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.821     3.792    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X29Y19         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][0]/C
                         clock pessimism             -0.285     3.508    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.092     3.600    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ram/mem_reg_3_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.630ns (34.280%)  route 1.208ns (65.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.596     1.892    u_ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  u_ram/mem_reg_3_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.477 r  u_ram/mem_reg_3_0_7/DOBDO[0]
                         net (fo=4, routed)           1.208     3.684    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_o[31]
    SLICE_X34Y22         LUT5 (Prop_lut5_I4_O)        0.045     3.729 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][31]_i_2/O
                         net (fo=1, routed)           0.000     3.729    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[31]
    SLICE_X34Y22         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         1.007     2.587    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.643 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     2.942    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.971 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.819     3.790    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X34Y22         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][31]/C
                         clock pessimism             -0.285     3.506    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.121     3.627    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][31]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.630ns (34.097%)  route 1.218ns (65.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.604     1.900    u_ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  u_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.485 r  u_ram/mem_reg_1_0_3/DOBDO[0]
                         net (fo=4, routed)           1.218     3.702    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_o[11]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.045     3.747 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][11]_i_1/O
                         net (fo=1, routed)           0.000     3.747    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[11]
    SLICE_X30Y18         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         1.007     2.587    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.643 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     2.942    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.971 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.822     3.793    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X30Y18         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][11]/C
                         clock pessimism             -0.285     3.509    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.120     3.629    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ram/mem_reg_3_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_raw rise@0.000ns - clk_raw rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.630ns (34.336%)  route 1.205ns (65.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.596     1.892    u_ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  u_ram/mem_reg_3_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.477 r  u_ram/mem_reg_3_0_7/DOBDO[0]
                         net (fo=4, routed)           1.205     3.681    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_o[31]
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.045     3.726 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q[0][31]_i_2/O
                         net (fo=1, routed)           0.000     3.726    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_4[31]
    SLICE_X35Y22         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         1.007     2.587    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.643 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     2.942    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.971 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         0.819     3.790    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk_0
    SLICE_X35Y22         FDRE                                         r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][31]/C
                         clock pessimism             -0.285     3.506    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.091     3.597    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_raw
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y6     u_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y5     u_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y5     u_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y6     u_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y7     u_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y8     u_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y8     u_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y7     u_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y9     u_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y9     u_ram/mem_reg_1_0_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  pll_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y28    vproc/u_core/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_raw
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hwregs/led_if/led_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 3.987ns (60.356%)  route 2.619ns (39.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         1.732     6.540    hwregs/led_if/clk
    SLICE_X37Y24         FDCE                                         r  hwregs/led_if/led_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     6.996 r  hwregs/led_if/led_reg_reg/Q
                         net (fo=3, routed)           2.619     9.615    led_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    13.146 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    13.146    led
    M14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hwregs/uart/tx_inst/sig_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.937ns  (logic 4.049ns (68.198%)  route 1.888ns (31.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     2.865    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.953 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.707    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.808 r  clkbuf/O
                         net (fo=212, routed)         1.740     6.548    hwregs/uart/tx_inst/clk
    SLICE_X38Y19         FDSE                                         r  hwregs/uart/tx_inst/sig_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDSE (Prop_fdse_C_Q)         0.518     7.066 r  hwregs/uart/tx_inst/sig_r_reg/Q
                         net (fo=1, routed)           1.888     8.954    uart_tx_o_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531    12.485 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.485    uart_tx_o
    W16                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hwregs/uart/tx_inst/sig_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.396ns (76.995%)  route 0.417ns (23.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.582     1.877    hwregs/uart/tx_inst/clk
    SLICE_X38Y19         FDSE                                         r  hwregs/uart/tx_inst/sig_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDSE (Prop_fdse_C_Q)         0.164     2.041 r  hwregs/uart/tx_inst/sig_r_reg/Q
                         net (fo=1, routed)           0.417     2.458    uart_tx_o_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.232     3.690 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.690    uart_tx_o
    W16                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hwregs/led_if/led_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.373ns (65.290%)  route 0.730ns (34.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.773 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.270    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.296 r  clkbuf/O
                         net (fo=212, routed)         0.577     1.872    hwregs/led_if/clk
    SLICE_X37Y24         FDCE                                         r  hwregs/led_if/led_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     2.013 r  hwregs/led_if/led_reg_reg/Q
                         net (fo=3, routed)           0.730     2.743    led_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.975 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.975    led
    M14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/CLKFBOUT
                            (clock source 'pll_fb'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pll_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_fb fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  sys_clk_pi (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.373     6.865    sys_clk_pi_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     6.953 f  pll_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     6.967    pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  pll_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/CLKFBOUT
                            (clock source 'pll_fb'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pll_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_fb rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.723    sys_clk_pi_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.773 r  pll_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.778    pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  pll_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_raw

Max Delay           724 Endpoints
Min Delay           724 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.894ns  (logic 1.576ns (9.918%)  route 14.318ns (90.082%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.755    15.894    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X1Y27          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.533     8.643    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X1Y27          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[39]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.613ns  (logic 1.576ns (10.097%)  route 14.036ns (89.903%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.474    15.613    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X2Y26          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.536     8.646    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X2Y26          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[36]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.613ns  (logic 1.576ns (10.097%)  route 14.036ns (89.903%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.474    15.613    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X2Y26          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.536     8.646    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X2Y26          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[37]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.613ns  (logic 1.576ns (10.097%)  route 14.036ns (89.903%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.474    15.613    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X2Y26          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.536     8.646    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X2Y26          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[38]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.611ns  (logic 1.576ns (10.097%)  route 14.035ns (89.903%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.472    15.611    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X1Y26          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.532     8.642    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X1Y26          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[40]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.608ns  (logic 1.576ns (10.100%)  route 14.032ns (89.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.469    15.608    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X3Y26          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.536     8.646    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X3Y26          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.608ns  (logic 1.576ns (10.100%)  route 14.032ns (89.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.469    15.608    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X3Y26          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.536     8.646    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X3Y26          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.608ns  (logic 1.576ns (10.100%)  route 14.032ns (89.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.469    15.608    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X3Y26          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.536     8.646    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X3Y26          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.608ns  (logic 1.576ns (10.100%)  route 14.032ns (89.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.469    15.608    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X3Y26          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.536     8.646    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X3Y26          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_ni
                            (input port)
  Destination:            vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.461ns  (logic 1.576ns (10.196%)  route 13.885ns (89.804%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        8.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sys_rst_ni (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_ni
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sys_rst_ni_IBUF_inst/O
                         net (fo=23, routed)          2.563     4.015    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/sys_rst_ni_IBUF
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.139 f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/valid_q[2]_i_3/O
                         net (fo=691, routed)        11.322    15.461    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/pll_inst
    SLICE_X2Y25          FDCE                                         f  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           1.241     2.662    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.745 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.339    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.430 r  clkbuf/O
                         net (fo=212, routed)         1.850     6.280    vproc/u_core/core_clock_gate_i/clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     6.380 r  vproc/u_core/core_clock_gate_i/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638     7.018    vproc_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.109 r  valid_q_reg[2]_i_2/O
                         net (fo=977, routed)         1.534     8.644    vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/clk_0
    SLICE_X2Y25          FDCE                                         r  vproc/u_core/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.045ns (6.886%)  route 0.609ns (93.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.609     0.609    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/pll_lock
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.654 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/req_sources[30]_i_1/O
                         net (fo=1, routed)           0.000     0.654    vproc/u_core_n_154
    SLICE_X32Y46         FDRE                                         r  vproc/req_sources_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.831     2.411    vproc/clk
    SLICE_X32Y46         FDRE                                         r  vproc/req_sources_reg[30]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.045ns (6.776%)  route 0.619ns (93.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.619     0.619    vproc/u_core/u_ibex_core/load_store_unit_i/pll_lock
    SLICE_X28Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.664 r  vproc/u_core/u_ibex_core/load_store_unit_i/req_sources[10]_i_1/O
                         net (fo=1, routed)           0.000     0.664    vproc/u_core_n_133
    SLICE_X28Y43         FDRE                                         r  vproc/req_sources_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.831     2.411    vproc/clk
    SLICE_X28Y43         FDRE                                         r  vproc/req_sources_reg[10]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.045ns (6.166%)  route 0.685ns (93.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.685     0.685    vproc/u_core/u_ibex_core/load_store_unit_i/pll_lock
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.730 r  vproc/u_core/u_ibex_core/load_store_unit_i/req_sources[23]_i_1/O
                         net (fo=1, routed)           0.000     0.730    vproc/u_core_n_189
    SLICE_X34Y46         FDRE                                         r  vproc/req_sources_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.832     2.412    vproc/clk
    SLICE_X34Y46         FDRE                                         r  vproc/req_sources_reg[23]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.090ns (11.950%)  route 0.663ns (88.050%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.551     0.551    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/pll_lock
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.596 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/req_sources[21]_i_3/O
                         net (fo=1, routed)           0.112     0.708    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/req_sources28_out
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.753 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/req_sources[21]_i_1/O
                         net (fo=1, routed)           0.000     0.753    vproc/u_core_n_151
    SLICE_X34Y46         FDRE                                         r  vproc/req_sources_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.832     2.412    vproc/clk
    SLICE_X34Y46         FDRE                                         r  vproc/req_sources_reg[21]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.045ns (5.313%)  route 0.802ns (94.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.802     0.802    vproc/u_core/u_ibex_core/load_store_unit_i/pll_lock
    SLICE_X34Y44         LUT6 (Prop_lut6_I2_O)        0.045     0.847 r  vproc/u_core/u_ibex_core/load_store_unit_i/req_sources[27]_i_1/O
                         net (fo=1, routed)           0.000     0.847    vproc/u_core_n_130
    SLICE_X34Y44         FDRE                                         r  vproc/req_sources_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.832     2.412    vproc/clk
    SLICE_X34Y44         FDRE                                         r  vproc/req_sources_reg[27]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.045ns (5.216%)  route 0.818ns (94.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.818     0.818    vproc/u_core/u_ibex_core/load_store_unit_i/pll_lock
    SLICE_X31Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.863 r  vproc/u_core/u_ibex_core/load_store_unit_i/req_sources[20]_i_1/O
                         net (fo=1, routed)           0.000     0.863    vproc/u_core_n_129
    SLICE_X31Y46         FDRE                                         r  vproc/req_sources_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.831     2.411    vproc/clk
    SLICE_X31Y46         FDRE                                         r  vproc/req_sources_reg[20]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.090ns (10.070%)  route 0.804ns (89.930%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.690     0.690    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/pll_lock
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.735 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/req_sources[29]_i_2/O
                         net (fo=1, routed)           0.114     0.849    vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/req_sources4_out
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.894 r  vproc/u_core/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/req_sources[29]_i_1/O
                         net (fo=1, routed)           0.000     0.894    vproc/u_core_n_135
    SLICE_X32Y46         FDRE                                         r  vproc/req_sources_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.831     2.411    vproc/clk
    SLICE_X32Y46         FDRE                                         r  vproc/req_sources_reg[29]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.045ns (5.029%)  route 0.850ns (94.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.850     0.850    vproc/u_core/u_ibex_core/load_store_unit_i/pll_lock
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.045     0.895 r  vproc/u_core/u_ibex_core/load_store_unit_i/req_sources[6]_i_1/O
                         net (fo=1, routed)           0.000     0.895    vproc/u_core_n_142
    SLICE_X30Y44         FDRE                                         r  vproc/req_sources_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.831     2.411    vproc/clk
    SLICE_X30Y44         FDRE                                         r  vproc/req_sources_reg[6]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.151ns (16.808%)  route 0.747ns (83.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.630     0.630    vproc/pll_lock
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.044     0.674 r  vproc/req_sources[31]_i_3/O
                         net (fo=12, routed)          0.118     0.791    vproc/u_core/u_ibex_core/load_store_unit_i/rst_n
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.107     0.898 r  vproc/u_core/u_ibex_core/load_store_unit_i/req_sources[31]_i_1/O
                         net (fo=1, routed)           0.000     0.898    vproc/u_core_n_153
    SLICE_X35Y46         FDRE                                         r  vproc/req_sources_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.832     2.412    vproc/clk
    SLICE_X35Y46         FDRE                                         r  vproc/req_sources_reg[31]/C

Slack:                    inf
  Source:                 pll_inst/LOCKED
                            (internal pin)
  Destination:            vproc/req_sources_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_raw  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.045ns (4.749%)  route 0.902ns (95.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  pll_inst/LOCKED
                         net (fo=22, routed)          0.902     0.902    vproc/u_core/u_ibex_core/load_store_unit_i/pll_lock
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.947 r  vproc/u_core/u_ibex_core/load_store_unit_i/req_sources[7]_i_1/O
                         net (fo=1, routed)           0.000     0.947    vproc/u_core_n_143
    SLICE_X32Y45         FDRE                                         r  vproc/req_sources_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_raw rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk_pi (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pi
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_pi_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.954    sys_clk_pi_IBUF
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.007 r  pll_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.551    clk_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.580 r  clkbuf/O
                         net (fo=212, routed)         0.831     2.411    vproc/clk
    SLICE_X32Y45         FDRE                                         r  vproc/req_sources_reg[7]/C





