-- VHDL for IBM SMS ALD page 15.60.24.1
-- Title: E CH REGISTERS 8 BIT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/18/2020 5:45:09 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_60_24_1_E_CH_REGISTERS_8_BIT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_E1_INPUT_8_BIT:	 in STD_LOGIC;
		PS_SET_E1_REG:	 in STD_LOGIC;
		PS_E1_INPUT_8_BIT:	 in STD_LOGIC;
		MS_SET_E2_WORD_SEPARATOR:	 in STD_LOGIC;
		PS_COPY_E1_BCD_TO_E2_REG:	 in STD_LOGIC;
		PS_SET_E2_REG:	 in STD_LOGIC;
		MS_E2_REG_8_BIT:	 out STD_LOGIC;
		PS_E2_REG_8_BIT:	 out STD_LOGIC);
end ALD_15_60_24_1_E_CH_REGISTERS_8_BIT;

architecture behavioral of ALD_15_60_24_1_E_CH_REGISTERS_8_BIT is 

	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_3B_C_Latch: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_2B_D_Latch: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_3F_NoPin: STD_LOGIC;
	signal OUT_3F_NoPin_Latch: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_2F_F_Latch: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_1G_E: STD_LOGIC;

begin

	OUT_4B_NoPin <= NOT(MS_E1_INPUT_8_BIT AND PS_SET_E1_REG );
	OUT_3B_C_Latch <= NOT(OUT_4B_NoPin AND OUT_2B_D );
	OUT_2B_D_Latch <= NOT(OUT_3B_C AND OUT_4C_D );
	OUT_4C_D <= NOT(PS_E1_INPUT_8_BIT AND PS_SET_E1_REG );
	OUT_4F_D <= NOT(OUT_3B_C AND PS_SET_E2_REG AND PS_COPY_E1_BCD_TO_E2_REG );
	OUT_3F_NoPin_Latch <= NOT(OUT_4F_D AND OUT_2F_F );
	OUT_2F_F_Latch <= NOT(OUT_3F_NoPin AND MS_SET_E2_WORD_SEPARATOR AND OUT_4G_C );
	OUT_1F_D <= NOT OUT_2F_F;
	OUT_4G_C <= NOT(OUT_2B_D AND PS_SET_E2_REG AND PS_COPY_E1_BCD_TO_E2_REG );
	OUT_1G_E <= NOT OUT_3F_NoPin;

	MS_E2_REG_8_BIT <= OUT_1F_D;
	PS_E2_REG_8_BIT <= OUT_1G_E;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_C_Latch,
		Q => OUT_3B_C,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_D_Latch,
		Q => OUT_2B_D,
		QBar => OPEN );

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_NoPin_Latch,
		Q => OUT_3F_NoPin,
		QBar => OPEN );

	Latch_2F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2F_F_Latch,
		Q => OUT_2F_F,
		QBar => OPEN );


end;
